# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1039 \
    name dest_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V \
    op interface \
    ports { dest_V_address0 { O 2 vector } dest_V_ce0 { O 1 bit } dest_V_we0 { O 1 bit } dest_V_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1040 \
    name dest_V1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V1 \
    op interface \
    ports { dest_V1_address0 { O 2 vector } dest_V1_ce0 { O 1 bit } dest_V1_we0 { O 1 bit } dest_V1_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1041 \
    name dest_V2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V2 \
    op interface \
    ports { dest_V2_address0 { O 2 vector } dest_V2_ce0 { O 1 bit } dest_V2_we0 { O 1 bit } dest_V2_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1042 \
    name dest_V3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V3 \
    op interface \
    ports { dest_V3_address0 { O 2 vector } dest_V3_ce0 { O 1 bit } dest_V3_we0 { O 1 bit } dest_V3_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1043 \
    name dest_V4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V4 \
    op interface \
    ports { dest_V4_address0 { O 2 vector } dest_V4_ce0 { O 1 bit } dest_V4_we0 { O 1 bit } dest_V4_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1044 \
    name dest_V5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V5 \
    op interface \
    ports { dest_V5_address0 { O 2 vector } dest_V5_ce0 { O 1 bit } dest_V5_we0 { O 1 bit } dest_V5_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1045 \
    name dest_V6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V6 \
    op interface \
    ports { dest_V6_address0 { O 2 vector } dest_V6_ce0 { O 1 bit } dest_V6_we0 { O 1 bit } dest_V6_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1046 \
    name dest_V7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V7 \
    op interface \
    ports { dest_V7_address0 { O 2 vector } dest_V7_ce0 { O 1 bit } dest_V7_we0 { O 1 bit } dest_V7_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1047 \
    name dest_V8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V8 \
    op interface \
    ports { dest_V8_address0 { O 2 vector } dest_V8_ce0 { O 1 bit } dest_V8_we0 { O 1 bit } dest_V8_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1048 \
    name dest_V9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V9 \
    op interface \
    ports { dest_V9_address0 { O 2 vector } dest_V9_ce0 { O 1 bit } dest_V9_we0 { O 1 bit } dest_V9_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1049 \
    name dest_V10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V10 \
    op interface \
    ports { dest_V10_address0 { O 2 vector } dest_V10_ce0 { O 1 bit } dest_V10_we0 { O 1 bit } dest_V10_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1050 \
    name dest_V11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V11 \
    op interface \
    ports { dest_V11_address0 { O 2 vector } dest_V11_ce0 { O 1 bit } dest_V11_we0 { O 1 bit } dest_V11_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1051 \
    name dest_V12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V12 \
    op interface \
    ports { dest_V12_address0 { O 2 vector } dest_V12_ce0 { O 1 bit } dest_V12_we0 { O 1 bit } dest_V12_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1052 \
    name dest_V13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V13 \
    op interface \
    ports { dest_V13_address0 { O 2 vector } dest_V13_ce0 { O 1 bit } dest_V13_we0 { O 1 bit } dest_V13_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1053 \
    name dest_V14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V14 \
    op interface \
    ports { dest_V14_address0 { O 2 vector } dest_V14_ce0 { O 1 bit } dest_V14_we0 { O 1 bit } dest_V14_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1054 \
    name dest_V15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V15 \
    op interface \
    ports { dest_V15_address0 { O 2 vector } dest_V15_ce0 { O 1 bit } dest_V15_we0 { O 1 bit } dest_V15_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1055 \
    name dest_V16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V16 \
    op interface \
    ports { dest_V16_address0 { O 2 vector } dest_V16_ce0 { O 1 bit } dest_V16_we0 { O 1 bit } dest_V16_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1056 \
    name dest_V17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V17 \
    op interface \
    ports { dest_V17_address0 { O 2 vector } dest_V17_ce0 { O 1 bit } dest_V17_we0 { O 1 bit } dest_V17_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1057 \
    name dest_V18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V18 \
    op interface \
    ports { dest_V18_address0 { O 2 vector } dest_V18_ce0 { O 1 bit } dest_V18_we0 { O 1 bit } dest_V18_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1058 \
    name dest_V19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V19 \
    op interface \
    ports { dest_V19_address0 { O 2 vector } dest_V19_ce0 { O 1 bit } dest_V19_we0 { O 1 bit } dest_V19_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1059 \
    name dest_V20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V20 \
    op interface \
    ports { dest_V20_address0 { O 2 vector } dest_V20_ce0 { O 1 bit } dest_V20_we0 { O 1 bit } dest_V20_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1060 \
    name dest_V21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V21 \
    op interface \
    ports { dest_V21_address0 { O 2 vector } dest_V21_ce0 { O 1 bit } dest_V21_we0 { O 1 bit } dest_V21_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1061 \
    name dest_V22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V22 \
    op interface \
    ports { dest_V22_address0 { O 2 vector } dest_V22_ce0 { O 1 bit } dest_V22_we0 { O 1 bit } dest_V22_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1062 \
    name dest_V23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V23 \
    op interface \
    ports { dest_V23_address0 { O 2 vector } dest_V23_ce0 { O 1 bit } dest_V23_we0 { O 1 bit } dest_V23_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1063 \
    name dest_V24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V24 \
    op interface \
    ports { dest_V24_address0 { O 2 vector } dest_V24_ce0 { O 1 bit } dest_V24_we0 { O 1 bit } dest_V24_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1064 \
    name dest_V25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V25 \
    op interface \
    ports { dest_V25_address0 { O 2 vector } dest_V25_ce0 { O 1 bit } dest_V25_we0 { O 1 bit } dest_V25_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1065 \
    name dest_V26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V26 \
    op interface \
    ports { dest_V26_address0 { O 2 vector } dest_V26_ce0 { O 1 bit } dest_V26_we0 { O 1 bit } dest_V26_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1066 \
    name dest_V27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V27 \
    op interface \
    ports { dest_V27_address0 { O 2 vector } dest_V27_ce0 { O 1 bit } dest_V27_we0 { O 1 bit } dest_V27_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1067 \
    name dest_V28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V28 \
    op interface \
    ports { dest_V28_address0 { O 2 vector } dest_V28_ce0 { O 1 bit } dest_V28_we0 { O 1 bit } dest_V28_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1068 \
    name dest_V29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V29 \
    op interface \
    ports { dest_V29_address0 { O 2 vector } dest_V29_ce0 { O 1 bit } dest_V29_we0 { O 1 bit } dest_V29_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1069 \
    name dest_V30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V30 \
    op interface \
    ports { dest_V30_address0 { O 2 vector } dest_V30_ce0 { O 1 bit } dest_V30_we0 { O 1 bit } dest_V30_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1070 \
    name dest_V31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dest_V31 \
    op interface \
    ports { dest_V31_address0 { O 2 vector } dest_V31_ce0 { O 1 bit } dest_V31_we0 { O 1 bit } dest_V31_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dest_V31'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1071 \
    name src_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_V \
    op interface \
    ports { src_V { I 512 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1072 \
    name coff \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_coff \
    op interface \
    ports { coff { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


