; BTOR description generated by Yosys 0.19+14 (git sha1 2326b9f90, clang 10.0.0-4ubuntu1 -fPIC -Os) for module i2c_master_top.
1 sort bitvec 1
2 input 1 arst_i ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:93.15-93.21
3 input 1 scl_pad_i ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:109.9-109.18
4 input 1 sda_pad_i ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:114.9-114.18
5 sort bitvec 3
6 input 5 wb_adr_i ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:94.15-94.23
7 input 1 wb_clk_i ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:91.15-91.23
8 input 1 wb_cyc_i ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:99.15-99.23
9 sort bitvec 8
10 input 9 wb_dat_i ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:95.15-95.23
11 input 1 wb_rst_i ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:92.15-92.23
12 input 1 wb_stb_i ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:98.15-98.23
13 input 1 wb_we_i ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:97.15-97.22
14 const 1 0
15 state 1 $flatten\byte_controller.\bit_controller.$anyconst$305 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:328.56-328.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
16 next 1 15 15
17 state 1 $flatten\byte_controller.\bit_controller.$anyconst$152 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:175.70-175.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
18 next 1 17 17
19 ite 1 17 15 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:599$549 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:599.18-599.74|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
20 output 19 scl_pad_o ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:110.9-110.18
21 const 1 1
22 state 1 $flatten\byte_controller.\bit_controller.$anyconst$302 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:325.56-325.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
23 next 1 22 22
24 state 1 $flatten\byte_controller.\bit_controller.$anyconst$149 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:172.70-172.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
25 next 1 24 24
26 ite 1 24 22 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:467$445 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:467.19-467.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
27 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1195
28 ite 1 2 27 26 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1196
29 output 28 scl_padoen_o ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:111.9-111.21
30 state 1 $flatten\byte_controller.\bit_controller.$anyconst$306 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:329.56-329.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
31 next 1 30 30
32 state 1 $flatten\byte_controller.\bit_controller.$anyconst$153 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:176.70-176.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
33 next 1 32 32
34 ite 1 32 30 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:600$550 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:600.18-600.74|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
35 output 34 sda_pad_o ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:115.9-115.18
36 state 1 $flatten\byte_controller.\bit_controller.$anyconst$303 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:326.56-326.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
37 next 1 36 36
38 state 1 $flatten\byte_controller.\bit_controller.$anyconst$150 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:173.70-173.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
39 next 1 38 38
40 ite 1 38 36 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:468$446 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:468.19-468.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
41 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1199
42 ite 1 2 41 40 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1200
43 output 42 sda_padoen_o ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:116.9-116.21
44 state 1
45 output 44 wb_ack_o ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:100.15-100.23
46 state 9
47 output 46 wb_dat_o ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:96.15-96.23
48 state 1 $auto$async2sync.cc:171:execute$1296
49 ite 1 2 48 14 $auto$async2sync.cc:180:execute$1297
50 output 49 wb_inta_o ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:101.15-101.24
51 const 9 00000000
52 state 9 $auto$async2sync.cc:171:execute$1306
53 ite 9 2 52 51 $auto$async2sync.cc:180:execute$1307
54 slice 1 53 4 4
55 uext 1 54 0 byte_controller.write ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:93.14-93.19
56 slice 1 53 6 6
57 uext 1 56 0 byte_controller.stop ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:91.14-91.18
58 slice 1 53 7 7
59 uext 1 58 0 byte_controller.start ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:90.14-90.19
60 state 9 $flatten\byte_controller.$auto$async2sync.cc:171:execute$1294
61 ite 9 2 60 51 $flatten\byte_controller.$auto$async2sync.cc:180:execute$1295
62 uext 9 61 0 byte_controller.sr ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:133.12-133.14
63 state 1 $flatten\byte_controller.$auto$async2sync.cc:171:execute$1288
64 ite 1 2 63 14 $flatten\byte_controller.$auto$async2sync.cc:180:execute$1289
65 uext 1 64 0 byte_controller.shift ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:134.12-134.17
66 uext 1 42 0 byte_controller.sda_oen ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:112.9-112.16
67 uext 1 34 0 byte_controller.sda_o ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:111.9-111.14
68 uext 1 4 0 byte_controller.sda_i ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:110.9-110.14
69 uext 1 28 0 byte_controller.scl_oen ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:109.9-109.16
70 uext 1 19 0 byte_controller.scl_o ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:108.9-108.14
71 uext 1 3 0 byte_controller.scl_i ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:107.9-107.14
72 uext 1 11 0 byte_controller.rst ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:83.8-83.11
73 slice 1 53 5 5
74 uext 1 73 0 byte_controller.read ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:92.14-92.18
75 uext 1 2 0 byte_controller.nReset ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:84.8-84.14
76 state 1 $flatten\byte_controller.$auto$async2sync.cc:171:execute$1290
77 ite 1 2 76 14 $flatten\byte_controller.$auto$async2sync.cc:180:execute$1291
78 uext 1 77 0 byte_controller.ld ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:134.19-134.21
79 state 1 $flatten\byte_controller.\bit_controller.$anyconst$194 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:217.54-217.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
80 next 1 79 79
81 state 1 $flatten\byte_controller.\bit_controller.$anyconst$41 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:64.68-64.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
82 next 1 81 81
83 ite 1 81 79 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:427$415 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:427.66-427.120|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
84 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1219
85 ite 1 2 84 83 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1220
86 uext 1 85 0 byte_controller.i2c_busy ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:102.15-102.23
87 state 1 $flatten\byte_controller.\bit_controller.$anyconst$199 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:222.54-222.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
88 next 1 87 87
89 state 1 $flatten\byte_controller.\bit_controller.$anyconst$46 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:69.68-69.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
90 next 1 89 89
91 ite 1 89 87 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:438$428 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:438.64-438.118|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
92 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1211
93 ite 1 2 92 91 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1212
94 uext 1 93 0 byte_controller.i2c_al ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:103.15-103.21
95 or 1 73 54 $flatten\byte_controller.$or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167$578 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167.15-167.27
96 or 1 95 56 $flatten\byte_controller.$or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167$579 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167.15-167.34
97 state 1 $flatten\byte_controller.$auto$async2sync.cc:171:execute$1278
98 ite 1 2 97 14 $flatten\byte_controller.$auto$async2sync.cc:180:execute$1279
99 not 1 98 $flatten\byte_controller.$not$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167$580 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167.38-167.46
100 and 1 96 99 $flatten\byte_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167$581 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167.14-167.46
101 uext 1 100 0 byte_controller.go ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:137.13-137.15
102 state 9 $auto$async2sync.cc:171:execute$1310
103 ite 9 2 102 51 $auto$async2sync.cc:180:execute$1311
104 slice 1 103 7 7
105 uext 1 104 0 byte_controller.ena ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:85.8-85.11
106 uext 9 61 0 byte_controller.dout ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:104.15-104.19
107 state 9 $auto$async2sync.cc:171:execute$1312
108 ite 9 2 107 51 $auto$async2sync.cc:180:execute$1313
109 uext 9 108 0 byte_controller.din ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:95.14-95.17
110 const 5 000
111 state 5 $flatten\byte_controller.$auto$async2sync.cc:171:execute$1292
112 ite 5 2 111 110 $flatten\byte_controller.$auto$async2sync.cc:180:execute$1293
113 uext 5 112 0 byte_controller.dcnt ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:138.13-138.17
114 state 1 $flatten\byte_controller.$auto$async2sync.cc:171:execute$1286
115 ite 1 2 114 14 $flatten\byte_controller.$auto$async2sync.cc:180:execute$1287
116 uext 1 115 0 byte_controller.core_txd ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:129.13-129.21
117 state 1 byte_controller.bit_controller.dout
118 uext 1 117 0 byte_controller.core_rxd ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:130.23-130.31
119 sort bitvec 4
120 const 119 0000
121 state 119 $flatten\byte_controller.$auto$async2sync.cc:171:execute$1284
122 ite 119 2 121 120 $flatten\byte_controller.$auto$async2sync.cc:180:execute$1285
123 uext 119 122 0 byte_controller.core_cmd ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:128.13-128.21
124 state 1 $flatten\byte_controller.\bit_controller.$anyconst$301 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:324.56-324.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
125 next 1 124 124
126 state 1 $flatten\byte_controller.\bit_controller.$anyconst$148 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:171.70-171.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
127 next 1 126 126
128 ite 1 126 124 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:466$444 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:466.19-466.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
129 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1191
130 ite 1 2 129 128 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1192
131 uext 1 130 0 byte_controller.core_ack ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:130.13-130.21
132 uext 1 98 0 byte_controller.cmd_ack ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:98.15-98.22
133 sort bitvec 16
134 const 133 1111111111111111
135 state 133 $auto$async2sync.cc:171:execute$1308
136 ite 133 2 135 134 $auto$async2sync.cc:180:execute$1309
137 uext 133 136 0 byte_controller.clk_cnt ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:87.15-87.22
138 uext 1 7 0 byte_controller.clk ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:82.8-82.11
139 sort bitvec 5
140 const 139 00000
141 state 139 $flatten\byte_controller.$auto$async2sync.cc:171:execute$1280
142 ite 139 2 141 140 $flatten\byte_controller.$auto$async2sync.cc:180:execute$1281
143 uext 139 142 0 byte_controller.c_state ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:199.12-199.19
144 state 1 $flatten\byte_controller.$auto$async2sync.cc:171:execute$1282
145 ite 1 2 144 14 $flatten\byte_controller.$auto$async2sync.cc:180:execute$1283
146 uext 1 145 0 byte_controller.ack_out ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:100.15-100.22
147 slice 1 53 3 3
148 uext 1 147 0 byte_controller.ack_in ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:94.14-94.20
149 state 1 $flatten\byte_controller.\bit_controller.$anyconst$1 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:24.66-24.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
150 next 1 149 149
151 uext 1 149 0 byte_controller.bit_controller.__synth_change_literal_0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:24.7-24.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
152 state 1 $flatten\byte_controller.\bit_controller.$anyconst$2 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:25.66-25.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
153 next 1 152 152
154 uext 1 152 0 byte_controller.bit_controller.__synth_change_literal_1 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:25.7-25.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
155 state 1 $flatten\byte_controller.\bit_controller.$anyconst$11 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:34.68-34.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
156 next 1 155 155
157 uext 1 155 0 byte_controller.bit_controller.__synth_change_literal_10 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:34.7-34.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
158 state 1 $flatten\byte_controller.\bit_controller.$anyconst$101 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:124.70-124.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
159 next 1 158 158
160 uext 1 158 0 byte_controller.bit_controller.__synth_change_literal_100 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:124.7-124.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
161 state 1 $flatten\byte_controller.\bit_controller.$anyconst$102 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:125.70-125.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
162 next 1 161 161
163 uext 1 161 0 byte_controller.bit_controller.__synth_change_literal_101 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:125.7-125.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
164 state 1 $flatten\byte_controller.\bit_controller.$anyconst$103 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:126.70-126.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
165 next 1 164 164
166 uext 1 164 0 byte_controller.bit_controller.__synth_change_literal_102 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:126.7-126.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
167 state 1 $flatten\byte_controller.\bit_controller.$anyconst$104 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:127.70-127.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
168 next 1 167 167
169 uext 1 167 0 byte_controller.bit_controller.__synth_change_literal_103 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:127.7-127.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
170 state 1 $flatten\byte_controller.\bit_controller.$anyconst$105 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:128.70-128.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
171 next 1 170 170
172 uext 1 170 0 byte_controller.bit_controller.__synth_change_literal_104 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:128.7-128.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
173 state 1 $flatten\byte_controller.\bit_controller.$anyconst$106 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:129.70-129.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
174 next 1 173 173
175 uext 1 173 0 byte_controller.bit_controller.__synth_change_literal_105 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:129.7-129.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
176 state 1 $flatten\byte_controller.\bit_controller.$anyconst$107 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:130.70-130.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
177 next 1 176 176
178 uext 1 176 0 byte_controller.bit_controller.__synth_change_literal_106 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:130.7-130.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
179 state 1 $flatten\byte_controller.\bit_controller.$anyconst$108 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:131.70-131.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
180 next 1 179 179
181 uext 1 179 0 byte_controller.bit_controller.__synth_change_literal_107 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:131.7-131.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
182 state 1 $flatten\byte_controller.\bit_controller.$anyconst$109 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:132.70-132.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
183 next 1 182 182
184 uext 1 182 0 byte_controller.bit_controller.__synth_change_literal_108 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:132.7-132.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
185 state 1 $flatten\byte_controller.\bit_controller.$anyconst$110 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:133.70-133.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
186 next 1 185 185
187 uext 1 185 0 byte_controller.bit_controller.__synth_change_literal_109 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:133.7-133.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
188 state 1 $flatten\byte_controller.\bit_controller.$anyconst$12 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:35.68-35.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
189 next 1 188 188
190 uext 1 188 0 byte_controller.bit_controller.__synth_change_literal_11 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:35.7-35.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
191 state 1 $flatten\byte_controller.\bit_controller.$anyconst$111 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:134.70-134.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
192 next 1 191 191
193 uext 1 191 0 byte_controller.bit_controller.__synth_change_literal_110 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:134.7-134.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
194 state 1 $flatten\byte_controller.\bit_controller.$anyconst$112 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:135.70-135.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
195 next 1 194 194
196 uext 1 194 0 byte_controller.bit_controller.__synth_change_literal_111 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:135.7-135.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
197 state 1 $flatten\byte_controller.\bit_controller.$anyconst$113 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:136.70-136.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
198 next 1 197 197
199 uext 1 197 0 byte_controller.bit_controller.__synth_change_literal_112 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:136.7-136.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
200 state 1 $flatten\byte_controller.\bit_controller.$anyconst$114 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:137.70-137.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
201 next 1 200 200
202 uext 1 200 0 byte_controller.bit_controller.__synth_change_literal_113 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:137.7-137.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
203 state 1 $flatten\byte_controller.\bit_controller.$anyconst$115 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:138.70-138.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
204 next 1 203 203
205 uext 1 203 0 byte_controller.bit_controller.__synth_change_literal_114 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:138.7-138.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
206 state 1 $flatten\byte_controller.\bit_controller.$anyconst$116 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:139.70-139.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
207 next 1 206 206
208 uext 1 206 0 byte_controller.bit_controller.__synth_change_literal_115 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:139.7-139.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
209 state 1 $flatten\byte_controller.\bit_controller.$anyconst$117 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:140.70-140.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
210 next 1 209 209
211 uext 1 209 0 byte_controller.bit_controller.__synth_change_literal_116 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:140.7-140.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
212 state 1 $flatten\byte_controller.\bit_controller.$anyconst$118 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:141.70-141.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
213 next 1 212 212
214 uext 1 212 0 byte_controller.bit_controller.__synth_change_literal_117 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:141.7-141.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
215 state 1 $flatten\byte_controller.\bit_controller.$anyconst$119 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:142.70-142.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
216 next 1 215 215
217 uext 1 215 0 byte_controller.bit_controller.__synth_change_literal_118 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:142.7-142.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
218 state 1 $flatten\byte_controller.\bit_controller.$anyconst$120 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:143.70-143.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
219 next 1 218 218
220 uext 1 218 0 byte_controller.bit_controller.__synth_change_literal_119 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:143.7-143.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
221 state 1 $flatten\byte_controller.\bit_controller.$anyconst$13 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:36.68-36.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
222 next 1 221 221
223 uext 1 221 0 byte_controller.bit_controller.__synth_change_literal_12 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:36.7-36.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
224 state 1 $flatten\byte_controller.\bit_controller.$anyconst$121 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:144.70-144.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
225 next 1 224 224
226 uext 1 224 0 byte_controller.bit_controller.__synth_change_literal_120 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:144.7-144.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
227 state 1 $flatten\byte_controller.\bit_controller.$anyconst$122 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:145.70-145.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
228 next 1 227 227
229 uext 1 227 0 byte_controller.bit_controller.__synth_change_literal_121 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:145.7-145.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
230 state 1 $flatten\byte_controller.\bit_controller.$anyconst$123 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:146.70-146.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
231 next 1 230 230
232 uext 1 230 0 byte_controller.bit_controller.__synth_change_literal_122 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:146.7-146.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
233 state 1 $flatten\byte_controller.\bit_controller.$anyconst$124 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:147.70-147.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
234 next 1 233 233
235 uext 1 233 0 byte_controller.bit_controller.__synth_change_literal_123 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:147.7-147.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
236 state 1 $flatten\byte_controller.\bit_controller.$anyconst$125 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:148.70-148.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
237 next 1 236 236
238 uext 1 236 0 byte_controller.bit_controller.__synth_change_literal_124 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:148.7-148.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
239 state 1 $flatten\byte_controller.\bit_controller.$anyconst$126 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:149.70-149.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
240 next 1 239 239
241 uext 1 239 0 byte_controller.bit_controller.__synth_change_literal_125 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:149.7-149.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
242 state 1 $flatten\byte_controller.\bit_controller.$anyconst$127 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:150.70-150.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
243 next 1 242 242
244 uext 1 242 0 byte_controller.bit_controller.__synth_change_literal_126 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:150.7-150.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
245 state 1 $flatten\byte_controller.\bit_controller.$anyconst$128 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:151.70-151.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
246 next 1 245 245
247 uext 1 245 0 byte_controller.bit_controller.__synth_change_literal_127 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:151.7-151.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
248 state 1 $flatten\byte_controller.\bit_controller.$anyconst$129 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:152.70-152.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
249 next 1 248 248
250 uext 1 248 0 byte_controller.bit_controller.__synth_change_literal_128 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:152.7-152.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
251 state 1 $flatten\byte_controller.\bit_controller.$anyconst$130 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:153.70-153.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
252 next 1 251 251
253 uext 1 251 0 byte_controller.bit_controller.__synth_change_literal_129 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:153.7-153.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
254 state 1 $flatten\byte_controller.\bit_controller.$anyconst$14 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:37.68-37.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
255 next 1 254 254
256 uext 1 254 0 byte_controller.bit_controller.__synth_change_literal_13 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:37.7-37.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
257 state 1 $flatten\byte_controller.\bit_controller.$anyconst$131 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:154.70-154.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
258 next 1 257 257
259 uext 1 257 0 byte_controller.bit_controller.__synth_change_literal_130 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:154.7-154.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
260 state 1 $flatten\byte_controller.\bit_controller.$anyconst$132 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:155.70-155.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
261 next 1 260 260
262 uext 1 260 0 byte_controller.bit_controller.__synth_change_literal_131 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:155.7-155.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
263 state 1 $flatten\byte_controller.\bit_controller.$anyconst$133 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:156.70-156.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
264 next 1 263 263
265 uext 1 263 0 byte_controller.bit_controller.__synth_change_literal_132 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:156.7-156.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
266 state 1 $flatten\byte_controller.\bit_controller.$anyconst$134 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:157.70-157.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
267 next 1 266 266
268 uext 1 266 0 byte_controller.bit_controller.__synth_change_literal_133 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:157.7-157.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
269 state 1 $flatten\byte_controller.\bit_controller.$anyconst$135 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:158.70-158.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
270 next 1 269 269
271 uext 1 269 0 byte_controller.bit_controller.__synth_change_literal_134 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:158.7-158.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
272 state 1 $flatten\byte_controller.\bit_controller.$anyconst$136 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:159.70-159.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
273 next 1 272 272
274 uext 1 272 0 byte_controller.bit_controller.__synth_change_literal_135 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:159.7-159.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
275 state 1 $flatten\byte_controller.\bit_controller.$anyconst$137 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:160.70-160.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
276 next 1 275 275
277 uext 1 275 0 byte_controller.bit_controller.__synth_change_literal_136 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:160.7-160.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
278 state 1 $flatten\byte_controller.\bit_controller.$anyconst$138 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:161.70-161.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
279 next 1 278 278
280 uext 1 278 0 byte_controller.bit_controller.__synth_change_literal_137 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:161.7-161.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
281 state 1 $flatten\byte_controller.\bit_controller.$anyconst$139 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:162.70-162.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
282 next 1 281 281
283 uext 1 281 0 byte_controller.bit_controller.__synth_change_literal_138 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:162.7-162.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
284 state 1 $flatten\byte_controller.\bit_controller.$anyconst$140 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:163.70-163.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
285 next 1 284 284
286 uext 1 284 0 byte_controller.bit_controller.__synth_change_literal_139 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:163.7-163.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
287 state 1 $flatten\byte_controller.\bit_controller.$anyconst$15 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:38.68-38.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
288 next 1 287 287
289 uext 1 287 0 byte_controller.bit_controller.__synth_change_literal_14 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:38.7-38.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
290 state 1 $flatten\byte_controller.\bit_controller.$anyconst$141 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:164.70-164.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
291 next 1 290 290
292 uext 1 290 0 byte_controller.bit_controller.__synth_change_literal_140 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:164.7-164.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
293 state 1 $flatten\byte_controller.\bit_controller.$anyconst$142 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:165.70-165.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
294 next 1 293 293
295 uext 1 293 0 byte_controller.bit_controller.__synth_change_literal_141 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:165.7-165.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
296 state 1 $flatten\byte_controller.\bit_controller.$anyconst$143 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:166.70-166.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
297 next 1 296 296
298 uext 1 296 0 byte_controller.bit_controller.__synth_change_literal_142 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:166.7-166.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
299 state 1 $flatten\byte_controller.\bit_controller.$anyconst$144 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:167.70-167.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
300 next 1 299 299
301 uext 1 299 0 byte_controller.bit_controller.__synth_change_literal_143 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:167.7-167.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
302 state 1 $flatten\byte_controller.\bit_controller.$anyconst$145 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:168.70-168.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
303 next 1 302 302
304 uext 1 302 0 byte_controller.bit_controller.__synth_change_literal_144 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:168.7-168.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
305 state 1 $flatten\byte_controller.\bit_controller.$anyconst$146 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:169.70-169.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
306 next 1 305 305
307 uext 1 305 0 byte_controller.bit_controller.__synth_change_literal_145 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:169.7-169.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
308 state 1 $flatten\byte_controller.\bit_controller.$anyconst$147 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:170.70-170.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
309 next 1 308 308
310 uext 1 308 0 byte_controller.bit_controller.__synth_change_literal_146 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:170.7-170.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
311 uext 1 126 0 byte_controller.bit_controller.__synth_change_literal_147 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:171.7-171.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
312 uext 1 24 0 byte_controller.bit_controller.__synth_change_literal_148 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:172.7-172.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
313 uext 1 38 0 byte_controller.bit_controller.__synth_change_literal_149 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:173.7-173.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
314 state 1 $flatten\byte_controller.\bit_controller.$anyconst$16 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:39.68-39.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
315 next 1 314 314
316 uext 1 314 0 byte_controller.bit_controller.__synth_change_literal_15 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:39.7-39.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
317 state 1 $flatten\byte_controller.\bit_controller.$anyconst$151 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:174.70-174.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
318 next 1 317 317
319 uext 1 317 0 byte_controller.bit_controller.__synth_change_literal_150 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:174.7-174.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
320 uext 1 17 0 byte_controller.bit_controller.__synth_change_literal_151 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:175.7-175.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
321 uext 1 32 0 byte_controller.bit_controller.__synth_change_literal_152 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:176.7-176.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
322 state 1 $flatten\byte_controller.\bit_controller.$anyconst$17 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:40.68-40.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
323 next 1 322 322
324 uext 1 322 0 byte_controller.bit_controller.__synth_change_literal_16 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:40.7-40.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
325 state 1 $flatten\byte_controller.\bit_controller.$anyconst$18 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:41.68-41.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
326 next 1 325 325
327 uext 1 325 0 byte_controller.bit_controller.__synth_change_literal_17 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:41.7-41.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
328 state 1 $flatten\byte_controller.\bit_controller.$anyconst$19 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:42.68-42.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
329 next 1 328 328
330 uext 1 328 0 byte_controller.bit_controller.__synth_change_literal_18 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:42.7-42.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
331 state 1 $flatten\byte_controller.\bit_controller.$anyconst$20 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:43.68-43.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
332 next 1 331 331
333 uext 1 331 0 byte_controller.bit_controller.__synth_change_literal_19 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:43.7-43.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
334 state 1 $flatten\byte_controller.\bit_controller.$anyconst$3 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:26.66-26.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
335 next 1 334 334
336 uext 1 334 0 byte_controller.bit_controller.__synth_change_literal_2 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:26.7-26.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
337 state 1 $flatten\byte_controller.\bit_controller.$anyconst$21 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:44.68-44.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
338 next 1 337 337
339 uext 1 337 0 byte_controller.bit_controller.__synth_change_literal_20 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:44.7-44.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
340 state 1 $flatten\byte_controller.\bit_controller.$anyconst$22 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:45.68-45.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
341 next 1 340 340
342 uext 1 340 0 byte_controller.bit_controller.__synth_change_literal_21 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:45.7-45.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
343 state 1 $flatten\byte_controller.\bit_controller.$anyconst$23 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:46.68-46.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
344 next 1 343 343
345 uext 1 343 0 byte_controller.bit_controller.__synth_change_literal_22 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:46.7-46.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
346 state 1 $flatten\byte_controller.\bit_controller.$anyconst$24 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:47.68-47.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
347 next 1 346 346
348 uext 1 346 0 byte_controller.bit_controller.__synth_change_literal_23 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:47.7-47.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
349 state 1 $flatten\byte_controller.\bit_controller.$anyconst$25 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:48.68-48.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
350 next 1 349 349
351 uext 1 349 0 byte_controller.bit_controller.__synth_change_literal_24 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:48.7-48.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
352 state 1 $flatten\byte_controller.\bit_controller.$anyconst$26 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:49.68-49.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
353 next 1 352 352
354 uext 1 352 0 byte_controller.bit_controller.__synth_change_literal_25 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:49.7-49.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
355 state 1 $flatten\byte_controller.\bit_controller.$anyconst$27 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:50.68-50.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
356 next 1 355 355
357 uext 1 355 0 byte_controller.bit_controller.__synth_change_literal_26 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:50.7-50.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
358 state 1 $flatten\byte_controller.\bit_controller.$anyconst$28 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:51.68-51.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
359 next 1 358 358
360 uext 1 358 0 byte_controller.bit_controller.__synth_change_literal_27 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:51.7-51.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
361 state 1 $flatten\byte_controller.\bit_controller.$anyconst$29 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:52.68-52.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
362 next 1 361 361
363 uext 1 361 0 byte_controller.bit_controller.__synth_change_literal_28 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:52.7-52.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
364 state 1 $flatten\byte_controller.\bit_controller.$anyconst$30 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:53.68-53.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
365 next 1 364 364
366 uext 1 364 0 byte_controller.bit_controller.__synth_change_literal_29 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:53.7-53.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
367 state 1 $flatten\byte_controller.\bit_controller.$anyconst$4 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:27.66-27.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
368 next 1 367 367
369 uext 1 367 0 byte_controller.bit_controller.__synth_change_literal_3 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:27.7-27.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
370 state 1 $flatten\byte_controller.\bit_controller.$anyconst$31 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:54.68-54.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
371 next 1 370 370
372 uext 1 370 0 byte_controller.bit_controller.__synth_change_literal_30 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:54.7-54.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
373 state 1 $flatten\byte_controller.\bit_controller.$anyconst$32 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:55.68-55.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
374 next 1 373 373
375 uext 1 373 0 byte_controller.bit_controller.__synth_change_literal_31 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:55.7-55.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
376 state 1 $flatten\byte_controller.\bit_controller.$anyconst$33 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:56.68-56.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
377 next 1 376 376
378 uext 1 376 0 byte_controller.bit_controller.__synth_change_literal_32 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:56.7-56.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
379 state 1 $flatten\byte_controller.\bit_controller.$anyconst$34 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:57.68-57.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
380 next 1 379 379
381 uext 1 379 0 byte_controller.bit_controller.__synth_change_literal_33 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:57.7-57.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
382 state 1 $flatten\byte_controller.\bit_controller.$anyconst$35 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:58.68-58.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
383 next 1 382 382
384 uext 1 382 0 byte_controller.bit_controller.__synth_change_literal_34 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:58.7-58.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
385 state 1 $flatten\byte_controller.\bit_controller.$anyconst$36 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:59.68-59.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
386 next 1 385 385
387 uext 1 385 0 byte_controller.bit_controller.__synth_change_literal_35 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:59.7-59.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
388 state 1 $flatten\byte_controller.\bit_controller.$anyconst$37 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:60.68-60.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
389 next 1 388 388
390 uext 1 388 0 byte_controller.bit_controller.__synth_change_literal_36 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:60.7-60.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
391 state 1 $flatten\byte_controller.\bit_controller.$anyconst$38 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:61.68-61.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
392 next 1 391 391
393 uext 1 391 0 byte_controller.bit_controller.__synth_change_literal_37 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:61.7-61.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
394 state 1 $flatten\byte_controller.\bit_controller.$anyconst$39 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:62.68-62.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
395 next 1 394 394
396 uext 1 394 0 byte_controller.bit_controller.__synth_change_literal_38 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:62.7-62.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
397 state 1 $flatten\byte_controller.\bit_controller.$anyconst$40 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:63.68-63.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
398 next 1 397 397
399 uext 1 397 0 byte_controller.bit_controller.__synth_change_literal_39 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:63.7-63.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
400 state 1 $flatten\byte_controller.\bit_controller.$anyconst$5 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:28.66-28.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
401 next 1 400 400
402 uext 1 400 0 byte_controller.bit_controller.__synth_change_literal_4 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:28.7-28.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
403 uext 1 81 0 byte_controller.bit_controller.__synth_change_literal_40 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:64.7-64.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
404 state 1 $flatten\byte_controller.\bit_controller.$anyconst$42 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:65.68-65.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
405 next 1 404 404
406 uext 1 404 0 byte_controller.bit_controller.__synth_change_literal_41 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:65.7-65.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
407 state 1 $flatten\byte_controller.\bit_controller.$anyconst$43 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:66.68-66.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
408 next 1 407 407
409 uext 1 407 0 byte_controller.bit_controller.__synth_change_literal_42 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:66.7-66.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
410 state 1 $flatten\byte_controller.\bit_controller.$anyconst$44 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:67.68-67.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
411 next 1 410 410
412 uext 1 410 0 byte_controller.bit_controller.__synth_change_literal_43 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:67.7-67.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
413 state 1 $flatten\byte_controller.\bit_controller.$anyconst$45 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:68.68-68.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
414 next 1 413 413
415 uext 1 413 0 byte_controller.bit_controller.__synth_change_literal_44 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:68.7-68.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
416 uext 1 89 0 byte_controller.bit_controller.__synth_change_literal_45 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:69.7-69.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
417 state 1 $flatten\byte_controller.\bit_controller.$anyconst$47 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:70.68-70.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
418 next 1 417 417
419 uext 1 417 0 byte_controller.bit_controller.__synth_change_literal_46 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:70.7-70.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
420 state 1 $flatten\byte_controller.\bit_controller.$anyconst$48 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:71.68-71.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
421 next 1 420 420
422 uext 1 420 0 byte_controller.bit_controller.__synth_change_literal_47 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:71.7-71.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
423 state 1 $flatten\byte_controller.\bit_controller.$anyconst$49 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:72.68-72.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
424 next 1 423 423
425 uext 1 423 0 byte_controller.bit_controller.__synth_change_literal_48 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:72.7-72.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
426 state 1 $flatten\byte_controller.\bit_controller.$anyconst$50 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:73.68-73.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
427 next 1 426 426
428 uext 1 426 0 byte_controller.bit_controller.__synth_change_literal_49 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:73.7-73.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
429 state 1 $flatten\byte_controller.\bit_controller.$anyconst$6 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:29.66-29.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
430 next 1 429 429
431 uext 1 429 0 byte_controller.bit_controller.__synth_change_literal_5 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:29.7-29.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
432 state 1 $flatten\byte_controller.\bit_controller.$anyconst$51 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:74.68-74.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
433 next 1 432 432
434 uext 1 432 0 byte_controller.bit_controller.__synth_change_literal_50 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:74.7-74.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
435 state 1 $flatten\byte_controller.\bit_controller.$anyconst$52 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:75.68-75.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
436 next 1 435 435
437 uext 1 435 0 byte_controller.bit_controller.__synth_change_literal_51 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:75.7-75.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
438 state 1 $flatten\byte_controller.\bit_controller.$anyconst$53 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:76.68-76.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
439 next 1 438 438
440 uext 1 438 0 byte_controller.bit_controller.__synth_change_literal_52 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:76.7-76.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
441 state 1 $flatten\byte_controller.\bit_controller.$anyconst$54 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:77.68-77.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
442 next 1 441 441
443 uext 1 441 0 byte_controller.bit_controller.__synth_change_literal_53 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:77.7-77.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
444 state 1 $flatten\byte_controller.\bit_controller.$anyconst$55 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:78.68-78.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
445 next 1 444 444
446 uext 1 444 0 byte_controller.bit_controller.__synth_change_literal_54 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:78.7-78.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
447 state 1 $flatten\byte_controller.\bit_controller.$anyconst$56 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:79.68-79.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
448 next 1 447 447
449 uext 1 447 0 byte_controller.bit_controller.__synth_change_literal_55 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:79.7-79.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
450 state 1 $flatten\byte_controller.\bit_controller.$anyconst$57 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:80.68-80.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
451 next 1 450 450
452 uext 1 450 0 byte_controller.bit_controller.__synth_change_literal_56 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:80.7-80.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
453 state 1 $flatten\byte_controller.\bit_controller.$anyconst$58 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:81.68-81.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
454 next 1 453 453
455 uext 1 453 0 byte_controller.bit_controller.__synth_change_literal_57 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:81.7-81.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
456 state 1 $flatten\byte_controller.\bit_controller.$anyconst$59 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:82.68-82.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
457 next 1 456 456
458 uext 1 456 0 byte_controller.bit_controller.__synth_change_literal_58 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:82.7-82.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
459 state 1 $flatten\byte_controller.\bit_controller.$anyconst$60 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:83.68-83.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
460 next 1 459 459
461 uext 1 459 0 byte_controller.bit_controller.__synth_change_literal_59 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:83.7-83.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
462 state 1 $flatten\byte_controller.\bit_controller.$anyconst$7 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:30.66-30.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
463 next 1 462 462
464 uext 1 462 0 byte_controller.bit_controller.__synth_change_literal_6 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:30.7-30.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
465 state 1 $flatten\byte_controller.\bit_controller.$anyconst$61 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:84.68-84.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
466 next 1 465 465
467 uext 1 465 0 byte_controller.bit_controller.__synth_change_literal_60 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:84.7-84.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
468 state 1 $flatten\byte_controller.\bit_controller.$anyconst$62 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:85.68-85.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
469 next 1 468 468
470 uext 1 468 0 byte_controller.bit_controller.__synth_change_literal_61 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:85.7-85.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
471 state 1 $flatten\byte_controller.\bit_controller.$anyconst$63 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:86.68-86.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
472 next 1 471 471
473 uext 1 471 0 byte_controller.bit_controller.__synth_change_literal_62 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:86.7-86.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
474 state 1 $flatten\byte_controller.\bit_controller.$anyconst$64 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:87.68-87.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
475 next 1 474 474
476 uext 1 474 0 byte_controller.bit_controller.__synth_change_literal_63 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:87.7-87.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
477 state 1 $flatten\byte_controller.\bit_controller.$anyconst$65 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:88.68-88.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
478 next 1 477 477
479 uext 1 477 0 byte_controller.bit_controller.__synth_change_literal_64 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:88.7-88.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
480 state 1 $flatten\byte_controller.\bit_controller.$anyconst$66 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:89.68-89.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
481 next 1 480 480
482 uext 1 480 0 byte_controller.bit_controller.__synth_change_literal_65 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:89.7-89.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
483 state 1 $flatten\byte_controller.\bit_controller.$anyconst$67 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:90.68-90.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
484 next 1 483 483
485 uext 1 483 0 byte_controller.bit_controller.__synth_change_literal_66 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:90.7-90.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
486 state 1 $flatten\byte_controller.\bit_controller.$anyconst$68 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:91.68-91.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
487 next 1 486 486
488 uext 1 486 0 byte_controller.bit_controller.__synth_change_literal_67 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:91.7-91.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
489 state 1 $flatten\byte_controller.\bit_controller.$anyconst$69 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:92.68-92.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
490 next 1 489 489
491 uext 1 489 0 byte_controller.bit_controller.__synth_change_literal_68 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:92.7-92.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
492 state 1 $flatten\byte_controller.\bit_controller.$anyconst$70 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:93.68-93.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
493 next 1 492 492
494 uext 1 492 0 byte_controller.bit_controller.__synth_change_literal_69 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:93.7-93.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
495 state 1 $flatten\byte_controller.\bit_controller.$anyconst$8 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:31.66-31.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
496 next 1 495 495
497 uext 1 495 0 byte_controller.bit_controller.__synth_change_literal_7 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:31.7-31.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
498 state 1 $flatten\byte_controller.\bit_controller.$anyconst$71 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:94.68-94.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
499 next 1 498 498
500 uext 1 498 0 byte_controller.bit_controller.__synth_change_literal_70 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:94.7-94.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
501 state 1 $flatten\byte_controller.\bit_controller.$anyconst$72 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:95.68-95.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
502 next 1 501 501
503 uext 1 501 0 byte_controller.bit_controller.__synth_change_literal_71 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:95.7-95.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
504 state 1 $flatten\byte_controller.\bit_controller.$anyconst$73 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:96.68-96.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
505 next 1 504 504
506 uext 1 504 0 byte_controller.bit_controller.__synth_change_literal_72 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:96.7-96.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
507 state 1 $flatten\byte_controller.\bit_controller.$anyconst$74 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:97.68-97.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
508 next 1 507 507
509 uext 1 507 0 byte_controller.bit_controller.__synth_change_literal_73 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:97.7-97.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
510 state 1 $flatten\byte_controller.\bit_controller.$anyconst$75 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:98.68-98.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
511 next 1 510 510
512 uext 1 510 0 byte_controller.bit_controller.__synth_change_literal_74 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:98.7-98.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
513 state 1 $flatten\byte_controller.\bit_controller.$anyconst$76 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:99.68-99.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
514 next 1 513 513
515 uext 1 513 0 byte_controller.bit_controller.__synth_change_literal_75 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:99.7-99.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
516 state 1 $flatten\byte_controller.\bit_controller.$anyconst$77 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:100.68-100.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
517 next 1 516 516
518 uext 1 516 0 byte_controller.bit_controller.__synth_change_literal_76 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:100.7-100.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
519 state 1 $flatten\byte_controller.\bit_controller.$anyconst$78 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:101.68-101.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
520 next 1 519 519
521 uext 1 519 0 byte_controller.bit_controller.__synth_change_literal_77 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:101.7-101.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
522 state 1 $flatten\byte_controller.\bit_controller.$anyconst$79 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:102.68-102.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
523 next 1 522 522
524 uext 1 522 0 byte_controller.bit_controller.__synth_change_literal_78 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:102.7-102.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
525 state 1 $flatten\byte_controller.\bit_controller.$anyconst$80 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:103.68-103.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
526 next 1 525 525
527 uext 1 525 0 byte_controller.bit_controller.__synth_change_literal_79 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:103.7-103.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
528 state 1 $flatten\byte_controller.\bit_controller.$anyconst$9 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:32.66-32.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
529 next 1 528 528
530 uext 1 528 0 byte_controller.bit_controller.__synth_change_literal_8 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:32.7-32.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
531 state 1 $flatten\byte_controller.\bit_controller.$anyconst$81 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:104.68-104.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
532 next 1 531 531
533 uext 1 531 0 byte_controller.bit_controller.__synth_change_literal_80 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:104.7-104.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
534 state 1 $flatten\byte_controller.\bit_controller.$anyconst$82 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:105.68-105.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
535 next 1 534 534
536 uext 1 534 0 byte_controller.bit_controller.__synth_change_literal_81 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:105.7-105.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
537 state 1 $flatten\byte_controller.\bit_controller.$anyconst$83 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:106.68-106.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
538 next 1 537 537
539 uext 1 537 0 byte_controller.bit_controller.__synth_change_literal_82 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:106.7-106.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
540 state 1 $flatten\byte_controller.\bit_controller.$anyconst$84 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:107.68-107.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
541 next 1 540 540
542 uext 1 540 0 byte_controller.bit_controller.__synth_change_literal_83 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:107.7-107.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
543 state 1 $flatten\byte_controller.\bit_controller.$anyconst$85 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:108.68-108.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
544 next 1 543 543
545 uext 1 543 0 byte_controller.bit_controller.__synth_change_literal_84 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:108.7-108.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
546 state 1 $flatten\byte_controller.\bit_controller.$anyconst$86 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:109.68-109.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
547 next 1 546 546
548 uext 1 546 0 byte_controller.bit_controller.__synth_change_literal_85 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:109.7-109.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
549 state 1 $flatten\byte_controller.\bit_controller.$anyconst$87 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:110.68-110.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
550 next 1 549 549
551 uext 1 549 0 byte_controller.bit_controller.__synth_change_literal_86 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:110.7-110.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
552 state 1 $flatten\byte_controller.\bit_controller.$anyconst$88 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:111.68-111.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
553 next 1 552 552
554 uext 1 552 0 byte_controller.bit_controller.__synth_change_literal_87 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:111.7-111.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
555 state 1 $flatten\byte_controller.\bit_controller.$anyconst$89 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:112.68-112.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
556 next 1 555 555
557 uext 1 555 0 byte_controller.bit_controller.__synth_change_literal_88 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:112.7-112.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
558 state 1 $flatten\byte_controller.\bit_controller.$anyconst$90 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:113.68-113.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
559 next 1 558 558
560 uext 1 558 0 byte_controller.bit_controller.__synth_change_literal_89 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:113.7-113.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
561 state 1 $flatten\byte_controller.\bit_controller.$anyconst$10 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:33.66-33.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
562 next 1 561 561
563 uext 1 561 0 byte_controller.bit_controller.__synth_change_literal_9 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:33.7-33.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
564 state 1 $flatten\byte_controller.\bit_controller.$anyconst$91 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:114.68-114.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
565 next 1 564 564
566 uext 1 564 0 byte_controller.bit_controller.__synth_change_literal_90 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:114.7-114.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
567 state 1 $flatten\byte_controller.\bit_controller.$anyconst$92 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:115.68-115.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
568 next 1 567 567
569 uext 1 567 0 byte_controller.bit_controller.__synth_change_literal_91 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:115.7-115.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
570 state 1 $flatten\byte_controller.\bit_controller.$anyconst$93 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:116.68-116.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
571 next 1 570 570
572 uext 1 570 0 byte_controller.bit_controller.__synth_change_literal_92 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:116.7-116.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
573 state 1 $flatten\byte_controller.\bit_controller.$anyconst$94 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:117.68-117.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
574 next 1 573 573
575 uext 1 573 0 byte_controller.bit_controller.__synth_change_literal_93 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:117.7-117.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
576 state 1 $flatten\byte_controller.\bit_controller.$anyconst$95 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:118.68-118.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
577 next 1 576 576
578 uext 1 576 0 byte_controller.bit_controller.__synth_change_literal_94 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:118.7-118.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
579 state 1 $flatten\byte_controller.\bit_controller.$anyconst$96 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:119.68-119.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
580 next 1 579 579
581 uext 1 579 0 byte_controller.bit_controller.__synth_change_literal_95 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:119.7-119.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
582 state 1 $flatten\byte_controller.\bit_controller.$anyconst$97 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:120.68-120.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
583 next 1 582 582
584 uext 1 582 0 byte_controller.bit_controller.__synth_change_literal_96 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:120.7-120.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
585 state 1 $flatten\byte_controller.\bit_controller.$anyconst$98 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:121.68-121.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
586 next 1 585 585
587 uext 1 585 0 byte_controller.bit_controller.__synth_change_literal_97 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:121.7-121.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
588 state 1 $flatten\byte_controller.\bit_controller.$anyconst$99 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:122.68-122.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
589 next 1 588 588
590 uext 1 588 0 byte_controller.bit_controller.__synth_change_literal_98 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:122.7-122.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
591 state 1 $flatten\byte_controller.\bit_controller.$anyconst$100 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:123.68-123.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
592 next 1 591 591
593 uext 1 591 0 byte_controller.bit_controller.__synth_change_literal_99 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:123.7-123.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
594 state 1 $flatten\byte_controller.\bit_controller.$anyconst$154 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:177.52-177.61|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
595 next 1 594 594
596 uext 1 594 0 byte_controller.bit_controller.__synth_literal_0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:177.7-177.24|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
597 state 133 $flatten\byte_controller.\bit_controller.$anyconst$155 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:178.59-178.68|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
598 next 133 597 597
599 uext 133 597 0 byte_controller.bit_controller.__synth_literal_1 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:178.14-178.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
600 sort bitvec 2
601 state 600 $flatten\byte_controller.\bit_controller.$anyconst$164 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:187.60-187.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
602 next 600 601 601
603 uext 600 601 0 byte_controller.bit_controller.__synth_literal_10 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:187.13-187.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
604 state 1 $flatten\byte_controller.\bit_controller.$anyconst$254 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:277.56-277.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
605 next 1 604 604
606 uext 1 604 0 byte_controller.bit_controller.__synth_literal_100 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:277.7-277.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
607 state 1 $flatten\byte_controller.\bit_controller.$anyconst$255 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:278.56-278.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
608 next 1 607 607
609 uext 1 607 0 byte_controller.bit_controller.__synth_literal_101 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:278.7-278.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
610 state 1 $flatten\byte_controller.\bit_controller.$anyconst$256 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:279.56-279.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
611 next 1 610 610
612 uext 1 610 0 byte_controller.bit_controller.__synth_literal_102 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:279.7-279.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
613 sort bitvec 18
614 state 613 $flatten\byte_controller.\bit_controller.$anyconst$257 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:280.63-280.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
615 next 613 614 614
616 uext 613 614 0 byte_controller.bit_controller.__synth_literal_103 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:280.14-280.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
617 state 613 $flatten\byte_controller.\bit_controller.$anyconst$258 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:281.63-281.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
618 next 613 617 617
619 uext 613 617 0 byte_controller.bit_controller.__synth_literal_104 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:281.14-281.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
620 state 1 $flatten\byte_controller.\bit_controller.$anyconst$259 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:282.56-282.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
621 next 1 620 620
622 uext 1 620 0 byte_controller.bit_controller.__synth_literal_105 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:282.7-282.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
623 state 1 $flatten\byte_controller.\bit_controller.$anyconst$260 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:283.56-283.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
624 next 1 623 623
625 uext 1 623 0 byte_controller.bit_controller.__synth_literal_106 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:283.7-283.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
626 state 1 $flatten\byte_controller.\bit_controller.$anyconst$261 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:284.56-284.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
627 next 1 626 626
628 uext 1 626 0 byte_controller.bit_controller.__synth_literal_107 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:284.7-284.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
629 state 613 $flatten\byte_controller.\bit_controller.$anyconst$262 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:285.63-285.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
630 next 613 629 629
631 uext 613 629 0 byte_controller.bit_controller.__synth_literal_108 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:285.14-285.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
632 state 613 $flatten\byte_controller.\bit_controller.$anyconst$263 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:286.63-286.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
633 next 613 632 632
634 uext 613 632 0 byte_controller.bit_controller.__synth_literal_109 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:286.14-286.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
635 state 600 $flatten\byte_controller.\bit_controller.$anyconst$165 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:188.60-188.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
636 next 600 635 635
637 uext 600 635 0 byte_controller.bit_controller.__synth_literal_11 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:188.13-188.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
638 state 1 $flatten\byte_controller.\bit_controller.$anyconst$264 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:287.56-287.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
639 next 1 638 638
640 uext 1 638 0 byte_controller.bit_controller.__synth_literal_110 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:287.7-287.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
641 state 1 $flatten\byte_controller.\bit_controller.$anyconst$265 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:288.56-288.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
642 next 1 641 641
643 uext 1 641 0 byte_controller.bit_controller.__synth_literal_111 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:288.7-288.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
644 state 1 $flatten\byte_controller.\bit_controller.$anyconst$266 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:289.56-289.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
645 next 1 644 644
646 uext 1 644 0 byte_controller.bit_controller.__synth_literal_112 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:289.7-289.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
647 state 613 $flatten\byte_controller.\bit_controller.$anyconst$267 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:290.63-290.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
648 next 613 647 647
649 uext 613 647 0 byte_controller.bit_controller.__synth_literal_113 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:290.14-290.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
650 state 613 $flatten\byte_controller.\bit_controller.$anyconst$268 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:291.63-291.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
651 next 613 650 650
652 uext 613 650 0 byte_controller.bit_controller.__synth_literal_114 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:291.14-291.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
653 state 1 $flatten\byte_controller.\bit_controller.$anyconst$269 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:292.56-292.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
654 next 1 653 653
655 uext 1 653 0 byte_controller.bit_controller.__synth_literal_115 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:292.7-292.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
656 state 1 $flatten\byte_controller.\bit_controller.$anyconst$270 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:293.56-293.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
657 next 1 656 656
658 uext 1 656 0 byte_controller.bit_controller.__synth_literal_116 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:293.7-293.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
659 state 1 $flatten\byte_controller.\bit_controller.$anyconst$271 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:294.56-294.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
660 next 1 659 659
661 uext 1 659 0 byte_controller.bit_controller.__synth_literal_117 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:294.7-294.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
662 state 613 $flatten\byte_controller.\bit_controller.$anyconst$272 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:295.63-295.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
663 next 613 662 662
664 uext 613 662 0 byte_controller.bit_controller.__synth_literal_118 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:295.14-295.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
665 state 613 $flatten\byte_controller.\bit_controller.$anyconst$273 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:296.63-296.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
666 next 613 665 665
667 uext 613 665 0 byte_controller.bit_controller.__synth_literal_119 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:296.14-296.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
668 state 600 $flatten\byte_controller.\bit_controller.$anyconst$166 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:189.60-189.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
669 next 600 668 668
670 uext 600 668 0 byte_controller.bit_controller.__synth_literal_12 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:189.13-189.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
671 state 1 $flatten\byte_controller.\bit_controller.$anyconst$274 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:297.56-297.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
672 next 1 671 671
673 uext 1 671 0 byte_controller.bit_controller.__synth_literal_120 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:297.7-297.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
674 state 1 $flatten\byte_controller.\bit_controller.$anyconst$275 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:298.56-298.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
675 next 1 674 674
676 uext 1 674 0 byte_controller.bit_controller.__synth_literal_121 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:298.7-298.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
677 state 1 $flatten\byte_controller.\bit_controller.$anyconst$276 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:299.56-299.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
678 next 1 677 677
679 uext 1 677 0 byte_controller.bit_controller.__synth_literal_122 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:299.7-299.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
680 state 1 $flatten\byte_controller.\bit_controller.$anyconst$277 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:300.56-300.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
681 next 1 680 680
682 uext 1 680 0 byte_controller.bit_controller.__synth_literal_123 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:300.7-300.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
683 state 613 $flatten\byte_controller.\bit_controller.$anyconst$278 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:301.63-301.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
684 next 613 683 683
685 uext 613 683 0 byte_controller.bit_controller.__synth_literal_124 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:301.14-301.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
686 state 613 $flatten\byte_controller.\bit_controller.$anyconst$279 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:302.63-302.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
687 next 613 686 686
688 uext 613 686 0 byte_controller.bit_controller.__synth_literal_125 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:302.14-302.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
689 state 1 $flatten\byte_controller.\bit_controller.$anyconst$280 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:303.56-303.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
690 next 1 689 689
691 uext 1 689 0 byte_controller.bit_controller.__synth_literal_126 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:303.7-303.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
692 state 1 $flatten\byte_controller.\bit_controller.$anyconst$281 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:304.56-304.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
693 next 1 692 692
694 uext 1 692 0 byte_controller.bit_controller.__synth_literal_127 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:304.7-304.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
695 state 613 $flatten\byte_controller.\bit_controller.$anyconst$282 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:305.63-305.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
696 next 613 695 695
697 uext 613 695 0 byte_controller.bit_controller.__synth_literal_128 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:305.14-305.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
698 state 613 $flatten\byte_controller.\bit_controller.$anyconst$283 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:306.63-306.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
699 next 613 698 698
700 uext 613 698 0 byte_controller.bit_controller.__synth_literal_129 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:306.14-306.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
701 sort bitvec 14
702 state 701 $flatten\byte_controller.\bit_controller.$anyconst$167 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:190.61-190.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
703 next 701 702 702
704 uext 701 702 0 byte_controller.bit_controller.__synth_literal_13 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:190.14-190.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
705 state 1 $flatten\byte_controller.\bit_controller.$anyconst$284 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:307.56-307.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
706 next 1 705 705
707 uext 1 705 0 byte_controller.bit_controller.__synth_literal_130 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:307.7-307.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
708 state 1 $flatten\byte_controller.\bit_controller.$anyconst$285 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:308.56-308.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
709 next 1 708 708
710 uext 1 708 0 byte_controller.bit_controller.__synth_literal_131 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:308.7-308.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
711 state 613 $flatten\byte_controller.\bit_controller.$anyconst$286 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:309.63-309.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
712 next 613 711 711
713 uext 613 711 0 byte_controller.bit_controller.__synth_literal_132 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:309.14-309.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
714 state 613 $flatten\byte_controller.\bit_controller.$anyconst$287 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:310.63-310.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
715 next 613 714 714
716 uext 613 714 0 byte_controller.bit_controller.__synth_literal_133 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:310.14-310.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
717 state 1 $flatten\byte_controller.\bit_controller.$anyconst$288 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:311.56-311.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
718 next 1 717 717
719 uext 1 717 0 byte_controller.bit_controller.__synth_literal_134 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:311.7-311.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
720 state 1 $flatten\byte_controller.\bit_controller.$anyconst$289 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:312.56-312.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
721 next 1 720 720
722 uext 1 720 0 byte_controller.bit_controller.__synth_literal_135 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:312.7-312.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
723 state 613 $flatten\byte_controller.\bit_controller.$anyconst$290 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:313.63-313.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
724 next 613 723 723
725 uext 613 723 0 byte_controller.bit_controller.__synth_literal_136 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:313.14-313.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
726 state 613 $flatten\byte_controller.\bit_controller.$anyconst$291 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:314.63-314.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
727 next 613 726 726
728 uext 613 726 0 byte_controller.bit_controller.__synth_literal_137 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:314.14-314.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
729 state 1 $flatten\byte_controller.\bit_controller.$anyconst$292 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:315.56-315.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
730 next 1 729 729
731 uext 1 729 0 byte_controller.bit_controller.__synth_literal_138 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:315.7-315.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
732 state 1 $flatten\byte_controller.\bit_controller.$anyconst$293 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:316.56-316.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
733 next 1 732 732
734 uext 1 732 0 byte_controller.bit_controller.__synth_literal_139 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:316.7-316.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
735 sort bitvec 32
736 state 735 $flatten\byte_controller.\bit_controller.$anyconst$168 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:191.61-191.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
737 next 735 736 736
738 uext 735 736 0 byte_controller.bit_controller.__synth_literal_14 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:191.14-191.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
739 state 1 $flatten\byte_controller.\bit_controller.$anyconst$294 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:317.56-317.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
740 next 1 739 739
741 uext 1 739 0 byte_controller.bit_controller.__synth_literal_140 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:317.7-317.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
742 state 613 $flatten\byte_controller.\bit_controller.$anyconst$295 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:318.63-318.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
743 next 613 742 742
744 uext 613 742 0 byte_controller.bit_controller.__synth_literal_141 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:318.14-318.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
745 state 1 $flatten\byte_controller.\bit_controller.$anyconst$296 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:319.56-319.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
746 next 1 745 745
747 uext 1 745 0 byte_controller.bit_controller.__synth_literal_142 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:319.7-319.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
748 state 1 $flatten\byte_controller.\bit_controller.$anyconst$297 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:320.56-320.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
749 next 1 748 748
750 uext 1 748 0 byte_controller.bit_controller.__synth_literal_143 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:320.7-320.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
751 state 1 $flatten\byte_controller.\bit_controller.$anyconst$298 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:321.56-321.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
752 next 1 751 751
753 uext 1 751 0 byte_controller.bit_controller.__synth_literal_144 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:321.7-321.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
754 state 1 $flatten\byte_controller.\bit_controller.$anyconst$299 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:322.56-322.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
755 next 1 754 754
756 uext 1 754 0 byte_controller.bit_controller.__synth_literal_145 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:322.7-322.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
757 state 613 $flatten\byte_controller.\bit_controller.$anyconst$300 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:323.63-323.72|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
758 next 613 757 757
759 uext 613 757 0 byte_controller.bit_controller.__synth_literal_146 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:323.14-323.33|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
760 uext 1 124 0 byte_controller.bit_controller.__synth_literal_147 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:324.7-324.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
761 uext 1 22 0 byte_controller.bit_controller.__synth_literal_148 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:325.7-325.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
762 uext 1 36 0 byte_controller.bit_controller.__synth_literal_149 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:326.7-326.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
763 state 701 $flatten\byte_controller.\bit_controller.$anyconst$169 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:192.61-192.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
764 next 701 763 763
765 uext 701 763 0 byte_controller.bit_controller.__synth_literal_15 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:192.14-192.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
766 state 1 $flatten\byte_controller.\bit_controller.$anyconst$304 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:327.56-327.65|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
767 next 1 766 766
768 uext 1 766 0 byte_controller.bit_controller.__synth_literal_150 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:327.7-327.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
769 uext 1 15 0 byte_controller.bit_controller.__synth_literal_151 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:328.7-328.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
770 uext 1 30 0 byte_controller.bit_controller.__synth_literal_152 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:329.7-329.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
771 state 701 $flatten\byte_controller.\bit_controller.$anyconst$170 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:193.61-193.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
772 next 701 771 771
773 uext 701 771 0 byte_controller.bit_controller.__synth_literal_16 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:193.14-193.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
774 state 701 $flatten\byte_controller.\bit_controller.$anyconst$171 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:194.61-194.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
775 next 701 774 774
776 uext 701 774 0 byte_controller.bit_controller.__synth_literal_17 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:194.14-194.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
777 state 701 $flatten\byte_controller.\bit_controller.$anyconst$172 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:195.61-195.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
778 next 701 777 777
779 uext 701 777 0 byte_controller.bit_controller.__synth_literal_18 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:195.14-195.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
780 state 5 $flatten\byte_controller.\bit_controller.$anyconst$173 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:196.60-196.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
781 next 5 780 780
782 uext 5 780 0 byte_controller.bit_controller.__synth_literal_19 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:196.13-196.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
783 state 1 $flatten\byte_controller.\bit_controller.$anyconst$156 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:179.52-179.61|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
784 next 1 783 783
785 uext 1 783 0 byte_controller.bit_controller.__synth_literal_2 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:179.7-179.24|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
786 state 5 $flatten\byte_controller.\bit_controller.$anyconst$174 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:197.60-197.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
787 next 5 786 786
788 uext 5 786 0 byte_controller.bit_controller.__synth_literal_20 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:197.13-197.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
789 state 5 $flatten\byte_controller.\bit_controller.$anyconst$175 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:198.60-198.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
790 next 5 789 789
791 uext 5 789 0 byte_controller.bit_controller.__synth_literal_21 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:198.13-198.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
792 state 5 $flatten\byte_controller.\bit_controller.$anyconst$176 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:199.60-199.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
793 next 5 792 792
794 uext 5 792 0 byte_controller.bit_controller.__synth_literal_22 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:199.13-199.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
795 state 735 $flatten\byte_controller.\bit_controller.$anyconst$177 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:200.61-200.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
796 next 735 795 795
797 uext 735 795 0 byte_controller.bit_controller.__synth_literal_23 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:200.14-200.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
798 state 735 $flatten\byte_controller.\bit_controller.$anyconst$178 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:201.61-201.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
799 next 735 798 798
800 uext 735 798 0 byte_controller.bit_controller.__synth_literal_24 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:201.14-201.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
801 state 735 $flatten\byte_controller.\bit_controller.$anyconst$179 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:202.61-202.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
802 next 735 801 801
803 uext 735 801 0 byte_controller.bit_controller.__synth_literal_25 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:202.14-202.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
804 state 735 $flatten\byte_controller.\bit_controller.$anyconst$180 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:203.61-203.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
805 next 735 804 804
806 uext 735 804 0 byte_controller.bit_controller.__synth_literal_26 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:203.14-203.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
807 state 1 $flatten\byte_controller.\bit_controller.$anyconst$181 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:204.54-204.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
808 next 1 807 807
809 uext 1 807 0 byte_controller.bit_controller.__synth_literal_27 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:204.7-204.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
810 state 1 $flatten\byte_controller.\bit_controller.$anyconst$182 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:205.54-205.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
811 next 1 810 810
812 uext 1 810 0 byte_controller.bit_controller.__synth_literal_28 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:205.7-205.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
813 state 1 $flatten\byte_controller.\bit_controller.$anyconst$183 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:206.54-206.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
814 next 1 813 813
815 uext 1 813 0 byte_controller.bit_controller.__synth_literal_29 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:206.7-206.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
816 state 1 $flatten\byte_controller.\bit_controller.$anyconst$157 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:180.52-180.61|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
817 next 1 816 816
818 uext 1 816 0 byte_controller.bit_controller.__synth_literal_3 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:180.7-180.24|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
819 state 1 $flatten\byte_controller.\bit_controller.$anyconst$184 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:207.54-207.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
820 next 1 819 819
821 uext 1 819 0 byte_controller.bit_controller.__synth_literal_30 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:207.7-207.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
822 state 1 $flatten\byte_controller.\bit_controller.$anyconst$185 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:208.54-208.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
823 next 1 822 822
824 uext 1 822 0 byte_controller.bit_controller.__synth_literal_31 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:208.7-208.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
825 state 1 $flatten\byte_controller.\bit_controller.$anyconst$186 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:209.54-209.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
826 next 1 825 825
827 uext 1 825 0 byte_controller.bit_controller.__synth_literal_32 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:209.7-209.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
828 state 1 $flatten\byte_controller.\bit_controller.$anyconst$187 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:210.54-210.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
829 next 1 828 828
830 uext 1 828 0 byte_controller.bit_controller.__synth_literal_33 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:210.7-210.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
831 state 1 $flatten\byte_controller.\bit_controller.$anyconst$188 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:211.54-211.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
832 next 1 831 831
833 uext 1 831 0 byte_controller.bit_controller.__synth_literal_34 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:211.7-211.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
834 state 1 $flatten\byte_controller.\bit_controller.$anyconst$189 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:212.54-212.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
835 next 1 834 834
836 uext 1 834 0 byte_controller.bit_controller.__synth_literal_35 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:212.7-212.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
837 state 1 $flatten\byte_controller.\bit_controller.$anyconst$190 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:213.54-213.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
838 next 1 837 837
839 uext 1 837 0 byte_controller.bit_controller.__synth_literal_36 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:213.7-213.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
840 state 1 $flatten\byte_controller.\bit_controller.$anyconst$191 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:214.54-214.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
841 next 1 840 840
842 uext 1 840 0 byte_controller.bit_controller.__synth_literal_37 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:214.7-214.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
843 state 1 $flatten\byte_controller.\bit_controller.$anyconst$192 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:215.54-215.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
844 next 1 843 843
845 uext 1 843 0 byte_controller.bit_controller.__synth_literal_38 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:215.7-215.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
846 state 1 $flatten\byte_controller.\bit_controller.$anyconst$193 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:216.54-216.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
847 next 1 846 846
848 uext 1 846 0 byte_controller.bit_controller.__synth_literal_39 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:216.7-216.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
849 state 1 $flatten\byte_controller.\bit_controller.$anyconst$158 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:181.52-181.61|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
850 next 1 849 849
851 uext 1 849 0 byte_controller.bit_controller.__synth_literal_4 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:181.7-181.24|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
852 uext 1 79 0 byte_controller.bit_controller.__synth_literal_40 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:217.7-217.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
853 state 119 $flatten\byte_controller.\bit_controller.$anyconst$195 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:218.60-218.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
854 next 119 853 853
855 uext 119 853 0 byte_controller.bit_controller.__synth_literal_41 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:218.13-218.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
856 state 1 $flatten\byte_controller.\bit_controller.$anyconst$196 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:219.54-219.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
857 next 1 856 856
858 uext 1 856 0 byte_controller.bit_controller.__synth_literal_42 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:219.7-219.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
859 state 1 $flatten\byte_controller.\bit_controller.$anyconst$197 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:220.54-220.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
860 next 1 859 859
861 uext 1 859 0 byte_controller.bit_controller.__synth_literal_43 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:220.7-220.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
862 state 1 $flatten\byte_controller.\bit_controller.$anyconst$198 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:221.54-221.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
863 next 1 862 862
864 uext 1 862 0 byte_controller.bit_controller.__synth_literal_44 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:221.7-221.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
865 uext 1 87 0 byte_controller.bit_controller.__synth_literal_45 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:222.7-222.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
866 state 613 $flatten\byte_controller.\bit_controller.$anyconst$200 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:223.61-223.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
867 next 613 866 866
868 uext 613 866 0 byte_controller.bit_controller.__synth_literal_46 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:223.14-223.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
869 state 119 $flatten\byte_controller.\bit_controller.$anyconst$201 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:224.60-224.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
870 next 119 869 869
871 uext 119 869 0 byte_controller.bit_controller.__synth_literal_47 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:224.13-224.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
872 state 613 $flatten\byte_controller.\bit_controller.$anyconst$202 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:225.61-225.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
873 next 613 872 872
874 uext 613 872 0 byte_controller.bit_controller.__synth_literal_48 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:225.14-225.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
875 state 119 $flatten\byte_controller.\bit_controller.$anyconst$203 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:226.60-226.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
876 next 119 875 875
877 uext 119 875 0 byte_controller.bit_controller.__synth_literal_49 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:226.13-226.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
878 state 133 $flatten\byte_controller.\bit_controller.$anyconst$159 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:182.59-182.68|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
879 next 133 878 878
880 uext 133 878 0 byte_controller.bit_controller.__synth_literal_5 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:182.14-182.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
881 state 613 $flatten\byte_controller.\bit_controller.$anyconst$204 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:227.61-227.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
882 next 613 881 881
883 uext 613 881 0 byte_controller.bit_controller.__synth_literal_50 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:227.14-227.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
884 state 119 $flatten\byte_controller.\bit_controller.$anyconst$205 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:228.60-228.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
885 next 119 884 884
886 uext 119 884 0 byte_controller.bit_controller.__synth_literal_51 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:228.13-228.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
887 state 613 $flatten\byte_controller.\bit_controller.$anyconst$206 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:229.61-229.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
888 next 613 887 887
889 uext 613 887 0 byte_controller.bit_controller.__synth_literal_52 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:229.14-229.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
890 state 119 $flatten\byte_controller.\bit_controller.$anyconst$207 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:230.60-230.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
891 next 119 890 890
892 uext 119 890 0 byte_controller.bit_controller.__synth_literal_53 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:230.13-230.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
893 state 613 $flatten\byte_controller.\bit_controller.$anyconst$208 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:231.61-231.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
894 next 613 893 893
895 uext 613 893 0 byte_controller.bit_controller.__synth_literal_54 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:231.14-231.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
896 state 613 $flatten\byte_controller.\bit_controller.$anyconst$209 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:232.61-232.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
897 next 613 896 896
898 uext 613 896 0 byte_controller.bit_controller.__synth_literal_55 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:232.14-232.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
899 state 1 $flatten\byte_controller.\bit_controller.$anyconst$210 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:233.54-233.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
900 next 1 899 899
901 uext 1 899 0 byte_controller.bit_controller.__synth_literal_56 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:233.7-233.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
902 state 613 $flatten\byte_controller.\bit_controller.$anyconst$211 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:234.61-234.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
903 next 613 902 902
904 uext 613 902 0 byte_controller.bit_controller.__synth_literal_57 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:234.14-234.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
905 state 613 $flatten\byte_controller.\bit_controller.$anyconst$212 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:235.61-235.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
906 next 613 905 905
907 uext 613 905 0 byte_controller.bit_controller.__synth_literal_58 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:235.14-235.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
908 state 1 $flatten\byte_controller.\bit_controller.$anyconst$213 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:236.54-236.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
909 next 1 908 908
910 uext 1 908 0 byte_controller.bit_controller.__synth_literal_59 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:236.7-236.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
911 state 1 $flatten\byte_controller.\bit_controller.$anyconst$160 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:183.52-183.61|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
912 next 1 911 911
913 uext 1 911 0 byte_controller.bit_controller.__synth_literal_6 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:183.7-183.24|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
914 state 1 $flatten\byte_controller.\bit_controller.$anyconst$214 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:237.54-237.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
915 next 1 914 914
916 uext 1 914 0 byte_controller.bit_controller.__synth_literal_60 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:237.7-237.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
917 state 613 $flatten\byte_controller.\bit_controller.$anyconst$215 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:238.61-238.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
918 next 613 917 917
919 uext 613 917 0 byte_controller.bit_controller.__synth_literal_61 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:238.14-238.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
920 state 613 $flatten\byte_controller.\bit_controller.$anyconst$216 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:239.61-239.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
921 next 613 920 920
922 uext 613 920 0 byte_controller.bit_controller.__synth_literal_62 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:239.14-239.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
923 state 1 $flatten\byte_controller.\bit_controller.$anyconst$217 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:240.54-240.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
924 next 1 923 923
925 uext 1 923 0 byte_controller.bit_controller.__synth_literal_63 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:240.7-240.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
926 state 1 $flatten\byte_controller.\bit_controller.$anyconst$218 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:241.54-241.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
927 next 1 926 926
928 uext 1 926 0 byte_controller.bit_controller.__synth_literal_64 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:241.7-241.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
929 state 1 $flatten\byte_controller.\bit_controller.$anyconst$219 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:242.54-242.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
930 next 1 929 929
931 uext 1 929 0 byte_controller.bit_controller.__synth_literal_65 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:242.7-242.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
932 state 613 $flatten\byte_controller.\bit_controller.$anyconst$220 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:243.61-243.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
933 next 613 932 932
934 uext 613 932 0 byte_controller.bit_controller.__synth_literal_66 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:243.14-243.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
935 state 613 $flatten\byte_controller.\bit_controller.$anyconst$221 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:244.61-244.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
936 next 613 935 935
937 uext 613 935 0 byte_controller.bit_controller.__synth_literal_67 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:244.14-244.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
938 state 1 $flatten\byte_controller.\bit_controller.$anyconst$222 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:245.54-245.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
939 next 1 938 938
940 uext 1 938 0 byte_controller.bit_controller.__synth_literal_68 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:245.7-245.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
941 state 1 $flatten\byte_controller.\bit_controller.$anyconst$223 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:246.54-246.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
942 next 1 941 941
943 uext 1 941 0 byte_controller.bit_controller.__synth_literal_69 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:246.7-246.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
944 state 735 $flatten\byte_controller.\bit_controller.$anyconst$161 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:184.59-184.68|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
945 next 735 944 944
946 uext 735 944 0 byte_controller.bit_controller.__synth_literal_7 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:184.14-184.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
947 state 1 $flatten\byte_controller.\bit_controller.$anyconst$224 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:247.54-247.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
948 next 1 947 947
949 uext 1 947 0 byte_controller.bit_controller.__synth_literal_70 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:247.7-247.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
950 state 613 $flatten\byte_controller.\bit_controller.$anyconst$225 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:248.61-248.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
951 next 613 950 950
952 uext 613 950 0 byte_controller.bit_controller.__synth_literal_71 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:248.14-248.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
953 state 613 $flatten\byte_controller.\bit_controller.$anyconst$226 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:249.61-249.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
954 next 613 953 953
955 uext 613 953 0 byte_controller.bit_controller.__synth_literal_72 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:249.14-249.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
956 state 1 $flatten\byte_controller.\bit_controller.$anyconst$227 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:250.54-250.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
957 next 1 956 956
958 uext 1 956 0 byte_controller.bit_controller.__synth_literal_73 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:250.7-250.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
959 state 1 $flatten\byte_controller.\bit_controller.$anyconst$228 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:251.54-251.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
960 next 1 959 959
961 uext 1 959 0 byte_controller.bit_controller.__synth_literal_74 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:251.7-251.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
962 state 1 $flatten\byte_controller.\bit_controller.$anyconst$229 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:252.54-252.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
963 next 1 962 962
964 uext 1 962 0 byte_controller.bit_controller.__synth_literal_75 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:252.7-252.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
965 state 613 $flatten\byte_controller.\bit_controller.$anyconst$230 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:253.61-253.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
966 next 613 965 965
967 uext 613 965 0 byte_controller.bit_controller.__synth_literal_76 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:253.14-253.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
968 state 613 $flatten\byte_controller.\bit_controller.$anyconst$231 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:254.61-254.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
969 next 613 968 968
970 uext 613 968 0 byte_controller.bit_controller.__synth_literal_77 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:254.14-254.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
971 state 1 $flatten\byte_controller.\bit_controller.$anyconst$232 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:255.54-255.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
972 next 1 971 971
973 uext 1 971 0 byte_controller.bit_controller.__synth_literal_78 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:255.7-255.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
974 state 1 $flatten\byte_controller.\bit_controller.$anyconst$233 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:256.54-256.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
975 next 1 974 974
976 uext 1 974 0 byte_controller.bit_controller.__synth_literal_79 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:256.7-256.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
977 state 735 $flatten\byte_controller.\bit_controller.$anyconst$162 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:185.59-185.68|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
978 next 735 977 977
979 uext 735 977 0 byte_controller.bit_controller.__synth_literal_8 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:185.14-185.31|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
980 state 1 $flatten\byte_controller.\bit_controller.$anyconst$234 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:257.54-257.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
981 next 1 980 980
982 uext 1 980 0 byte_controller.bit_controller.__synth_literal_80 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:257.7-257.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
983 state 1 $flatten\byte_controller.\bit_controller.$anyconst$235 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:258.54-258.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
984 next 1 983 983
985 uext 1 983 0 byte_controller.bit_controller.__synth_literal_81 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:258.7-258.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
986 state 613 $flatten\byte_controller.\bit_controller.$anyconst$236 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:259.61-259.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
987 next 613 986 986
988 uext 613 986 0 byte_controller.bit_controller.__synth_literal_82 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:259.14-259.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
989 state 613 $flatten\byte_controller.\bit_controller.$anyconst$237 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:260.61-260.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
990 next 613 989 989
991 uext 613 989 0 byte_controller.bit_controller.__synth_literal_83 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:260.14-260.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
992 state 1 $flatten\byte_controller.\bit_controller.$anyconst$238 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:261.54-261.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
993 next 1 992 992
994 uext 1 992 0 byte_controller.bit_controller.__synth_literal_84 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:261.7-261.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
995 state 1 $flatten\byte_controller.\bit_controller.$anyconst$239 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:262.54-262.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
996 next 1 995 995
997 uext 1 995 0 byte_controller.bit_controller.__synth_literal_85 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:262.7-262.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
998 state 1 $flatten\byte_controller.\bit_controller.$anyconst$240 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:263.54-263.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
999 next 1 998 998
1000 uext 1 998 0 byte_controller.bit_controller.__synth_literal_86 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:263.7-263.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1001 state 613 $flatten\byte_controller.\bit_controller.$anyconst$241 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:264.61-264.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1002 next 613 1001 1001
1003 uext 613 1001 0 byte_controller.bit_controller.__synth_literal_87 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:264.14-264.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1004 state 613 $flatten\byte_controller.\bit_controller.$anyconst$242 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:265.61-265.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1005 next 613 1004 1004
1006 uext 613 1004 0 byte_controller.bit_controller.__synth_literal_88 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:265.14-265.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1007 state 1 $flatten\byte_controller.\bit_controller.$anyconst$243 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:266.54-266.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1008 next 1 1007 1007
1009 uext 1 1007 0 byte_controller.bit_controller.__synth_literal_89 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:266.7-266.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1010 state 600 $flatten\byte_controller.\bit_controller.$anyconst$163 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:186.58-186.67|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1011 next 600 1010 1010
1012 uext 600 1010 0 byte_controller.bit_controller.__synth_literal_9 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:186.13-186.30|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1013 state 1 $flatten\byte_controller.\bit_controller.$anyconst$244 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:267.54-267.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1014 next 1 1013 1013
1015 uext 1 1013 0 byte_controller.bit_controller.__synth_literal_90 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:267.7-267.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1016 state 1 $flatten\byte_controller.\bit_controller.$anyconst$245 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:268.54-268.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1017 next 1 1016 1016
1018 uext 1 1016 0 byte_controller.bit_controller.__synth_literal_91 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:268.7-268.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1019 state 613 $flatten\byte_controller.\bit_controller.$anyconst$246 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:269.61-269.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1020 next 613 1019 1019
1021 uext 613 1019 0 byte_controller.bit_controller.__synth_literal_92 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:269.14-269.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1022 state 613 $flatten\byte_controller.\bit_controller.$anyconst$247 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:270.61-270.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1023 next 613 1022 1022
1024 uext 613 1022 0 byte_controller.bit_controller.__synth_literal_93 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:270.14-270.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1025 state 1 $flatten\byte_controller.\bit_controller.$anyconst$248 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:271.54-271.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1026 next 1 1025 1025
1027 uext 1 1025 0 byte_controller.bit_controller.__synth_literal_94 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:271.7-271.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1028 state 1 $flatten\byte_controller.\bit_controller.$anyconst$249 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:272.54-272.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1029 next 1 1028 1028
1030 uext 1 1028 0 byte_controller.bit_controller.__synth_literal_95 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:272.7-272.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1031 state 1 $flatten\byte_controller.\bit_controller.$anyconst$250 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:273.54-273.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1032 next 1 1031 1031
1033 uext 1 1031 0 byte_controller.bit_controller.__synth_literal_96 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:273.7-273.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1034 state 613 $flatten\byte_controller.\bit_controller.$anyconst$251 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:274.61-274.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1035 next 613 1034 1034
1036 uext 613 1034 0 byte_controller.bit_controller.__synth_literal_97 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:274.14-274.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1037 state 613 $flatten\byte_controller.\bit_controller.$anyconst$252 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:275.61-275.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1038 next 613 1037 1037
1039 uext 613 1037 0 byte_controller.bit_controller.__synth_literal_98 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:275.14-275.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1040 state 1 $flatten\byte_controller.\bit_controller.$anyconst$253 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:276.54-276.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1041 next 1 1040 1040
1042 uext 1 1040 0 byte_controller.bit_controller.__synth_literal_99 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:276.7-276.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1043 uext 1 93 0 byte_controller.bit_controller.al ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:13.14-13.16|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1044 uext 1 85 0 byte_controller.bit_controller.busy ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:12.14-12.18|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1045 const 600 00
1046 ite 600 188 635 1045 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:366$338 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:366.16-366.71|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1047 state 600 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1259
1048 ite 600 2 1047 1046 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1260
1049 uext 600 1048 0 byte_controller.bit_controller.cSCL ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:330.13-330.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1050 ite 600 221 668 1045 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:367$339 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:367.16-367.71|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1051 state 600 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1263
1052 ite 600 2 1051 1050 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1264
1053 uext 600 1052 0 byte_controller.bit_controller.cSDA ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:330.28-330.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1054 const 613 000000000000000000
1055 ite 613 308 757 1054 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:465$443 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:465.19-465.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1056 state 613 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1207
1057 ite 613 2 1056 1055 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1208
1058 uext 613 1057 0 byte_controller.bit_controller.c_state ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:340.14-340.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1059 uext 1 7 0 byte_controller.bit_controller.clk ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:5.9-5.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1060 uext 133 136 0 byte_controller.bit_controller.clk_cnt ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:9.16-9.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1061 ite 1 462 911 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:352$324 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:352.18-352.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1062 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1267
1063 ite 1 2 1062 1061 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1268
1064 uext 1 1063 0 byte_controller.bit_controller.clk_en ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:336.7-336.13|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1065 uext 119 122 0 byte_controller.bit_controller.cmd ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:10.15-10.18|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1066 uext 1 130 0 byte_controller.bit_controller.cmd_ack ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:11.14-11.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1067 ite 1 410 859 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:433$422 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:433.70-433.124|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1068 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1215
1069 ite 1 2 1068 1067 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1216
1070 uext 1 1069 0 byte_controller.bit_controller.cmd_stop ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:431.7-431.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1071 const 133 0000000000000000
1072 ite 133 429 878 1071 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:351$323 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:351.15-351.68|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1073 state 133 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1271
1074 ite 133 2 1073 1072 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1272
1075 uext 133 1074 0 byte_controller.bit_controller.cnt ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:338.14-338.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1076 ite 1 379 828 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:398$377 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:398.16-398.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1077 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1239
1078 ite 1 2 1077 1076 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1240
1079 uext 1 1078 0 byte_controller.bit_controller.dSCL ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:333.7-333.11|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1080 ite 1 382 831 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:399$378 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:399.16-399.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1081 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1243
1082 ite 1 2 1081 1080 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1244
1083 uext 1 1082 0 byte_controller.bit_controller.dSDA ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:333.16-333.20|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1084 uext 1 115 0 byte_controller.bit_controller.din ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:14.9-14.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1085 state 1 byte_controller.bit_controller.dscl_oen
1086 uext 1 104 0 byte_controller.bit_controller.ena ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:8.9-8.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1087 const 5 111
1088 ite 5 340 789 1087 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:384$361 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:384.13-384.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1089 state 5 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1247
1090 ite 5 2 1089 1088 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1248
1091 uext 5 1090 0 byte_controller.bit_controller.fSCL ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:331.13-331.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1092 ite 5 343 792 1087 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:385$362 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:385.13-385.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1093 state 5 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1251
1094 ite 5 2 1093 1092 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1252
1095 uext 5 1094 0 byte_controller.bit_controller.fSDA ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:331.28-331.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1096 const 701 00000000000000
1097 ite 701 322 771 1096 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:377$348 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:377.69-377.124|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1098 state 701 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1255
1099 ite 701 2 1098 1097 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1256
1100 uext 701 1099 0 byte_controller.bit_controller.filter_cnt ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:339.14-339.24|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1101 uext 1 2 0 byte_controller.bit_controller.nReset ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:7.9-7.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1102 uext 1 11 0 byte_controller.bit_controller.rst ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:6.9-6.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1103 ite 1 373 822 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:396$375 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:396.16-396.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1104 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1231
1105 ite 1 2 1104 1103 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1232
1106 uext 1 1105 0 byte_controller.bit_controller.sSCL ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:332.7-332.11|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1107 ite 1 376 825 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:397$376 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:397.16-397.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1108 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1235
1109 ite 1 2 1108 1107 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1236
1110 uext 1 1109 0 byte_controller.bit_controller.sSDA ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:332.16-332.20|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1111 uext 1 3 0 byte_controller.bit_controller.scl_i ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:16.9-16.14|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1112 uext 1 19 0 byte_controller.bit_controller.scl_o ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:17.10-17.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1113 uext 1 28 0 byte_controller.bit_controller.scl_oen ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:18.14-18.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1114 not 1 1105 $flatten\byte_controller.\bit_controller.$not$i2c_master_bit_ctrl_kgoliya_buggy1.v:346$313 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:346.44-346.49|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1115 and 1 1078 1114 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:348$319 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:348.35-348.47|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1116 and 1 1115 28 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:348$320 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:348.35-348.57|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1117 uext 1 1116 0 byte_controller.bit_controller.scl_sync ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:348.8-348.16|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1118 ite 1 317 766 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:469$447 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:469.19-469.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1119 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1203
1120 ite 1 2 1119 1118 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1204
1121 uext 1 1120 0 byte_controller.bit_controller.sda_chk ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:335.7-335.14|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1122 uext 1 4 0 byte_controller.bit_controller.sda_i ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:19.9-19.14|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1123 uext 1 34 0 byte_controller.bit_controller.sda_o ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:20.10-20.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1124 uext 1 42 0 byte_controller.bit_controller.sda_oen ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:21.14-21.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1125 ite 1 149 594 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:345$310 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:345.69-345.121|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1126 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1275
1127 ite 1 2 1126 1125 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1276
1128 uext 1 1127 0 byte_controller.bit_controller.slave_wait ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:337.7-337.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1129 ite 1 391 840 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:416$403 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:416.25-416.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1130 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1223
1131 ite 1 2 1130 1129 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1224
1132 uext 1 1131 0 byte_controller.bit_controller.sta_condition ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:412.7-412.20|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1133 ite 1 394 843 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:417$404 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:417.25-417.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1134 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:139:execute$1227
1135 ite 1 2 1134 1133 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:151:execute$1228
1136 uext 1 1135 0 byte_controller.bit_controller.sto_condition ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:413.7-413.20|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1137 uext 1 147 0 ack ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:226.7-226.10
1138 state 1 $auto$async2sync.cc:171:execute$1298
1139 ite 1 2 1138 14 $auto$async2sync.cc:180:execute$1299
1140 uext 1 1139 0 al ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:145.7-145.9
1141 uext 1 104 0 core_en ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:135.7-135.14
1142 uext 9 53 0 cr ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:128.14-128.16
1143 uext 9 103 0 ctr ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:125.14-125.17
1144 uext 1 98 0 done ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:132.7-132.11
1145 uext 1 93 0 i2c_al ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:144.7-144.13
1146 uext 1 85 0 i2c_busy ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:143.7-143.15
1147 slice 1 53 0 0
1148 uext 1 1147 0 iack ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:227.7-227.11
1149 slice 1 103 6 6
1150 uext 1 1149 0 ien ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:136.7-136.10
1151 state 1 $auto$async2sync.cc:171:execute$1304
1152 ite 1 2 1151 14 $auto$async2sync.cc:180:execute$1305
1153 uext 1 1152 0 irq_flag ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:142.7-142.15
1154 uext 1 145 0 irxack ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:139.7-139.13
1155 uext 133 136 0 prer ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:124.14-124.18
1156 uext 1 73 0 rd ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:224.7-224.9
1157 uext 1 2 0 rst_i ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:152.7-152.12
1158 state 1 $auto$async2sync.cc:171:execute$1300
1159 ite 1 2 1158 14 $auto$async2sync.cc:180:execute$1301
1160 uext 1 1159 0 rxack ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:140.7-140.12
1161 uext 9 61 0 rxr ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:127.14-127.17
1162 state 1 $auto$async2sync.cc:171:execute$1302
1163 ite 1 2 1162 14 $auto$async2sync.cc:180:execute$1303
1164 concat 600 1163 1152
1165 concat 139 110 1164
1166 sort bitvec 6
1167 concat 1166 1139 1165
1168 sort bitvec 7
1169 concat 1168 85 1167
1170 concat 9 1159 1169
1171 uext 9 1170 0 sr ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:129.14-129.16
1172 uext 1 58 0 sta ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:222.7-222.10
1173 uext 1 56 0 sto ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:223.7-223.10
1174 uext 1 1163 0 tip ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:141.7-141.10
1175 uext 9 108 0 txr ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:126.14-126.17
1176 and 1 13 44 $and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:155$552 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:155.17-155.35
1177 uext 1 1176 0 wb_wacc ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:155.7-155.14
1178 uext 1 54 0 wr ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:225.7-225.9
1179 ite 1 284 732 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:592$547 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:592.23-592.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1180 const 613 010000000000000000
1181 ite 613 275 723 1180 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:589$544 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:589.7-589.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1182 eq 1 1057 1181 $flatten\byte_controller.\bit_controller.$procmux$1033_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1183 ite 1 1182 1179 28 $flatten\byte_controller.\bit_controller.$procmux$991 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1184 ite 1 269 717 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:585$542 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:585.23-585.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1185 const 613 001000000000000000
1186 ite 613 263 711 1185 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:583$540 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:583.7-583.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1187 eq 1 1057 1186 $flatten\byte_controller.\bit_controller.$procmux$1035_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1188 ite 1 1187 1184 1183 $flatten\byte_controller.\bit_controller.$procmux$993 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1189 ite 1 257 705 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:579$538 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:579.23-579.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1190 const 613 000100000000000000
1191 ite 613 248 695 1190 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:577$536 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:577.7-577.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1192 eq 1 1057 1191 $flatten\byte_controller.\bit_controller.$procmux$1037_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1193 ite 1 1192 1189 1188 $flatten\byte_controller.\bit_controller.$procmux$995 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1194 ite 1 242 689 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:573$534 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:573.23-573.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1195 const 613 000010000000000000
1196 ite 613 236 683 1195 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:571$532 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:571.7-571.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1197 eq 1 1057 1196 $flatten\byte_controller.\bit_controller.$procmux$1039_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1198 ite 1 1197 1194 1193 $flatten\byte_controller.\bit_controller.$procmux$997 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1199 ite 1 227 674 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:567$529 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:567.23-567.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1200 const 613 000001000000000000
1201 ite 613 215 662 1200 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:564$526 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:564.7-564.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1202 eq 1 1057 1201 $flatten\byte_controller.\bit_controller.$procmux$1000_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1203 ite 1 1202 1199 1198 $flatten\byte_controller.\bit_controller.$procmux$999 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1204 ite 1 206 653 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:560$523 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:560.23-560.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1205 const 613 000000100000000000
1206 ite 613 200 647 1205 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:558$521 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:558.7-558.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1207 eq 1 1057 1206 $flatten\byte_controller.\bit_controller.$procmux$1002_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1208 ite 1 1207 1204 1203 $flatten\byte_controller.\bit_controller.$procmux$1001 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1209 ite 1 191 638 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:554$518 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:554.23-554.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1210 const 613 000000010000000000
1211 ite 613 182 629 1210 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:552$516 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:552.7-552.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1212 eq 1 1057 1211 $flatten\byte_controller.\bit_controller.$procmux$1004_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1213 ite 1 1212 1209 1208 $flatten\byte_controller.\bit_controller.$procmux$1003 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1214 ite 1 173 620 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:548$513 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:548.23-548.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1215 const 613 000000001000000000
1216 ite 613 167 614 1215 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:546$511 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:546.7-546.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1217 eq 1 1057 1216 $flatten\byte_controller.\bit_controller.$procmux$1006_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1218 ite 1 1217 1214 1213 $flatten\byte_controller.\bit_controller.$procmux$1005 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1219 ite 1 158 604 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:542$508 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:542.23-542.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1220 const 613 000000000100000000
1221 ite 613 585 1034 1220 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:539$505 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:539.7-539.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1222 eq 1 1057 1221 $flatten\byte_controller.\bit_controller.$procmux$1008_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1223 ite 1 1222 1219 1218 $flatten\byte_controller.\bit_controller.$procmux$1007 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1224 ite 1 576 1025 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:535$502 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:535.23-535.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1225 const 613 000000000010000000
1226 ite 613 570 1019 1225 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:533$500 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:533.7-533.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1227 eq 1 1057 1226 $flatten\byte_controller.\bit_controller.$procmux$1010_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1228 ite 1 1227 1224 1223 $flatten\byte_controller.\bit_controller.$procmux$1009 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1229 ite 1 558 1007 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:529$497 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:529.23-529.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1230 const 613 000000000001000000
1231 ite 613 552 1001 1230 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:527$495 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:527.7-527.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1232 eq 1 1057 1231 $flatten\byte_controller.\bit_controller.$procmux$1012_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1233 ite 1 1232 1229 1228 $flatten\byte_controller.\bit_controller.$procmux$1011 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1234 ite 1 543 992 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:523$492 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:523.23-523.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1235 const 613 000000000000100000
1236 ite 613 537 986 1235 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:521$490 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:521.7-521.63|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1237 eq 1 1057 1236 $flatten\byte_controller.\bit_controller.$procmux$1014_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1238 ite 1 1237 1234 1233 $flatten\byte_controller.\bit_controller.$procmux$1013 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1239 ite 1 525 974 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:517$487 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:517.23-517.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1240 const 613 000000000000010000
1241 ite 613 516 965 1240 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:514$484 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:514.7-514.64|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1242 eq 1 1057 1241 $flatten\byte_controller.\bit_controller.$procmux$1016_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1243 ite 1 1242 1239 1238 $flatten\byte_controller.\bit_controller.$procmux$1015 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1244 ite 1 507 956 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:510$481 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:510.23-510.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1245 const 613 000000000000001000
1246 ite 613 501 950 1245 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:508$479 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:508.7-508.64|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1247 eq 1 1057 1246 $flatten\byte_controller.\bit_controller.$procmux$1018_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1248 ite 1 1247 1244 1243 $flatten\byte_controller.\bit_controller.$procmux$1017 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1249 ite 1 489 938 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:504$476 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:504.23-504.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1250 const 613 000000000000000100
1251 ite 613 483 932 1250 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:502$474 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:502.7-502.64|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1252 eq 1 1057 1251 $flatten\byte_controller.\bit_controller.$procmux$1020_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1253 ite 1 1252 1249 1248 $flatten\byte_controller.\bit_controller.$procmux$1019 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1254 ite 1 474 923 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:498$471 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:498.23-498.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1255 const 613 000000000000000010
1256 ite 613 468 917 1255 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:496$469 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:496.7-496.64|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1257 eq 1 1057 1256 $flatten\byte_controller.\bit_controller.$procmux$1022_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1258 ite 1 1257 1254 1253 $flatten\byte_controller.\bit_controller.$procmux$1021 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1259 const 613 000000000000000001
1260 ite 613 453 902 1259 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:490$465 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:490.7-490.64|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1261 eq 1 1057 1260 $flatten\byte_controller.\bit_controller.$procmux$1024_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1262 ite 1 1261 28 1258 $flatten\byte_controller.\bit_controller.$procmux$1023 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1263 ite 613 417 866 1054 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:478$454 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:478.7-478.61|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1264 eq 1 1057 1263 $flatten\byte_controller.\bit_controller.$procmux$1026_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1265 ite 1 1264 28 1262 $flatten\byte_controller.\bit_controller.$procmux$1025 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1266 ite 1 1063 1265 28 $flatten\byte_controller.\bit_controller.$procmux$1027 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.8-477.14|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.5-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1267 ite 1 299 748 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:473$451 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:473.19-473.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1268 or 1 11 93 $flatten\byte_controller.\bit_controller.$or$i2c_master_bit_ctrl_kgoliya_buggy1.v:470$448 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:470.15-470.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1269 ite 1 1268 1267 1266 $flatten\byte_controller.\bit_controller.$procmux$1030 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:470.15-470.23|i2c_master_bit_ctrl_kgoliya_buggy1.v:470.12-597.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1270 ite 1 2 1269 26 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1197
1271 next 1 27 1270 $flatten\byte_controller.\bit_controller.$procdff$1159 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:464.3-597.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1272 ite 1 1182 115 42 $flatten\byte_controller.\bit_controller.$procmux$950 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1273 ite 1 1187 115 1272 $flatten\byte_controller.\bit_controller.$procmux$952 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1274 ite 1 1192 115 1273 $flatten\byte_controller.\bit_controller.$procmux$954 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1275 ite 1 1197 115 1274 $flatten\byte_controller.\bit_controller.$procmux$956 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1276 ite 1 230 677 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:568$530 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:568.23-568.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1277 ite 1 1202 1276 1275 $flatten\byte_controller.\bit_controller.$procmux$958 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1278 ite 1 209 656 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:561$524 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:561.23-561.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1279 ite 1 1207 1278 1277 $flatten\byte_controller.\bit_controller.$procmux$960 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1280 ite 1 194 641 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:555$519 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:555.23-555.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1281 ite 1 1212 1280 1279 $flatten\byte_controller.\bit_controller.$procmux$962 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1282 ite 1 176 623 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:549$514 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:549.23-549.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1283 ite 1 1217 1282 1281 $flatten\byte_controller.\bit_controller.$procmux$964 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1284 ite 1 161 607 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:543$509 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:543.23-543.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1285 ite 1 1222 1284 1283 $flatten\byte_controller.\bit_controller.$procmux$966 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1286 ite 1 579 1028 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:536$503 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:536.23-536.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1287 ite 1 1227 1286 1285 $flatten\byte_controller.\bit_controller.$procmux$968 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1288 ite 1 564 1013 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:530$498 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:530.23-530.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1289 ite 1 1232 1288 1287 $flatten\byte_controller.\bit_controller.$procmux$970 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1290 ite 1 546 995 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:524$493 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:524.23-524.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1291 ite 1 1237 1290 1289 $flatten\byte_controller.\bit_controller.$procmux$972 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1292 ite 1 531 980 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:518$488 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:518.23-518.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1293 ite 1 1242 1292 1291 $flatten\byte_controller.\bit_controller.$procmux$974 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1294 ite 1 510 959 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:511$482 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:511.23-511.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1295 ite 1 1247 1294 1293 $flatten\byte_controller.\bit_controller.$procmux$976 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1296 ite 1 492 941 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:505$477 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:505.23-505.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1297 ite 1 1252 1296 1295 $flatten\byte_controller.\bit_controller.$procmux$978 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1298 ite 1 477 926 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:499$472 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:499.23-499.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1299 ite 1 1257 1298 1297 $flatten\byte_controller.\bit_controller.$procmux$980 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1300 ite 1 459 908 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:493$467 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:493.23-493.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1301 ite 1 1261 1300 1299 $flatten\byte_controller.\bit_controller.$procmux$982 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1302 ite 1 1264 42 1301 $flatten\byte_controller.\bit_controller.$procmux$984 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1303 ite 1 1063 1302 42 $flatten\byte_controller.\bit_controller.$procmux$986 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.8-477.14|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.5-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1304 ite 1 302 751 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:474$452 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:474.19-474.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1305 ite 1 1268 1304 1303 $flatten\byte_controller.\bit_controller.$procmux$989 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:470.15-470.23|i2c_master_bit_ctrl_kgoliya_buggy1.v:470.12-597.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1306 ite 1 2 1305 40 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1201
1307 next 1 41 1306 $flatten\byte_controller.\bit_controller.$procdff$1160 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:464.3-597.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1308 and 1 8 12 $and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:159$554 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:159.19-159.38
1309 not 1 44 $not$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:159$555 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:159.41-159.50
1310 and 1 1308 1309 $and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:159$556 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:159.19-159.50
1311 next 1 44 1310 $procdff$1157 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:158.2-159.51
1312 input 9
1313 eq 1 6 1087 $procmux$851_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:164.4-173.11
1314 ite 9 1313 51 1312
1315 const 5 110
1316 eq 1 6 1315 $procmux$852_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:164.4-173.11
1317 ite 9 1316 53 1314
1318 const 5 101
1319 eq 1 6 1318 $procmux$853_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:164.4-173.11
1320 ite 9 1319 108 1317
1321 const 5 100
1322 eq 1 6 1321 $eq$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:208$562 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:208.25-208.43
1323 ite 9 1322 1170 1320
1324 const 600 11
1325 uext 5 1324 1
1326 eq 1 6 1325 $procmux$844_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:192.8-198.15
1327 ite 9 1326 61 1323
1328 const 600 10
1329 uext 5 1328 1
1330 eq 1 6 1329 $procmux$837_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:192.8-198.15
1331 ite 9 1330 103 1327
1332 slice 9 136 15 8
1333 uext 5 21 2
1334 eq 1 6 1333 $procmux$819_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:192.8-198.15
1335 ite 9 1334 1332 1331
1336 slice 9 136 7 0
1337 redor 1 6
1338 not 1 1337 $procmux$829_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:192.8-198.15
1339 ite 9 1338 1336 1335 $procmux$850 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:164.4-173.11
1340 next 9 46 1339 $procdff$1156 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:162.2-174.5
1341 and 1 1152 1149 $logic_and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:290$577 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:290.22-290.37
1342 ite 1 11 14 1341 $procmux$768 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:287.13-287.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:287.9-290.38
1343 ite 1 2 1342 14 $auto$ff.cc:521:unmap_srst$1348
1344 next 1 48 1343 $procdff$1147 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:284.2-290.38
1345 slice 1 10 0 0
1346 and 1 104 1322 $and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:208$563 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:208.14-208.44
1347 ite 1 1346 1345 1147 $procmux$809 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:208.14-208.44|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:208.10-209.30
1348 ite 1 1176 1347 14 $procmux$811 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:206.13-206.20|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:206.9-218.9
1349 ite 1 11 14 1348 $procmux$814 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:204.13-204.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:204.9-218.9
1350 slice 600 53 2 1
1351 slice 600 10 2 1
1352 ite 600 1346 1351 1350 $procmux$801 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:208.14-208.44|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:208.10-209.30
1353 ite 600 1176 1352 1045 $procmux$803 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:206.13-206.20|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:206.9-218.9
1354 ite 600 11 1045 1353 $procmux$806 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:204.13-204.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:204.9-218.9
1355 slice 1 10 3 3
1356 ite 1 1346 1355 147 $procmux$793 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:208.14-208.44|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:208.10-209.30
1357 ite 1 1176 1356 147 $procmux$795 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:206.13-206.20|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:206.9-218.9
1358 ite 1 11 14 1357 $procmux$798 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:204.13-204.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:204.9-218.9
1359 slice 119 53 7 4
1360 or 1 98 93 $or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:213$564 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:213.14-213.27
1361 ite 119 1360 120 1359 $procmux$782 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:213.14-213.27|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:213.10-214.31
1362 slice 119 10 7 4
1363 ite 119 1346 1362 1359 $procmux$785 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:208.14-208.44|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:208.10-209.30
1364 ite 119 1176 1363 1361 $procmux$787 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:206.13-206.20|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:206.9-218.9
1365 ite 119 11 120 1364 $procmux$790 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:204.13-204.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:204.9-218.9
1366 concat 5 1354 1349
1367 concat 119 1358 1366
1368 concat 9 1365 1367
1369 ite 9 2 1368 51 $auto$ff.cc:521:unmap_srst$1338
1370 next 9 52 1369 $procdff$1152 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:201.2-218.9
1371 slice 1168 61 6 0
1372 concat 9 1371 117
1373 ite 9 64 1372 61 $flatten\byte_controller.$procmux$759 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:180.9-181.35|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:180.13-180.18
1374 ite 9 77 108 1373 $flatten\byte_controller.$procmux$762 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:178.9-181.35|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:178.13-178.15
1375 ite 9 11 51 1374 $flatten\byte_controller.$procmux$765 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:176.9-181.35|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:176.13-176.16
1376 ite 9 2 1375 51 $auto$ff.cc:521:unmap_srst$1330
1377 next 9 60 1376 $flatten\byte_controller.$procdff$1146 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:173.2-181.35
1378 ite 1 130 21 14 $flatten\byte_controller.$procmux$612 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:259.12-273.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:259.16-259.24
1379 uext 139 1328 3
1380 eq 1 142 1379 $flatten\byte_controller.$procmux$628_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
1381 ite 1 1380 1378 14
1382 redor 1 112 $flatten\byte_controller.$reduce_or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:194$587 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:194.22-194.27
1383 ite 1 1382 21 14 $flatten\byte_controller.$procmux$630 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:277.14-287.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:277.18-277.26
1384 ite 1 130 1383 14 $flatten\byte_controller.$procmux$632 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:276.12-287.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:276.16-276.24
1385 uext 139 1321 2
1386 eq 1 142 1385 $flatten\byte_controller.$procmux$634_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
1387 ite 1 1386 1384 1381 $flatten\byte_controller.$procmux$627 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
1388 or 1 11 93 $flatten\byte_controller.$or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212$591 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
1389 ite 1 1388 14 1387 $flatten\byte_controller.$procmux$636 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.9-343.7|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
1390 ite 1 2 1389 14 $auto$ff.cc:521:unmap_srst$1324
1391 next 1 63 1390 $flatten\byte_controller.$procdff$1143 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:201.2-343.7
1392 uext 139 21 4
1393 eq 1 142 1392 $flatten\byte_controller.$procmux$615_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
1394 ite 1 1393 1378 14
1395 ite 1 100 21 14 $flatten\byte_controller.$procmux$616 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:232.12-256.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:232.16-232.18
1396 redor 1 142
1397 not 1 1396 $flatten\byte_controller.$procmux$618_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
1398 ite 1 1397 1395 1394 $flatten\byte_controller.$procmux$614 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
1399 ite 1 1388 14 1398 $flatten\byte_controller.$procmux$620 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.9-343.7|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
1400 ite 1 2 1399 14 $auto$ff.cc:521:unmap_srst$1326
1401 next 1 76 1400 $flatten\byte_controller.$procdff$1144 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:201.2-343.7
1402 or 1 1131 85 $flatten\byte_controller.\bit_controller.$or$i2c_master_bit_ctrl_kgoliya_buggy1.v:429$417 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:429.20-429.40|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1403 not 1 1135 $flatten\byte_controller.\bit_controller.$not$i2c_master_bit_ctrl_kgoliya_buggy1.v:429$418 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:429.44-429.58|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1404 and 1 1402 1403 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:429$419 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:429.19-429.58|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1405 ite 1 397 846 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:428$416 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:428.27-428.81|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1406 ite 1 11 1405 1404 $flatten\byte_controller.\bit_controller.$procmux$1084 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:428.11-428.14|i2c_master_bit_ctrl_kgoliya_buggy1.v:428.8-429.59|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1407 ite 1 2 1406 83 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1221
1408 next 1 84 1407 $flatten\byte_controller.\bit_controller.$procdff$1166 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:427.3-429.59|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1409 not 1 1109 $flatten\byte_controller.\bit_controller.$not$i2c_master_bit_ctrl_kgoliya_buggy1.v:422$407 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:422.25-422.30|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1410 and 1 1120 1409 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:440$431 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:440.17-440.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1411 and 1 1410 42 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:440$432 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:440.17-440.42|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1412 redor 1 1057 $flatten\byte_controller.\bit_controller.$reduce_or$i2c_master_bit_ctrl_kgoliya_buggy1.v:440$433 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:440.45-440.53|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1413 and 1 1412 1135 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:440$434 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:440.45-440.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1414 not 1 1069 $flatten\byte_controller.\bit_controller.$not$i2c_master_bit_ctrl_kgoliya_buggy1.v:440$435 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:440.72-440.81|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1415 and 1 1413 1414 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:440$436 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:440.45-440.81|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1416 or 1 1411 1415 $flatten\byte_controller.\bit_controller.$or$i2c_master_bit_ctrl_kgoliya_buggy1.v:440$437 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:440.17-440.81|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1417 ite 1 413 862 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:439$429 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:439.25-439.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1418 ite 1 11 1417 1416 $flatten\byte_controller.\bit_controller.$procmux$1076 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:439.11-439.14|i2c_master_bit_ctrl_kgoliya_buggy1.v:439.8-440.82|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1419 ite 1 2 1418 91 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1213
1420 next 1 92 1419 $flatten\byte_controller.\bit_controller.$procdff$1164 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:438.3-440.82|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1421 const 139 10000
1422 eq 1 142 1421 $flatten\byte_controller.$procmux$596_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
1423 ite 1 1422 1378 14
1424 ite 1 56 14 21 $flatten\byte_controller.$procmux$599 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:310.17-322.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:310.21-310.25
1425 ite 1 130 1424 14 $flatten\byte_controller.$procmux$601 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.12-330.37|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.16-308.24
1426 const 119 1000
1427 uext 139 1426 1
1428 eq 1 142 1427 $flatten\byte_controller.$procmux$603_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
1429 ite 1 1428 1425 1423 $flatten\byte_controller.$procmux$595 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
1430 ite 1 1388 14 1429 $flatten\byte_controller.$procmux$605 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.9-343.7|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
1431 ite 1 2 1430 14 $auto$ff.cc:521:unmap_srst$1314
1432 next 1 97 1431 $flatten\byte_controller.$procdff$1138 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:201.2-343.7
1433 ite 9 1330 10 103 $procmux$836 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:192.8-198.15
1434 ite 9 1176 1433 103 $procmux$838 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:191.10-191.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:191.6-198.15
1435 ite 9 11 51 1434 $procmux$841 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:184.13-184.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:184.9-198.15
1436 ite 9 2 1435 51 $auto$ff.cc:521:unmap_srst$1334
1437 next 9 102 1436 $procdff$1154 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:177.2-198.15
1438 ite 9 1326 10 108 $procmux$843 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:192.8-198.15
1439 ite 9 1176 1438 108 $procmux$845 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:191.10-191.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:191.6-198.15
1440 ite 9 11 51 1439 $procmux$848 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:184.13-184.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:184.9-198.15
1441 ite 9 2 1440 51 $auto$ff.cc:521:unmap_srst$1332
1442 next 9 107 1441 $procdff$1155 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:177.2-198.15
1443 uext 5 21 2
1444 sub 5 112 1443 $flatten\byte_controller.$sub$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:192$586 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:192.17-192.28
1445 ite 5 64 1444 112 $flatten\byte_controller.$procmux$751 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:191.9-192.29|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:191.13-191.18
1446 ite 5 77 1087 1445 $flatten\byte_controller.$procmux$754 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:189.9-192.29|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:189.13-189.15
1447 ite 5 11 110 1446 $flatten\byte_controller.$procmux$757 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:187.9-192.29|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:187.13-187.16
1448 ite 5 2 1447 110 $auto$ff.cc:521:unmap_srst$1328
1449 next 5 111 1448 $flatten\byte_controller.$procdff$1145 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:184.2-192.29
1450 slice 1 61 7 7
1451 ite 1 130 21 147 $flatten\byte_controller.$procmux$641 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.12-330.37|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.16-308.24
1452 ite 1 1428 1451 1450
1453 ite 1 130 147 1450 $flatten\byte_controller.$procmux$645 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:290.12-305.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:290.16-290.24
1454 ite 1 1380 1453 1452 $flatten\byte_controller.$procmux$643 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
1455 ite 1 1388 14 1454 $flatten\byte_controller.$procmux$649 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.9-343.7|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
1456 ite 1 2 1455 14 $auto$ff.cc:521:unmap_srst$1322
1457 next 1 114 1456 $flatten\byte_controller.$procdff$1142 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:201.2-343.7
1458 not 1 1078 $flatten\byte_controller.\bit_controller.$not$i2c_master_bit_ctrl_kgoliya_buggy1.v:443$439 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:443.35-443.40|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1459 and 1 1105 1458 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:443$440 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:443.28-443.40|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1460 ite 1 1459 1109 117 $flatten\byte_controller.\bit_controller.$procmux$1073 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:443.28-443.40|i2c_master_bit_ctrl_kgoliya_buggy1.v:443.25-443.58|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1461 next 1 117 1460 $flatten\byte_controller.\bit_controller.$procdff$1163 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:443.3-443.58|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1462 ite 119 130 120 122 $flatten\byte_controller.$procmux$652 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:333.12-340.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:333.16-333.24
1463 ite 119 1422 1462 122
1464 ite 600 56 1328 1045 $flatten\byte_controller.$procmux$658 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:310.17-322.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:310.21-310.25
1465 concat 119 1045 1464
1466 ite 119 130 1465 122 $flatten\byte_controller.$procmux$660 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.12-330.37|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.16-308.24
1467 ite 119 1428 1466 1463
1468 const 119 0100
1469 ite 119 1382 1426 1468 $flatten\byte_controller.$procmux$664 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:292.18-301.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:292.22-292.30
1470 ite 119 130 1469 122 $flatten\byte_controller.$procmux$666 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:290.12-305.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:290.16-290.24
1471 ite 119 1380 1470 1467
1472 ite 119 1382 1468 1426 $flatten\byte_controller.$procmux$670 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:277.14-287.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:277.18-277.26
1473 ite 119 130 1472 122 $flatten\byte_controller.$procmux$672 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:276.12-287.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:276.16-276.24
1474 ite 119 1386 1473 1471
1475 ite 119 73 1426 1468 $flatten\byte_controller.$procmux$676 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:261.18-270.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:261.22-261.26
1476 ite 119 130 1475 122 $flatten\byte_controller.$procmux$678 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:259.12-273.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:259.16-259.24
1477 ite 119 1393 1476 1474
1478 const 5 010
1479 ite 5 54 1321 1478 $flatten\byte_controller.$procmux$682 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:244.23-253.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:244.27-244.32
1480 concat 119 14 1479
1481 ite 119 73 1426 1480 $flatten\byte_controller.$procmux$685 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:239.23-253.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:239.27-239.31
1482 const 119 0001
1483 ite 119 58 1482 1481 $flatten\byte_controller.$procmux$688 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:234.18-253.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:234.22-234.27
1484 ite 119 100 1483 122 $flatten\byte_controller.$procmux$690 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:232.12-256.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:232.16-232.18
1485 ite 119 1397 1484 1477 $flatten\byte_controller.$procmux$654 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
1486 ite 119 1388 120 1485 $flatten\byte_controller.$procmux$694 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.9-343.7|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
1487 ite 119 2 1486 120 $auto$ff.cc:521:unmap_srst$1320
1488 next 119 121 1487 $flatten\byte_controller.$procdff$1141 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:201.2-343.7
1489 ite 1 281 729 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:591$546 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:591.23-591.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1490 ite 1 1182 1489 130 $flatten\byte_controller.\bit_controller.$procmux$1032 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1491 ite 1 1187 130 1490 $flatten\byte_controller.\bit_controller.$procmux$1034 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1492 ite 1 1192 130 1491 $flatten\byte_controller.\bit_controller.$procmux$1036 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1493 ite 1 1197 130 1492 $flatten\byte_controller.\bit_controller.$procmux$1038 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1494 ite 1 224 671 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:566$528 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:566.23-566.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1495 ite 1 1202 1494 1493 $flatten\byte_controller.\bit_controller.$procmux$1040 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1496 ite 1 1207 130 1495 $flatten\byte_controller.\bit_controller.$procmux$1042 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1497 ite 1 1212 130 1496 $flatten\byte_controller.\bit_controller.$procmux$1044 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1498 ite 1 1217 130 1497 $flatten\byte_controller.\bit_controller.$procmux$1046 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1499 ite 1 591 1040 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:541$507 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:541.23-541.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1500 ite 1 1222 1499 1498 $flatten\byte_controller.\bit_controller.$procmux$1048 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1501 ite 1 1227 130 1500 $flatten\byte_controller.\bit_controller.$procmux$1050 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1502 ite 1 1232 130 1501 $flatten\byte_controller.\bit_controller.$procmux$1052 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1503 ite 1 1237 130 1502 $flatten\byte_controller.\bit_controller.$procmux$1054 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1504 ite 1 522 971 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:516$486 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:516.23-516.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1505 ite 1 1242 1504 1503 $flatten\byte_controller.\bit_controller.$procmux$1056 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1506 ite 1 1247 130 1505 $flatten\byte_controller.\bit_controller.$procmux$1058 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1507 ite 1 1252 130 1506 $flatten\byte_controller.\bit_controller.$procmux$1060 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1508 ite 1 1257 130 1507 $flatten\byte_controller.\bit_controller.$procmux$1062 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1509 ite 1 1261 130 1508 $flatten\byte_controller.\bit_controller.$procmux$1064 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1510 ite 1 1264 130 1509 $flatten\byte_controller.\bit_controller.$procmux$1066 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1511 ite 1 1063 1510 130 $flatten\byte_controller.\bit_controller.$procmux$1068 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.8-477.14|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.5-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1512 ite 1 296 745 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:472$450 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:472.19-472.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1513 ite 1 1268 1512 1511 $flatten\byte_controller.\bit_controller.$procmux$1071 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:470.15-470.23|i2c_master_bit_ctrl_kgoliya_buggy1.v:470.12-597.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1514 ite 1 2 1513 128 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1193
1515 next 1 129 1514 $flatten\byte_controller.\bit_controller.$procdff$1158 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:464.3-597.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1516 ite 9 1338 10 1336 $procmux$828 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:192.8-198.15
1517 ite 9 1176 1516 1336 $procmux$830 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:191.10-191.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:191.6-198.15
1518 const 9 11111111
1519 ite 9 11 1518 1517 $procmux$833 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:184.13-184.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:184.9-198.15
1520 ite 9 1334 10 1332 $procmux$818 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:192.8-198.15
1521 ite 9 1176 1520 1332 $procmux$820 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:191.10-191.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:191.6-198.15
1522 ite 9 11 1518 1521 $procmux$823 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:184.13-184.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:184.9-198.15
1523 concat 133 1522 1519
1524 ite 133 2 1523 134 $auto$ff.cc:521:unmap_srst$1336
1525 next 133 135 1524 $procdff$1153 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:177.2-198.15
1526 ite 139 130 140 142 $flatten\byte_controller.$procmux$707 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:333.12-340.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:333.16-333.24
1527 ite 139 1422 1526 142
1528 ite 139 56 1421 140 $flatten\byte_controller.$procmux$713 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:310.17-322.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:310.21-310.25
1529 ite 139 130 1528 142 $flatten\byte_controller.$procmux$715 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.12-330.37|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.16-308.24
1530 ite 139 1428 1529 1527
1531 const 119 0010
1532 ite 119 1382 1531 1426 $flatten\byte_controller.$procmux$719 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:292.18-301.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:292.22-292.30
1533 concat 139 14 1532
1534 ite 139 130 1533 142 $flatten\byte_controller.$procmux$721 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:290.12-305.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:290.16-290.24
1535 ite 139 1380 1534 1530
1536 concat 139 14 1472
1537 ite 139 130 1536 142 $flatten\byte_controller.$procmux$727 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:276.12-287.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:276.16-276.24
1538 ite 139 1386 1537 1535
1539 ite 5 73 1478 1321 $flatten\byte_controller.$procmux$731 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:261.18-270.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:261.22-261.26
1540 concat 139 1045 1539
1541 ite 139 130 1540 142 $flatten\byte_controller.$procmux$733 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:259.12-273.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:259.16-259.24
1542 ite 139 1393 1541 1538
1543 const 139 00100
1544 ite 139 54 1543 1421 $flatten\byte_controller.$procmux$737 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:244.23-253.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:244.27-244.32
1545 const 139 00010
1546 ite 139 73 1545 1544 $flatten\byte_controller.$procmux$740 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:239.23-253.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:239.27-239.31
1547 const 139 00001
1548 ite 139 58 1547 1546 $flatten\byte_controller.$procmux$743 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:234.18-253.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:234.22-234.27
1549 ite 139 100 1548 142 $flatten\byte_controller.$procmux$745 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:232.12-256.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:232.16-232.18
1550 ite 139 1397 1549 1542 $flatten\byte_controller.$procmux$709 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
1551 ite 139 1388 140 1550 $flatten\byte_controller.$procmux$749 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.9-343.7|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
1552 ite 139 2 1551 140 $auto$ff.cc:521:unmap_srst$1316
1553 next 139 141 1552 $flatten\byte_controller.$procdff$1139 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:201.2-343.7
1554 ite 1 130 117 145 $flatten\byte_controller.$procmux$699 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.12-330.37|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.16-308.24
1555 ite 1 1428 1554 145 $flatten\byte_controller.$procmux$701 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
1556 ite 1 1388 14 1555 $flatten\byte_controller.$procmux$704 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.9-343.7|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
1557 ite 1 2 1556 14 $auto$ff.cc:521:unmap_srst$1318
1558 next 1 144 1557 $flatten\byte_controller.$procdff$1140 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:201.2-343.7
1559 uext 735 1048 30
1560 const 735 00000000000000000000000000000000
1561 ite 735 495 944 1560 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:372$342 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:372.20-372.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1562 srl 735 1559 1561
1563 neg 735 1561
1564 sll 735 1559 1563
1565 slt 1 1561 1560
1566 ite 735 1565 1564 1562 $flatten\byte_controller.\bit_controller.$shiftx$i2c_master_bit_ctrl_kgoliya_buggy1.v:0$343 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1567 slice 1 1566 0 0
1568 concat 600 1567 3
1569 ite 600 561 1010 1045 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:369$340 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:369.16-369.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1570 ite 600 11 1569 1568 $flatten\byte_controller.\bit_controller.$procmux$1124 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:368.15-368.18|i2c_master_bit_ctrl_kgoliya_buggy1.v:368.12-374.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1571 ite 600 2 1570 1046 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1261
1572 next 600 1047 1571 $flatten\byte_controller.\bit_controller.$procdff$1176 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:365.3-374.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1573 uext 735 1052 30
1574 ite 735 528 977 1560 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:373$344 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:373.20-373.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1575 srl 735 1573 1574
1576 neg 735 1574
1577 sll 735 1573 1576
1578 slt 1 1574 1560
1579 ite 735 1578 1577 1575 $flatten\byte_controller.\bit_controller.$shiftx$i2c_master_bit_ctrl_kgoliya_buggy1.v:0$345 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1580 slice 1 1579 0 0
1581 concat 600 1580 4
1582 ite 600 155 601 1045 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:370$341 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:370.16-370.71|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1583 ite 600 11 1582 1581 $flatten\byte_controller.\bit_controller.$procmux$1121 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:368.15-368.18|i2c_master_bit_ctrl_kgoliya_buggy1.v:368.12-374.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1584 ite 600 2 1583 1050 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1265
1585 next 600 1051 1584 $flatten\byte_controller.\bit_controller.$procdff$1177 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:365.3-374.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1586 ite 613 278 726 1054 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:590$545 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:590.23-590.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1587 ite 613 1182 1586 1057 $flatten\byte_controller.\bit_controller.$procmux$859 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1588 ite 613 266 714 1180 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:584$541 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:584.23-584.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1589 ite 613 1187 1588 1587 $flatten\byte_controller.\bit_controller.$procmux$861 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1590 ite 613 251 698 1185 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:578$537 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:578.23-578.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1591 ite 613 1192 1590 1589 $flatten\byte_controller.\bit_controller.$procmux$863 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1592 ite 613 239 686 1190 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:572$533 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:572.23-572.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1593 ite 613 1197 1592 1591 $flatten\byte_controller.\bit_controller.$procmux$865 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1594 ite 613 218 665 1054 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:565$527 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:565.23-565.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1595 ite 613 1202 1594 1593 $flatten\byte_controller.\bit_controller.$procmux$867 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1596 ite 613 203 650 1200 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:559$522 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:559.23-559.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1597 ite 613 1207 1596 1595 $flatten\byte_controller.\bit_controller.$procmux$869 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1598 ite 613 185 632 1205 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:553$517 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:553.23-553.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1599 ite 613 1212 1598 1597 $flatten\byte_controller.\bit_controller.$procmux$871 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1600 ite 613 170 617 1210 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:547$512 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:547.23-547.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1601 ite 613 1217 1600 1599 $flatten\byte_controller.\bit_controller.$procmux$873 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1602 ite 613 588 1037 1054 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:540$506 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:540.23-540.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1603 ite 613 1222 1602 1601 $flatten\byte_controller.\bit_controller.$procmux$875 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1604 ite 613 573 1022 1220 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:534$501 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:534.23-534.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1605 ite 613 1227 1604 1603 $flatten\byte_controller.\bit_controller.$procmux$877 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1606 ite 613 555 1004 1225 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:528$496 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:528.23-528.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1607 ite 613 1232 1606 1605 $flatten\byte_controller.\bit_controller.$procmux$879 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1608 ite 613 540 989 1230 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:522$491 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:522.23-522.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1609 ite 613 1237 1608 1607 $flatten\byte_controller.\bit_controller.$procmux$881 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1610 ite 613 519 968 1054 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:515$485 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:515.23-515.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1611 ite 613 1242 1610 1609 $flatten\byte_controller.\bit_controller.$procmux$883 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1612 ite 613 504 953 1240 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:509$480 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:509.23-509.80|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1613 ite 613 1247 1612 1611 $flatten\byte_controller.\bit_controller.$procmux$885 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1614 ite 613 486 935 1245 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:503$475 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:503.23-503.80|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1615 ite 613 1252 1614 1613 $flatten\byte_controller.\bit_controller.$procmux$887 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1616 ite 613 471 920 1250 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:497$470 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:497.23-497.80|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1617 ite 613 1257 1616 1615 $flatten\byte_controller.\bit_controller.$procmux$889 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1618 ite 613 456 905 1255 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:491$466 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:491.23-491.80|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1619 ite 613 1261 1618 1617 $flatten\byte_controller.\bit_controller.$procmux$891 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1620 ite 613 447 896 1054 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:484$463 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:484.34-484.88|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1621 ite 613 444 893 1215 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:483$462 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:483.84-483.138|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1622 ite 119 441 890 1426 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:483$461 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:483.11-483.68|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1623 eq 1 122 1622 $flatten\byte_controller.\bit_controller.$procmux$895_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:479.9-485.16|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1624 ite 613 1623 1621 1620 $flatten\byte_controller.\bit_controller.$procmux$894 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:479.9-485.16|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1625 ite 613 438 887 1195 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:482$460 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:482.84-482.138|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1626 ite 119 435 884 1468 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:482$459 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:482.11-482.68|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1627 eq 1 122 1626 $flatten\byte_controller.\bit_controller.$procmux$897_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:479.9-485.16|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1628 ite 613 1627 1625 1624 $flatten\byte_controller.\bit_controller.$procmux$896 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:479.9-485.16|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1629 ite 613 432 881 1235 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:481$458 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:481.84-481.140|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1630 ite 119 426 875 1531 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:481$457 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:481.11-481.68|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1631 eq 1 122 1630 $flatten\byte_controller.\bit_controller.$procmux$899_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:479.9-485.16|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1632 ite 613 1631 1629 1628 $flatten\byte_controller.\bit_controller.$procmux$898 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:479.9-485.16|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1633 ite 613 423 872 1259 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:480$456 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:480.84-480.141|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1634 ite 119 420 869 1482 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:480$455 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:480.11-480.68|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1635 eq 1 122 1634 $flatten\byte_controller.\bit_controller.$procmux$901_CMP0 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:479.9-485.16|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1636 ite 613 1635 1633 1632 $flatten\byte_controller.\bit_controller.$procmux$900 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:479.9-485.16|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1637 ite 613 1264 1636 1619 $flatten\byte_controller.\bit_controller.$procmux$902 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1638 ite 613 1063 1637 1057 $flatten\byte_controller.\bit_controller.$procmux$904 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.8-477.14|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.5-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1639 ite 613 293 742 1054 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:471$449 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:471.19-471.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1640 ite 613 1268 1639 1638 $flatten\byte_controller.\bit_controller.$procmux$907 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:470.15-470.23|i2c_master_bit_ctrl_kgoliya_buggy1.v:470.12-597.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1641 ite 613 2 1640 1055 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1209
1642 next 613 1056 1641 $flatten\byte_controller.\bit_controller.$procdff$1162 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:464.3-597.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1643 ite 1 334 783 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:361$335 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:361.18-361.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1644 ite 1 367 816 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:358$332 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:358.18-358.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1645 ite 1 1127 1644 1643 $flatten\byte_controller.\bit_controller.$procmux$1127 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:356.15-356.25|i2c_master_bit_ctrl_kgoliya_buggy1.v:356.12-362.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1646 ite 1 400 849 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:355$331 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:355.18-355.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1647 redor 1 1074 $flatten\byte_controller.\bit_controller.$reduce_or$i2c_master_bit_ctrl_kgoliya_buggy1.v:353$325 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:353.22-353.27|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1648 not 1 1647 $flatten\byte_controller.\bit_controller.$logic_not$i2c_master_bit_ctrl_kgoliya_buggy1.v:353$326 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:353.22-353.27|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1649 or 1 11 1648 $flatten\byte_controller.\bit_controller.$logic_or$i2c_master_bit_ctrl_kgoliya_buggy1.v:353$327 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:353.15-353.27|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1650 not 1 104 $flatten\byte_controller.\bit_controller.$logic_not$i2c_master_bit_ctrl_kgoliya_buggy1.v:353$328 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:353.31-353.35|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1651 or 1 1649 1650 $flatten\byte_controller.\bit_controller.$logic_or$i2c_master_bit_ctrl_kgoliya_buggy1.v:353$329 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:353.15-353.35|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1652 or 1 1651 1116 $flatten\byte_controller.\bit_controller.$logic_or$i2c_master_bit_ctrl_kgoliya_buggy1.v:353$330 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:353.15-353.47|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1653 ite 1 1652 1646 1645 $flatten\byte_controller.\bit_controller.$procmux$1130 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:353.15-353.47|i2c_master_bit_ctrl_kgoliya_buggy1.v:353.12-362.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1654 ite 1 2 1653 1061 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1269
1655 next 1 1062 1654 $flatten\byte_controller.\bit_controller.$procdff$1178 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:350.3-362.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1656 ite 119 404 853 1531 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:435$424 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:435.42-435.99|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1657 eq 1 122 1656 $flatten\byte_controller.\bit_controller.$eq$i2c_master_bit_ctrl_kgoliya_buggy1.v:435$425 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:435.34-435.100|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1658 ite 1 1063 1657 1069 $flatten\byte_controller.\bit_controller.$procmux$1078 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:435.11-435.17|i2c_master_bit_ctrl_kgoliya_buggy1.v:435.8-435.101|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1659 ite 1 407 856 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:434$423 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:434.31-434.85|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1660 ite 1 11 1659 1658 $flatten\byte_controller.\bit_controller.$procmux$1081 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:434.11-434.14|i2c_master_bit_ctrl_kgoliya_buggy1.v:434.8-435.101|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1661 ite 1 2 1660 1067 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1217
1662 next 1 1068 1661 $flatten\byte_controller.\bit_controller.$procdff$1165 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:433.3-435.101|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1663 const 133 0000000000000001
1664 ite 133 152 597 1663 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:360$333 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:360.22-360.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1665 sub 133 1074 1664 $flatten\byte_controller.\bit_controller.$sub$i2c_master_bit_ctrl_kgoliya_buggy1.v:360$334 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:360.15-360.76|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1666 ite 133 1127 1074 1665 $flatten\byte_controller.\bit_controller.$procmux$1133 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:356.15-356.25|i2c_master_bit_ctrl_kgoliya_buggy1.v:356.12-362.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1667 ite 133 1652 136 1666 $flatten\byte_controller.\bit_controller.$procmux$1136 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:353.15-353.47|i2c_master_bit_ctrl_kgoliya_buggy1.v:353.12-362.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1668 ite 133 2 1667 1072 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1273
1669 next 133 1073 1668 $flatten\byte_controller.\bit_controller.$procdff$1179 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:350.3-362.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1670 ite 1 364 813 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:403$381 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:403.16-403.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1671 ite 1 11 1670 1105 $flatten\byte_controller.\bit_controller.$procmux$1096 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:400.15-400.18|i2c_master_bit_ctrl_kgoliya_buggy1.v:400.12-410.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1672 ite 1 2 1671 1076 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1241
1673 next 1 1077 1672 $flatten\byte_controller.\bit_controller.$procdff$1171 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:395.3-410.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1674 ite 1 370 819 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:404$382 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:404.16-404.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1675 ite 1 11 1674 1109 $flatten\byte_controller.\bit_controller.$procmux$1093 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:400.15-400.18|i2c_master_bit_ctrl_kgoliya_buggy1.v:400.12-410.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1676 ite 1 2 1675 1080 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1245
1677 next 1 1081 1676 $flatten\byte_controller.\bit_controller.$procdff$1172 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:395.3-410.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1678 next 1 1085 28 $flatten\byte_controller.\bit_controller.$procdff$1181 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:342.3-342.48|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1679 sort bitvec 15
1680 uext 1679 1048 13
1681 const 701 00000000000001
1682 ite 701 325 774 1681 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:390$368 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:390.31-390.82|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1683 concat 1679 14 1682
1684 srl 1679 1680 1683
1685 neg 1679 1683
1686 sll 1679 1680 1685
1687 const 1679 000000000000000
1688 slt 1 1683 1687
1689 ite 1679 1688 1686 1684 $flatten\byte_controller.\bit_controller.$shiftx$i2c_master_bit_ctrl_kgoliya_buggy1.v:0$369 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1690 slice 1 1689 0 0
1691 slice 600 1090 1 0
1692 concat 5 1691 1690
1693 redor 1 1099 $flatten\byte_controller.\bit_controller.$reduce_or$i2c_master_bit_ctrl_kgoliya_buggy1.v:379$352 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:379.11-379.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1694 ite 5 1693 1090 1692 $flatten\byte_controller.\bit_controller.$procmux$1109 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:389.15-389.27|i2c_master_bit_ctrl_kgoliya_buggy1.v:389.12-392.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1695 ite 5 331 780 1087 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:387$363 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:387.13-387.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1696 ite 5 11 1695 1694 $flatten\byte_controller.\bit_controller.$procmux$1112 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:386.15-386.18|i2c_master_bit_ctrl_kgoliya_buggy1.v:386.12-392.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1697 ite 5 2 1696 1088 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1249
1698 next 5 1089 1697 $flatten\byte_controller.\bit_controller.$procdff$1173 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:383.3-392.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1699 uext 1679 1052 13
1700 ite 701 328 777 1681 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:391$371 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:391.31-391.82|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1701 concat 1679 14 1700
1702 srl 1679 1699 1701
1703 neg 1679 1701
1704 sll 1679 1699 1703
1705 slt 1 1701 1687
1706 ite 1679 1705 1704 1702 $flatten\byte_controller.\bit_controller.$shiftx$i2c_master_bit_ctrl_kgoliya_buggy1.v:0$372 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1707 slice 1 1706 0 0
1708 slice 600 1094 1 0
1709 concat 5 1708 1707
1710 ite 5 1693 1094 1709 $flatten\byte_controller.\bit_controller.$procmux$1104 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:389.15-389.27|i2c_master_bit_ctrl_kgoliya_buggy1.v:389.12-392.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1711 ite 5 337 786 1087 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:388$364 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:388.13-388.69|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1712 ite 5 11 1711 1710 $flatten\byte_controller.\bit_controller.$procmux$1107 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:386.15-386.18|i2c_master_bit_ctrl_kgoliya_buggy1.v:386.12-392.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1713 ite 5 2 1712 1092 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1253
1714 next 5 1093 1713 $flatten\byte_controller.\bit_controller.$procdff$1174 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:383.3-392.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1715 uext 735 136 16
1716 const 735 00000000000000000000000000000010
1717 ite 735 287 736 1716 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:379$354 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:379.51-379.102|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1718 srl 735 1715 1717 $flatten\byte_controller.\bit_controller.$shr$i2c_master_bit_ctrl_kgoliya_buggy1.v:379$355 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:379.39-379.103|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1719 slice 701 1718 13 0
1720 ite 701 254 702 1681 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:380$357 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:380.36-380.87|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1721 sub 701 1099 1720 $flatten\byte_controller.\bit_controller.$sub$i2c_master_bit_ctrl_kgoliya_buggy1.v:380$358 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:380.22-380.88|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1722 ite 701 1693 1721 1719 $flatten\byte_controller.\bit_controller.$procmux$1115 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:379.11-379.23|i2c_master_bit_ctrl_kgoliya_buggy1.v:379.8-380.89|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1723 ite 701 314 763 1096 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:378$351 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:378.38-378.93|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1724 or 1 11 1650 $flatten\byte_controller.\bit_controller.$logic_or$i2c_master_bit_ctrl_kgoliya_buggy1.v:378$350 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:378.11-378.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1725 ite 701 1724 1723 1722 $flatten\byte_controller.\bit_controller.$procmux$1118 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:378.11-378.22|i2c_master_bit_ctrl_kgoliya_buggy1.v:378.8-380.89|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1726 ite 701 2 1725 1097 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1257
1727 next 701 1098 1726 $flatten\byte_controller.\bit_controller.$procdff$1175 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:377.3-380.89|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1728 slice 600 1090 2 1
1729 redand 1 1728 $flatten\byte_controller.\bit_controller.$reduce_and$i2c_master_bit_ctrl_kgoliya_buggy1.v:406$383 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:406.16-406.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1730 slice 600 1090 1 0
1731 redand 1 1730 $flatten\byte_controller.\bit_controller.$reduce_and$i2c_master_bit_ctrl_kgoliya_buggy1.v:406$384 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:406.29-406.39|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1732 or 1 1729 1731 $flatten\byte_controller.\bit_controller.$or$i2c_master_bit_ctrl_kgoliya_buggy1.v:406$385 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:406.16-406.39|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1733 uext 735 1090 29
1734 ite 735 346 795 1716 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:406$386 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:406.47-406.98|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1735 srl 735 1733 1734
1736 neg 735 1734
1737 sll 735 1733 1736
1738 slt 1 1734 1560
1739 ite 735 1738 1737 1735 $flatten\byte_controller.\bit_controller.$shiftx$i2c_master_bit_ctrl_kgoliya_buggy1.v:0$387 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1740 slice 1 1739 0 0
1741 uext 735 1090 29
1742 ite 735 349 798 1560 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:406$388 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:406.107-406.158|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1743 srl 735 1741 1742
1744 neg 735 1742
1745 sll 735 1741 1744
1746 slt 1 1742 1560
1747 ite 735 1746 1745 1743 $flatten\byte_controller.\bit_controller.$shiftx$i2c_master_bit_ctrl_kgoliya_buggy1.v:0$389 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1748 slice 1 1747 0 0
1749 and 1 1740 1748 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:406$390 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:406.42-406.159|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1750 or 1 1732 1749 $flatten\byte_controller.\bit_controller.$or$i2c_master_bit_ctrl_kgoliya_buggy1.v:406$391 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:406.16-406.159|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1751 ite 1 358 807 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:401$379 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:401.16-401.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1752 ite 1 11 1751 1750 $flatten\byte_controller.\bit_controller.$procmux$1102 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:400.15-400.18|i2c_master_bit_ctrl_kgoliya_buggy1.v:400.12-410.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1753 ite 1 2 1752 1103 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1233
1754 next 1 1104 1753 $flatten\byte_controller.\bit_controller.$procdff$1169 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:395.3-410.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1755 slice 600 1094 2 1
1756 redand 1 1755 $flatten\byte_controller.\bit_controller.$reduce_and$i2c_master_bit_ctrl_kgoliya_buggy1.v:407$392 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:407.16-407.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1757 slice 600 1094 1 0
1758 redand 1 1757 $flatten\byte_controller.\bit_controller.$reduce_and$i2c_master_bit_ctrl_kgoliya_buggy1.v:407$393 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:407.29-407.39|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1759 or 1 1756 1758 $flatten\byte_controller.\bit_controller.$or$i2c_master_bit_ctrl_kgoliya_buggy1.v:407$394 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:407.16-407.39|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1760 uext 735 1094 29
1761 ite 735 352 801 1716 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:407$395 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:407.47-407.98|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1762 srl 735 1760 1761
1763 neg 735 1761
1764 sll 735 1760 1763
1765 slt 1 1761 1560
1766 ite 735 1765 1764 1762 $flatten\byte_controller.\bit_controller.$shiftx$i2c_master_bit_ctrl_kgoliya_buggy1.v:0$396 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1767 slice 1 1766 0 0
1768 uext 735 1094 29
1769 ite 735 355 804 1560 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:407$397 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:407.107-407.158|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1770 srl 735 1768 1769
1771 neg 735 1769
1772 sll 735 1768 1771
1773 slt 1 1769 1560
1774 ite 735 1773 1772 1770 $flatten\byte_controller.\bit_controller.$shiftx$i2c_master_bit_ctrl_kgoliya_buggy1.v:0$398 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1775 slice 1 1774 0 0
1776 and 1 1767 1775 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:407$399 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:407.42-407.159|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1777 or 1 1759 1776 $flatten\byte_controller.\bit_controller.$or$i2c_master_bit_ctrl_kgoliya_buggy1.v:407$400 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:407.16-407.159|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1778 ite 1 361 810 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:402$380 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:402.16-402.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1779 ite 1 11 1778 1777 $flatten\byte_controller.\bit_controller.$procmux$1099 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:400.15-400.18|i2c_master_bit_ctrl_kgoliya_buggy1.v:400.12-410.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1780 ite 1 2 1779 1107 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1237
1781 next 1 1108 1780 $flatten\byte_controller.\bit_controller.$procdff$1170 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:395.3-410.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1782 ite 1 290 739 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:594$548 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:594.23-594.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1783 ite 1 1182 1782 1120 $flatten\byte_controller.\bit_controller.$procmux$909 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1784 ite 1 272 720 21 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:587$543 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:587.23-587.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1785 ite 1 1187 1784 1783 $flatten\byte_controller.\bit_controller.$procmux$911 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1786 ite 1 260 708 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:581$539 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:581.23-581.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1787 ite 1 1192 1786 1785 $flatten\byte_controller.\bit_controller.$procmux$913 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1788 ite 1 245 692 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:575$535 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:575.23-575.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1789 ite 1 1197 1788 1787 $flatten\byte_controller.\bit_controller.$procmux$915 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1790 ite 1 233 680 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:569$531 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:569.23-569.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1791 ite 1 1202 1790 1789 $flatten\byte_controller.\bit_controller.$procmux$917 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1792 ite 1 212 659 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:562$525 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:562.23-562.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1793 ite 1 1207 1792 1791 $flatten\byte_controller.\bit_controller.$procmux$919 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1794 ite 1 197 644 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:556$520 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:556.23-556.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1795 ite 1 1212 1794 1793 $flatten\byte_controller.\bit_controller.$procmux$921 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1796 ite 1 179 626 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:550$515 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:550.23-550.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1797 ite 1 1217 1796 1795 $flatten\byte_controller.\bit_controller.$procmux$923 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1798 ite 1 164 610 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:544$510 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:544.23-544.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1799 ite 1 1222 1798 1797 $flatten\byte_controller.\bit_controller.$procmux$925 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1800 ite 1 582 1031 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:537$504 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:537.23-537.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1801 ite 1 1227 1800 1799 $flatten\byte_controller.\bit_controller.$procmux$927 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1802 ite 1 567 1016 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:531$499 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:531.23-531.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1803 ite 1 1232 1802 1801 $flatten\byte_controller.\bit_controller.$procmux$929 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1804 ite 1 549 998 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:525$494 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:525.23-525.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1805 ite 1 1237 1804 1803 $flatten\byte_controller.\bit_controller.$procmux$931 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1806 ite 1 534 983 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:519$489 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:519.23-519.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1807 ite 1 1242 1806 1805 $flatten\byte_controller.\bit_controller.$procmux$933 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1808 ite 1 513 962 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:512$483 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:512.23-512.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1809 ite 1 1247 1808 1807 $flatten\byte_controller.\bit_controller.$procmux$935 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1810 ite 1 498 947 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:506$478 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:506.23-506.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1811 ite 1 1252 1810 1809 $flatten\byte_controller.\bit_controller.$procmux$937 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1812 ite 1 480 929 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:500$473 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:500.23-500.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1813 ite 1 1257 1812 1811 $flatten\byte_controller.\bit_controller.$procmux$939 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1814 ite 1 465 914 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:494$468 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:494.23-494.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1815 ite 1 1261 1814 1813 $flatten\byte_controller.\bit_controller.$procmux$941 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1816 ite 1 450 899 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:488$464 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:488.23-488.77|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1817 ite 1 1264 1816 1815 $flatten\byte_controller.\bit_controller.$procmux$943 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:0.0-0.0|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.16-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1818 ite 1 1063 1817 1120 $flatten\byte_controller.\bit_controller.$procmux$945 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.8-477.14|i2c_master_bit_ctrl_kgoliya_buggy1.v:477.5-596.12|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1819 ite 1 305 754 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:475$453 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:475.19-475.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1820 ite 1 1268 1819 1818 $flatten\byte_controller.\bit_controller.$procmux$948 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:470.15-470.23|i2c_master_bit_ctrl_kgoliya_buggy1.v:470.12-597.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1821 ite 1 2 1820 1118 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1205
1822 next 1 1119 1821 $flatten\byte_controller.\bit_controller.$procdff$1161 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:464.3-597.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1823 not 1 1085 $flatten\byte_controller.\bit_controller.$not$i2c_master_bit_ctrl_kgoliya_buggy1.v:346$311 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:346.32-346.41|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1824 and 1 28 1823 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:346$312 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:346.22-346.41|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1825 and 1 1824 1114 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:346$314 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:346.22-346.49|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1826 and 1 1127 1114 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:346$316 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:346.52-346.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1827 or 1 1825 1826 $flatten\byte_controller.\bit_controller.$or$i2c_master_bit_ctrl_kgoliya_buggy1.v:346$317 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:346.22-346.70|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1828 ite 1 2 1827 1125 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1277
1829 next 1 1126 1828 $flatten\byte_controller.\bit_controller.$procdff$1180 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:345.3-346.71|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1830 and 1 1409 1082 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:422$408 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:422.25-422.37|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1831 and 1 1830 1105 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:422$409 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:422.25-422.44|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1832 ite 1 385 834 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:419$405 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:419.25-419.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1833 ite 1 11 1832 1831 $flatten\byte_controller.\bit_controller.$procmux$1090 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:418.15-418.18|i2c_master_bit_ctrl_kgoliya_buggy1.v:418.12-424.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1834 ite 1 2 1833 1129 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1225
1835 next 1 1130 1834 $flatten\byte_controller.\bit_controller.$procdff$1167 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:415.3-424.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1836 not 1 1082 $flatten\byte_controller.\bit_controller.$not$i2c_master_bit_ctrl_kgoliya_buggy1.v:423$410 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:423.32-423.37|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1837 and 1 1109 1836 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:423$411 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:423.25-423.37|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1838 and 1 1837 1105 $flatten\byte_controller.\bit_controller.$and$i2c_master_bit_ctrl_kgoliya_buggy1.v:423$412 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:423.25-423.44|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1839 ite 1 388 837 14 $flatten\byte_controller.\bit_controller.$ternary$i2c_master_bit_ctrl_kgoliya_buggy1.v:420$406 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:420.25-420.79|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1840 ite 1 11 1839 1838 $flatten\byte_controller.\bit_controller.$procmux$1087 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:418.15-418.18|i2c_master_bit_ctrl_kgoliya_buggy1.v:418.12-424.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1841 ite 1 2 1840 1133 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:152:execute$1229
1842 next 1 1134 1841 $flatten\byte_controller.\bit_controller.$procdff$1168 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:234.23-257.3|i2c_master_bit_ctrl_kgoliya_buggy1.v:415.3-424.6|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1843 not 1 58 $not$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:277$567 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:277.40-277.44
1844 and 1 1139 1843 $and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:277$568 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:277.35-277.44
1845 or 1 93 1844 $or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:277$569 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:277.25-277.45
1846 ite 1 11 14 1845 $procmux$780 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:268.13-268.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:268.9-281.9
1847 ite 1 2 1846 14 $auto$ff.cc:521:unmap_srst$1346
1848 next 1 1138 1847 $procdff$1148 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:260.2-281.9
1849 or 1 1360 1152 $or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:280$572 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:280.26-280.50
1850 not 1 1147 $not$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:280$573 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:280.54-280.59
1851 and 1 1849 1850 $and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:280$574 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:280.25-280.59
1852 ite 1 11 14 1851 $procmux$771 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:268.13-268.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:268.9-281.9
1853 ite 1 2 1852 14 $auto$ff.cc:521:unmap_srst$1340
1854 next 1 1151 1853 $procdff$1151 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:260.2-281.9
1855 ite 1 11 14 145 $procmux$777 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:268.13-268.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:268.9-281.9
1856 ite 1 2 1855 14 $auto$ff.cc:521:unmap_srst$1344
1857 next 1 1158 1856 $procdff$1149 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:260.2-281.9
1858 or 1 73 54 $or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:279$570 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:279.26-279.33
1859 ite 1 11 14 1858 $procmux$774 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:268.13-268.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:268.9-281.9
1860 ite 1 2 1859 14 $auto$ff.cc:521:unmap_srst$1342
1861 next 1 1162 1860 $procdff$1150 ; /home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_top.v:260.2-281.9
; end of yosys output
