[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Fri Aug 23 05:18:20 2024
[*]
[dumpfile] "/home/sonseokjin/zaram_training/TEST/testbench/vcd/jalr.vcd"
[dumpfile_mtime] "Fri Aug 23 05:18:04 2024"
[dumpfile_size] 67472
[savefile] "/home/sonseokjin/zaram_training/TEST/testbench/vcd/JALR.gtkw"
[timestart] 7
[size] 2493 973
[pos] 1 -29
*-1.286304 11 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TOP.
[treeopen] TOP.riscv_top.
[sst_width] 339
[signals_width] 351
[sst_expanded] 1
[sst_vpaned_height] 283
@28
TOP.riscv_top.i_clk
@820
TOP.riscv_top.u_riscv_ctrl.DEBUG_INSTR[255:0]
@22
TOP.riscv_top.u_riscv_register_pc.o_register_out[31:0]
@24
TOP.riscv_top.u_riscv_mux21_rs1.o_mux21_out[31:0]
TOP.riscv_top.u_riscv_mux21_rs2.o_mux21_out[31:0]
TOP.riscv_top.u_riscv_alu.o_alu_out[31:0]
@200
-
@24
TOP.riscv_top.u_riscv_mux21_rs1.i_mux21_a[31:0]
TOP.riscv_top.u_riscv_mux21_rs1.i_mux21_b[31:0]
@200
-
@24
TOP.riscv_top.u_riscv_mux21_rs2.i_mux21_a[31:0]
TOP.riscv_top.u_riscv_mux21_rs2.i_mux21_b[31:0]
@200
-
@24
TOP.riscv_top.u_riscv_regfile.o_regfile_rs2_out[31:0]
@200
-
@28
TOP.riscv_top.u_riscv_regfile.i_regfile_wen
@22
TOP.riscv_top.u_riscv_regfile.i_regfile_wr_data[31:0]
@24
TOP.riscv_top.u_riscv_regfile.i_regfile_wr_addr[4:0]
@200
-
@28
TOP.riscv_top.u_riscv_mux41.i_mux41_sel[1:0]
@22
TOP.riscv_top.u_riscv_mux41.i_mux41_a[31:0]
TOP.riscv_top.u_riscv_mux41.i_mux41_b[31:0]
TOP.riscv_top.u_riscv_mux41.i_mux41_c[31:0]
TOP.riscv_top.u_riscv_mux41.i_mux41_d[31:0]
@200
-
@28
TOP.riscv_top.u_riscv_ctrl.i_ctrl_alu_zero
TOP.riscv_top.u_riscv_ctrl.i_ctrl_funct3[2:0]
TOP.riscv_top.u_riscv_ctrl.i_ctrl_funct7_5b
@22
TOP.riscv_top.u_riscv_ctrl.i_ctrl_opcode[6:0]
@28
TOP.riscv_top.u_riscv_ctrl.o_ctrl_src_mux41[1:0]
@200
-
@22
TOP.riscv_top.u_riscv_immext.o_immext_out[31:0]
@200
-
@22
TOP.riscv_top.u_riscv_regfile.o_regfile_rs1_out[31:0]
TOP.riscv_top.u_riscv_regfile.o_regfile_rs2_out[31:0]
TOP.riscv_top.u_riscv_mux21_rs1.i_mux21_a[31:0]
TOP.riscv_top.u_riscv_mux21_rs1.i_mux21_b[31:0]
TOP.riscv_top.u_riscv_alu.o_alu_out[31:0]
@28
TOP.riscv_top.u_riscv_mux31_pc.i_mux31_sel[1:0]
@22
TOP.riscv_top.u_riscv_mux31_pc.i_mux31_a[31:0]
TOP.riscv_top.u_riscv_mux31_pc.i_mux31_b[31:0]
@23
TOP.riscv_top.u_riscv_mux31_pc.i_mux31_c[31:0]
[pattern_trace] 1
[pattern_trace] 0
