Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 22 09:26:57 2021
| Host         : LAPTOP-2OPCD7I5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_test_timing_summary_routed.rpt -pb HDMI_test_timing_summary_routed.pb -rpx HDMI_test_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_test
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (127)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (127)
--------------------------------
 There are 127 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.072       -0.212                      5                  199        0.051        0.000                      0                  199        0.345        0.000                       0                   135  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk                 {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 12.500}       25.000          40.000          
  clk_out2_clk_wiz_0    {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}       25.000          40.000          
  clk_out2_clk_wiz_0_1  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         15.856        0.000                      0                  160        0.167        0.000                      0                  160       12.000        0.000                       0                    94  
  clk_out2_clk_wiz_0          0.121        0.000                      0                   39        0.182        0.000                      0                   39        0.345        0.000                       0                    37  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       15.858        0.000                      0                  160        0.167        0.000                      0                  160       12.000        0.000                       0                    94  
  clk_out2_clk_wiz_0_1        0.123        0.000                      0                   39        0.182        0.000                      0                   39        0.345        0.000                       0                    37  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         15.856        0.000                      0                  160        0.060        0.000                      0                  160  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0         -0.072       -0.212                      5                   30        0.051        0.000                      0                   30  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0         -0.071       -0.205                      5                   30        0.053        0.000                      0                   30  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          0.121        0.000                      0                   39        0.101        0.000                      0                   39  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       15.856        0.000                      0                  160        0.060        0.000                      0                  160  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1       -0.072       -0.212                      5                   30        0.051        0.000                      0                   30  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        0.121        0.000                      0                   39        0.101        0.000                      0                   39  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1       -0.071       -0.205                      5                   30        0.053        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.856ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 1.844ns (21.167%)  route 6.868ns (78.833%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 23.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.949     5.595    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.150     5.745 r  encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.472     6.217    encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I2_O)        0.326     6.543 r  encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.543    encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.687    23.000    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[1]/C
                         clock pessimism             -0.524    22.476    
                         clock uncertainty           -0.107    22.369    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.031    22.400    encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         22.400    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                 15.856    

Slack (MET) :             15.881ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 1.844ns (21.226%)  route 6.843ns (78.774%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 23.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.949     5.595    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.150     5.745 r  encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.448     6.193    encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.326     6.519 r  encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.519    encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.687    23.000    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/C
                         clock pessimism             -0.524    22.476    
                         clock uncertainty           -0.107    22.369    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.031    22.400    encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         22.400    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                 15.881    

Slack (MET) :             15.905ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.707ns  (logic 1.839ns (21.121%)  route 6.868ns (78.879%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 23.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.949     5.595    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.150     5.745 r  encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.472     6.217    encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.321     6.538 r  encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.538    encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.687    23.000    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[2]/C
                         clock pessimism             -0.524    22.476    
                         clock uncertainty           -0.107    22.369    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.075    22.444    encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         22.444    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 15.905    

Slack (MET) :             15.947ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 1.492ns (16.878%)  route 7.348ns (83.122%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.333     5.979    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I3_O)        0.124     6.103 r  encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.568     6.672    encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[5]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.043    22.618    encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         22.618    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                 15.947    

Slack (MET) :             16.305ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 1.492ns (17.640%)  route 6.966ns (82.360%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.183     5.829    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y100       LUT2 (Prop_lut2_I1_O)        0.124     5.953 r  encode_G/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.337     6.290    encode_G/TMDS[0]_i_1__1_n_0
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[0]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.067    22.594    encode_G/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         22.594    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 16.305    

Slack (MET) :             16.620ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 1.492ns (18.026%)  route 6.785ns (81.974%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 23.171 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.338     5.984    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X109Y101       LUT5 (Prop_lut5_I0_O)        0.124     6.108 r  encode_G/TMDS[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.108    encode_G/TMDS[1]_i_1__0_n_0
    SLICE_X109Y101       FDRE                                         r  encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.858    23.171    encode_G/clk_out1
    SLICE_X109Y101       FDRE                                         r  encode_G/TMDS_reg[1]/C
                         clock pessimism             -0.365    22.807    
                         clock uncertainty           -0.107    22.699    
    SLICE_X109Y101       FDRE (Setup_fdre_C_D)        0.029    22.728    encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         22.728    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 16.620    

Slack (MET) :             16.632ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 1.492ns (18.030%)  route 6.783ns (81.970%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.336     5.983    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X112Y101       LUT2 (Prop_lut2_I1_O)        0.124     6.107 r  encode_G/TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.107    encode_G/TMDS[3]_i_1__1_n_0
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[3]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.077    22.738    encode_G/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         22.738    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                 16.632    

Slack (MET) :             16.647ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 1.518ns (18.287%)  route 6.783ns (81.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.336     5.983    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X112Y101       LUT2 (Prop_lut2_I1_O)        0.150     6.133 r  encode_G/TMDS[7]_i_1__0/O
                         net (fo=1, routed)           0.000     6.133    encode_G/TMDS[7]_i_1__0_n_0
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[7]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.118    22.779    encode_G/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         22.779    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                 16.647    

Slack (MET) :             16.665ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 1.492ns (18.458%)  route 6.591ns (81.542%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.625     5.271    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I3_O)        0.124     5.395 r  encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.519     5.915    encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[2]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X110Y101       FDSE (Setup_fdse_C_D)       -0.081    22.580    encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         22.580    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                 16.665    

Slack (MET) :             16.754ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 1.492ns (18.405%)  route 6.615ns (81.595%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.168     5.814    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I5_O)        0.124     5.938 r  encode_G/TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000     5.938    encode_G/TMDS[4]_i_1_n_0
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[4]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X110Y101       FDSE (Setup_fdse_C_D)        0.031    22.692    encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         22.692    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 16.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.348 f  CounterY_reg[4]/Q
                         net (fo=15, routed)          0.115    -0.233    p_0_in[1]
    SLICE_X104Y103       LUT6 (Prop_lut6_I3_O)        0.045    -0.188 r  CounterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CounterY[2]_i_1_n_0
    SLICE_X104Y103       FDRE                                         r  CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X104Y103       FDRE                                         r  CounterY_reg[2]/C
                         clock pessimism             -0.222    -0.476    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.121    -0.355    CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CounterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blue_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.225%)  route 0.145ns (50.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  CounterY_reg[6]/Q
                         net (fo=18, routed)          0.145    -0.203    CounterY_reg_n_0_[6]
    SLICE_X104Y104       FDSE                                         r  blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X104Y104       FDSE                                         r  blue_reg[6]/C
                         clock pessimism             -0.219    -0.473    
    SLICE_X104Y104       FDSE (Hold_fdse_C_D)         0.060    -0.413    blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 encode_B/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X104Y106       FDRE                                         r  encode_B/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.148    -0.341 r  encode_B/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.086    -0.256    encode_B/balance_acc[2]
    SLICE_X104Y106       LUT6 (Prop_lut6_I1_O)        0.098    -0.158 r  encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.158    encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X104Y106       FDRE                                         r  encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    encode_B/clk_out1
    SLICE_X104Y106       FDRE                                         r  encode_B/balance_acc_reg[3]/C
                         clock pessimism             -0.235    -0.489    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.121    -0.368    encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            green_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.412%)  route 0.176ns (48.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.718    -0.461    ja_1_OBUF
    SLICE_X107Y101       FDRE                                         r  CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  CounterX_reg[7]/Q
                         net (fo=11, routed)          0.176    -0.144    p_1_in[2]
    SLICE_X108Y102       LUT2 (Prop_lut2_I0_O)        0.045    -0.099 r  green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    green[7]_i_1_n_0
    SLICE_X108Y102       FDSE                                         r  green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.992    -0.227    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[7]/C
                         clock pessimism             -0.218    -0.445    
    SLICE_X108Y102       FDSE (Hold_fdse_C_D)         0.121    -0.324    green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.691    -0.488    ja_1_OBUF
    SLICE_X104Y102       FDRE                                         r  CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.148    -0.340 r  CounterY_reg[8]/Q
                         net (fo=6, routed)           0.101    -0.239    CounterY_reg_n_0_[8]
    SLICE_X104Y102       LUT6 (Prop_lut6_I2_O)        0.098    -0.141 r  CounterY[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.141    CounterY[10]_i_2_n_0
    SLICE_X104Y102       FDRE                                         r  CounterY_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.966    -0.253    ja_1_OBUF
    SLICE_X104Y102       FDRE                                         r  CounterY_reg[10]/C
                         clock pessimism             -0.235    -0.488    
    SLICE_X104Y102       FDRE (Hold_fdre_C_D)         0.121    -0.367    CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            red_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.242%)  route 0.177ns (48.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    ja_1_OBUF
    SLICE_X106Y103       FDRE                                         r  CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  CounterX_reg[0]/Q
                         net (fo=10, routed)          0.177    -0.144    CounterX_reg_n_0_[0]
    SLICE_X108Y103       LUT6 (Prop_lut6_I4_O)        0.045    -0.099 r  red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    red[2]_i_1_n_0
    SLICE_X108Y103       FDSE                                         r  red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.991    -0.228    ja_1_OBUF
    SLICE_X108Y103       FDSE                                         r  red_reg[2]/C
                         clock pessimism             -0.218    -0.446    
    SLICE_X108Y103       FDSE (Hold_fdse_C_D)         0.120    -0.326    red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X104Y103       FDRE                                         r  CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  CounterY_reg[0]/Q
                         net (fo=11, routed)          0.140    -0.185    CounterY_reg_n_0_[0]
    SLICE_X105Y103       LUT5 (Prop_lut5_I2_O)        0.048    -0.137 r  CounterY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    CounterY[4]_i_1_n_0
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[4]/C
                         clock pessimism             -0.222    -0.476    
    SLICE_X105Y103       FDRE (Hold_fdre_C_D)         0.105    -0.371    CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  CounterY_reg[5]/Q
                         net (fo=12, routed)          0.146    -0.202    CounterY_reg_n_0_[5]
    SLICE_X105Y103       LUT6 (Prop_lut6_I0_O)        0.045    -0.157 r  CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    CounterY[5]_i_1_n_0
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism             -0.235    -0.489    
    SLICE_X105Y103       FDRE (Hold_fdre_C_D)         0.092    -0.397    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.637    -0.542    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.115    -0.300    encode_G/balance_acc[2]
    SLICE_X113Y98        LUT6 (Prop_lut6_I1_O)        0.098    -0.202 r  encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.202    encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.909    -0.310    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/C
                         clock pessimism             -0.233    -0.542    
    SLICE_X113Y98        FDRE (Hold_fdre_C_D)         0.092    -0.450    encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.086%)  route 0.171ns (47.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.718    -0.461    ja_1_OBUF
    SLICE_X107Y101       FDRE                                         r  CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  CounterX_reg[5]/Q
                         net (fo=14, routed)          0.171    -0.149    p_1_in[0]
    SLICE_X107Y102       LUT6 (Prop_lut6_I3_O)        0.045    -0.104 r  CounterX[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    CounterX[9]_i_1_n_0
    SLICE_X107Y102       FDRE                                         r  CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.992    -0.227    ja_1_OBUF
    SLICE_X107Y102       FDRE                                         r  CounterX_reg[9]/C
                         clock pessimism             -0.218    -0.445    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.092    -0.353    CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk125_25/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  clk125_25/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X106Y103  CounterX_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X106Y101  CounterX_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X106Y103  CounterX_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X107Y102  CounterX_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X107Y102  CounterX_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X105Y103  CounterY_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X104Y102  CounterY_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X104Y102  CounterY_reg[8]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X106Y103  CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X106Y103  CounterX_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X106Y101  CounterX_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X106Y101  CounterX_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X106Y103  CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X106Y103  CounterX_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X107Y102  CounterX_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X107Y102  CounterX_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X107Y102  CounterX_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X107Y102  CounterX_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X105Y103  CounterY_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X104Y102  CounterY_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X104Y102  CounterY_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X105Y102  CounterY_reg[9]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         12.500      12.000     SLICE_X103Y104  blue_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         12.500      12.000     SLICE_X103Y104  blue_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         12.500      12.000     SLICE_X104Y104  blue_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         12.500      12.000     SLICE_X104Y104  blue_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         12.500      12.000     SLICE_X104Y104  blue_reg[4]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         12.500      12.000     SLICE_X104Y104  blue_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.035%)  route 1.289ns (68.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.593    -0.300    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[0]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.081     0.249    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429    -0.180    TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.035%)  route 1.289ns (68.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.593    -0.300    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.081     0.249    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429    -0.180    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.035%)  route 1.289ns (68.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.593    -0.300    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.081     0.249    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429    -0.180    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.580ns (31.877%)  route 1.239ns (68.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.543    -0.350    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism             -0.365     0.306    
                         clock uncertainty           -0.081     0.224    
    SLICE_X106Y104       FDRE (Setup_fdre_C_R)       -0.429    -0.205    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.580ns (35.612%)  route 1.049ns (64.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.049    -0.665    encode_G/TMDS_shift_load
    SLICE_X111Y102       LUT3 (Prop_lut3_I1_O)        0.124    -0.541 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.541    encode_G_n_5
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.081     0.187    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)        0.031     0.218    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.580ns (39.027%)  route 0.906ns (60.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 0.596 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.906    -0.807    encode_B/TMDS_shift_load
    SLICE_X105Y105       LUT3 (Prop_lut3_I1_O)        0.124    -0.683 r  encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.683    encode_B_n_3
    SLICE_X105Y105       FDRE                                         r  TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.783     0.596    clk_TMDS
    SLICE_X105Y105       FDRE                                         r  TMDS_shift_blue_reg[6]/C
                         clock pessimism             -0.406     0.191    
                         clock uncertainty           -0.081     0.109    
    SLICE_X105Y105       FDRE (Setup_fdre_C_D)        0.032     0.141    TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.580ns (38.882%)  route 0.912ns (61.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.912    -0.802    encode_G/TMDS_shift_load
    SLICE_X111Y101       LUT3 (Prop_lut3_I1_O)        0.124    -0.678 r  encode_G/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.678    encode_G_n_1
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.081     0.187    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.032     0.219    TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.580ns (39.977%)  route 0.871ns (60.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.871    -0.843    encode_G/TMDS_shift_load
    SLICE_X111Y101       LUT3 (Prop_lut3_I1_O)        0.124    -0.719 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.719    encode_G_n_4
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.081     0.187    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.029     0.216    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.580ns (40.060%)  route 0.868ns (59.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.868    -0.846    encode_G/TMDS_shift_load
    SLICE_X111Y101       LUT3 (Prop_lut3_I1_O)        0.124    -0.722 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.722    encode_G_n_3
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.081     0.187    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.031     0.218    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.580ns (38.831%)  route 0.914ns (61.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.914    -0.800    TMDS_mod10[0]
    SLICE_X106Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.676 r  TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.676    TMDS_mod10[2]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.081     0.249    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.031     0.280    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.998%)  route 0.152ns (45.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.718    -0.461    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.152    -0.168    encode_R/Q[6]
    SLICE_X108Y104       LUT3 (Prop_lut3_I2_O)        0.045    -0.123 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    encode_R_n_4
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.198    -0.426    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.121    -0.305    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  TMDS_shift_red_reg[1]/Q
                         net (fo=1, routed)           0.151    -0.147    encode_R/Q[0]
    SLICE_X112Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.102 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    encode_R_n_10
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.994    -0.225    clk_TMDS
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.198    -0.423    
    SLICE_X112Y105       FDRE (Hold_fdre_C_D)         0.121    -0.302    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.719    -0.460    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  TMDS_shift_green_reg[4]/Q
                         net (fo=1, routed)           0.111    -0.208    encode_G/Q[3]
    SLICE_X111Y102       LUT3 (Prop_lut3_I2_O)        0.045    -0.163 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    encode_G_n_6
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.236    -0.460    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.091    -0.369    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.668%)  route 0.121ns (39.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.718    -0.461    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.121    -0.199    encode_R/Q[7]
    SLICE_X110Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.154 r  encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    encode_R_n_3
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.994    -0.225    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.236    -0.461    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.091    -0.370    TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.231%)  route 0.139ns (42.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.719    -0.460    clk_TMDS
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           0.139    -0.180    encode_G/Q[8]
    SLICE_X111Y101       LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  encode_G/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    encode_G_n_1
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.220    -0.444    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.092    -0.352    TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.177%)  route 0.139ns (42.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  TMDS_shift_blue_reg[1]/Q
                         net (fo=1, routed)           0.139    -0.182    encode_B/Q[0]
    SLICE_X107Y106       LUT3 (Prop_lut3_I2_O)        0.045    -0.137 r  encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    encode_B_n_9
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/C
                         clock pessimism             -0.218    -0.446    
    SLICE_X107Y106       FDRE (Hold_fdre_C_D)         0.091    -0.355    TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.312%)  route 0.149ns (41.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.149    -0.149    encode_R/Q[3]
    SLICE_X108Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.104 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    encode_R_n_7
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.218    -0.446    
    SLICE_X108Y105       FDRE (Hold_fdre_C_D)         0.121    -0.325    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.433%)  route 0.150ns (44.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.150    -0.171    TMDS_mod10[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I2_O)        0.045    -0.126 r  TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.126    TMDS_mod10[3]_i_2_n_0
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism             -0.218    -0.446    
    SLICE_X106Y104       FDRE (Hold_fdre_C_D)         0.091    -0.355    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.750%)  route 0.160ns (46.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.719    -0.460    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.160    -0.159    encode_G/Q[4]
    SLICE_X111Y102       LUT3 (Prop_lut3_I2_O)        0.045    -0.114 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    encode_G_n_5
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism             -0.220    -0.444    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.092    -0.352    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.984%)  route 0.165ns (47.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  TMDS_mod10_reg[3]/Q
                         net (fo=3, routed)           0.165    -0.156    TMDS_mod10[3]
    SLICE_X107Y105       LUT4 (Prop_lut4_I2_O)        0.045    -0.111 r  TMDS_shift_load_i_1/O
                         net (fo=1, routed)           0.000    -0.111    TMDS_shift_load_i_1_n_0
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
                         clock pessimism             -0.218    -0.446    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.091    -0.355    TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk125_25/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  clk125_25/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X106Y105  TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X106Y105  TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X106Y105  TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X106Y104  TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X107Y106  TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X105Y105  TMDS_shift_blue_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X105Y105  TMDS_shift_blue_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X106Y106  TMDS_shift_blue_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y104  TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y104  TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X107Y106  TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X107Y106  TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y104  TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y104  TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X107Y106  TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X107Y106  TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk125_25/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  clk125_25/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.858ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 1.844ns (21.167%)  route 6.868ns (78.833%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 23.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.949     5.595    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.150     5.745 r  encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.472     6.217    encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I2_O)        0.326     6.543 r  encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.543    encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.687    23.000    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[1]/C
                         clock pessimism             -0.524    22.476    
                         clock uncertainty           -0.106    22.370    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.031    22.401    encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                 15.858    

Slack (MET) :             15.882ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 1.844ns (21.226%)  route 6.843ns (78.774%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 23.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.949     5.595    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.150     5.745 r  encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.448     6.193    encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.326     6.519 r  encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.519    encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.687    23.000    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/C
                         clock pessimism             -0.524    22.476    
                         clock uncertainty           -0.106    22.370    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.031    22.401    encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                 15.882    

Slack (MET) :             15.907ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.707ns  (logic 1.839ns (21.121%)  route 6.868ns (78.879%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 23.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.949     5.595    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.150     5.745 r  encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.472     6.217    encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.321     6.538 r  encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.538    encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.687    23.000    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[2]/C
                         clock pessimism             -0.524    22.476    
                         clock uncertainty           -0.106    22.370    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.075    22.445    encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         22.445    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 15.907    

Slack (MET) :             15.948ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 1.492ns (16.878%)  route 7.348ns (83.122%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.333     5.979    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I3_O)        0.124     6.103 r  encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.568     6.672    encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[5]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.106    22.663    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.043    22.620    encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         22.620    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                 15.948    

Slack (MET) :             16.306ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 1.492ns (17.640%)  route 6.966ns (82.360%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.183     5.829    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y100       LUT2 (Prop_lut2_I1_O)        0.124     5.953 r  encode_G/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.337     6.290    encode_G/TMDS[0]_i_1__1_n_0
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[0]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.106    22.663    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.067    22.596    encode_G/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         22.596    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 16.306    

Slack (MET) :             16.621ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 1.492ns (18.026%)  route 6.785ns (81.974%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 23.171 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.338     5.984    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X109Y101       LUT5 (Prop_lut5_I0_O)        0.124     6.108 r  encode_G/TMDS[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.108    encode_G/TMDS[1]_i_1__0_n_0
    SLICE_X109Y101       FDRE                                         r  encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.858    23.171    encode_G/clk_out1
    SLICE_X109Y101       FDRE                                         r  encode_G/TMDS_reg[1]/C
                         clock pessimism             -0.365    22.807    
                         clock uncertainty           -0.106    22.701    
    SLICE_X109Y101       FDRE (Setup_fdre_C_D)        0.029    22.730    encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         22.730    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 16.621    

Slack (MET) :             16.633ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 1.492ns (18.030%)  route 6.783ns (81.970%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.336     5.983    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X112Y101       LUT2 (Prop_lut2_I1_O)        0.124     6.107 r  encode_G/TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.107    encode_G/TMDS[3]_i_1__1_n_0
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[3]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.106    22.663    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.077    22.740    encode_G/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         22.740    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                 16.633    

Slack (MET) :             16.648ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 1.518ns (18.287%)  route 6.783ns (81.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.336     5.983    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X112Y101       LUT2 (Prop_lut2_I1_O)        0.150     6.133 r  encode_G/TMDS[7]_i_1__0/O
                         net (fo=1, routed)           0.000     6.133    encode_G/TMDS[7]_i_1__0_n_0
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[7]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.106    22.663    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.118    22.781    encode_G/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         22.781    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                 16.648    

Slack (MET) :             16.667ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 1.492ns (18.458%)  route 6.591ns (81.542%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.625     5.271    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I3_O)        0.124     5.395 r  encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.519     5.915    encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[2]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.106    22.663    
    SLICE_X110Y101       FDSE (Setup_fdse_C_D)       -0.081    22.582    encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         22.582    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                 16.667    

Slack (MET) :             16.755ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 1.492ns (18.405%)  route 6.615ns (81.595%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.168     5.814    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I5_O)        0.124     5.938 r  encode_G/TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000     5.938    encode_G/TMDS[4]_i_1_n_0
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[4]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.106    22.663    
    SLICE_X110Y101       FDSE (Setup_fdse_C_D)        0.031    22.694    encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 16.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.348 f  CounterY_reg[4]/Q
                         net (fo=15, routed)          0.115    -0.233    p_0_in[1]
    SLICE_X104Y103       LUT6 (Prop_lut6_I3_O)        0.045    -0.188 r  CounterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CounterY[2]_i_1_n_0
    SLICE_X104Y103       FDRE                                         r  CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X104Y103       FDRE                                         r  CounterY_reg[2]/C
                         clock pessimism             -0.222    -0.476    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.121    -0.355    CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CounterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blue_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.225%)  route 0.145ns (50.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  CounterY_reg[6]/Q
                         net (fo=18, routed)          0.145    -0.203    CounterY_reg_n_0_[6]
    SLICE_X104Y104       FDSE                                         r  blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X104Y104       FDSE                                         r  blue_reg[6]/C
                         clock pessimism             -0.219    -0.473    
    SLICE_X104Y104       FDSE (Hold_fdse_C_D)         0.060    -0.413    blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 encode_B/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X104Y106       FDRE                                         r  encode_B/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.148    -0.341 r  encode_B/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.086    -0.256    encode_B/balance_acc[2]
    SLICE_X104Y106       LUT6 (Prop_lut6_I1_O)        0.098    -0.158 r  encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.158    encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X104Y106       FDRE                                         r  encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    encode_B/clk_out1
    SLICE_X104Y106       FDRE                                         r  encode_B/balance_acc_reg[3]/C
                         clock pessimism             -0.235    -0.489    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.121    -0.368    encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            green_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.412%)  route 0.176ns (48.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.718    -0.461    ja_1_OBUF
    SLICE_X107Y101       FDRE                                         r  CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  CounterX_reg[7]/Q
                         net (fo=11, routed)          0.176    -0.144    p_1_in[2]
    SLICE_X108Y102       LUT2 (Prop_lut2_I0_O)        0.045    -0.099 r  green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    green[7]_i_1_n_0
    SLICE_X108Y102       FDSE                                         r  green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.992    -0.227    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[7]/C
                         clock pessimism             -0.218    -0.445    
    SLICE_X108Y102       FDSE (Hold_fdse_C_D)         0.121    -0.324    green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.691    -0.488    ja_1_OBUF
    SLICE_X104Y102       FDRE                                         r  CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.148    -0.340 r  CounterY_reg[8]/Q
                         net (fo=6, routed)           0.101    -0.239    CounterY_reg_n_0_[8]
    SLICE_X104Y102       LUT6 (Prop_lut6_I2_O)        0.098    -0.141 r  CounterY[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.141    CounterY[10]_i_2_n_0
    SLICE_X104Y102       FDRE                                         r  CounterY_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.966    -0.253    ja_1_OBUF
    SLICE_X104Y102       FDRE                                         r  CounterY_reg[10]/C
                         clock pessimism             -0.235    -0.488    
    SLICE_X104Y102       FDRE (Hold_fdre_C_D)         0.121    -0.367    CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            red_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.242%)  route 0.177ns (48.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    ja_1_OBUF
    SLICE_X106Y103       FDRE                                         r  CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  CounterX_reg[0]/Q
                         net (fo=10, routed)          0.177    -0.144    CounterX_reg_n_0_[0]
    SLICE_X108Y103       LUT6 (Prop_lut6_I4_O)        0.045    -0.099 r  red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    red[2]_i_1_n_0
    SLICE_X108Y103       FDSE                                         r  red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.991    -0.228    ja_1_OBUF
    SLICE_X108Y103       FDSE                                         r  red_reg[2]/C
                         clock pessimism             -0.218    -0.446    
    SLICE_X108Y103       FDSE (Hold_fdse_C_D)         0.120    -0.326    red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X104Y103       FDRE                                         r  CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  CounterY_reg[0]/Q
                         net (fo=11, routed)          0.140    -0.185    CounterY_reg_n_0_[0]
    SLICE_X105Y103       LUT5 (Prop_lut5_I2_O)        0.048    -0.137 r  CounterY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    CounterY[4]_i_1_n_0
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[4]/C
                         clock pessimism             -0.222    -0.476    
    SLICE_X105Y103       FDRE (Hold_fdre_C_D)         0.105    -0.371    CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  CounterY_reg[5]/Q
                         net (fo=12, routed)          0.146    -0.202    CounterY_reg_n_0_[5]
    SLICE_X105Y103       LUT6 (Prop_lut6_I0_O)        0.045    -0.157 r  CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    CounterY[5]_i_1_n_0
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism             -0.235    -0.489    
    SLICE_X105Y103       FDRE (Hold_fdre_C_D)         0.092    -0.397    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.637    -0.542    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.115    -0.300    encode_G/balance_acc[2]
    SLICE_X113Y98        LUT6 (Prop_lut6_I1_O)        0.098    -0.202 r  encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.202    encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.909    -0.310    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/C
                         clock pessimism             -0.233    -0.542    
    SLICE_X113Y98        FDRE (Hold_fdre_C_D)         0.092    -0.450    encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.086%)  route 0.171ns (47.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.718    -0.461    ja_1_OBUF
    SLICE_X107Y101       FDRE                                         r  CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  CounterX_reg[5]/Q
                         net (fo=14, routed)          0.171    -0.149    p_1_in[0]
    SLICE_X107Y102       LUT6 (Prop_lut6_I3_O)        0.045    -0.104 r  CounterX[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    CounterX[9]_i_1_n_0
    SLICE_X107Y102       FDRE                                         r  CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.992    -0.227    ja_1_OBUF
    SLICE_X107Y102       FDRE                                         r  CounterX_reg[9]/C
                         clock pessimism             -0.218    -0.445    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.092    -0.353    CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk125_25/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  clk125_25/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X106Y103  CounterX_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X106Y101  CounterX_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X106Y103  CounterX_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X107Y102  CounterX_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X107Y102  CounterX_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X105Y103  CounterY_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X104Y102  CounterY_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X104Y102  CounterY_reg[8]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X106Y103  CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X106Y103  CounterX_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X106Y101  CounterX_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X106Y101  CounterX_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X106Y103  CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X106Y103  CounterX_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X107Y102  CounterX_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X107Y102  CounterX_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X107Y102  CounterX_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X107Y102  CounterX_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X105Y103  CounterY_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X104Y102  CounterY_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X104Y102  CounterY_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X105Y102  CounterY_reg[9]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         12.500      12.000     SLICE_X103Y104  blue_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         12.500      12.000     SLICE_X103Y104  blue_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         12.500      12.000     SLICE_X104Y104  blue_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         12.500      12.000     SLICE_X104Y104  blue_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         12.500      12.000     SLICE_X104Y104  blue_reg[4]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         12.500      12.000     SLICE_X104Y104  blue_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.035%)  route 1.289ns (68.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.593    -0.300    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[0]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.079     0.251    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429    -0.178    TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.035%)  route 1.289ns (68.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.593    -0.300    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.079     0.251    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429    -0.178    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.035%)  route 1.289ns (68.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.593    -0.300    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.079     0.251    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429    -0.178    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.580ns (31.877%)  route 1.239ns (68.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.543    -0.350    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism             -0.365     0.306    
                         clock uncertainty           -0.079     0.226    
    SLICE_X106Y104       FDRE (Setup_fdre_C_R)       -0.429    -0.203    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.580ns (35.612%)  route 1.049ns (64.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.049    -0.665    encode_G/TMDS_shift_load
    SLICE_X111Y102       LUT3 (Prop_lut3_I1_O)        0.124    -0.541 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.541    encode_G_n_5
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.079     0.189    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)        0.031     0.220    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.580ns (39.027%)  route 0.906ns (60.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 0.596 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.906    -0.807    encode_B/TMDS_shift_load
    SLICE_X105Y105       LUT3 (Prop_lut3_I1_O)        0.124    -0.683 r  encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.683    encode_B_n_3
    SLICE_X105Y105       FDRE                                         r  TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.783     0.596    clk_TMDS
    SLICE_X105Y105       FDRE                                         r  TMDS_shift_blue_reg[6]/C
                         clock pessimism             -0.406     0.191    
                         clock uncertainty           -0.079     0.111    
    SLICE_X105Y105       FDRE (Setup_fdre_C_D)        0.032     0.143    TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.580ns (38.882%)  route 0.912ns (61.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.912    -0.802    encode_G/TMDS_shift_load
    SLICE_X111Y101       LUT3 (Prop_lut3_I1_O)        0.124    -0.678 r  encode_G/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.678    encode_G_n_1
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.079     0.189    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.032     0.221    TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.580ns (39.977%)  route 0.871ns (60.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.871    -0.843    encode_G/TMDS_shift_load
    SLICE_X111Y101       LUT3 (Prop_lut3_I1_O)        0.124    -0.719 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.719    encode_G_n_4
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.079     0.189    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.029     0.218    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.580ns (40.060%)  route 0.868ns (59.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.868    -0.846    encode_G/TMDS_shift_load
    SLICE_X111Y101       LUT3 (Prop_lut3_I1_O)        0.124    -0.722 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.722    encode_G_n_3
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.079     0.189    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.031     0.220    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.580ns (38.831%)  route 0.914ns (61.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.914    -0.800    TMDS_mod10[0]
    SLICE_X106Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.676 r  TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.676    TMDS_mod10[2]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.079     0.251    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.031     0.282    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.998%)  route 0.152ns (45.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.718    -0.461    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.152    -0.168    encode_R/Q[6]
    SLICE_X108Y104       LUT3 (Prop_lut3_I2_O)        0.045    -0.123 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    encode_R_n_4
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.198    -0.426    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.121    -0.305    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  TMDS_shift_red_reg[1]/Q
                         net (fo=1, routed)           0.151    -0.147    encode_R/Q[0]
    SLICE_X112Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.102 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    encode_R_n_10
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.994    -0.225    clk_TMDS
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.198    -0.423    
    SLICE_X112Y105       FDRE (Hold_fdre_C_D)         0.121    -0.302    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.719    -0.460    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  TMDS_shift_green_reg[4]/Q
                         net (fo=1, routed)           0.111    -0.208    encode_G/Q[3]
    SLICE_X111Y102       LUT3 (Prop_lut3_I2_O)        0.045    -0.163 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    encode_G_n_6
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.236    -0.460    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.091    -0.369    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.668%)  route 0.121ns (39.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.718    -0.461    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.121    -0.199    encode_R/Q[7]
    SLICE_X110Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.154 r  encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    encode_R_n_3
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.994    -0.225    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.236    -0.461    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.091    -0.370    TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.231%)  route 0.139ns (42.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.719    -0.460    clk_TMDS
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           0.139    -0.180    encode_G/Q[8]
    SLICE_X111Y101       LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  encode_G/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    encode_G_n_1
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.220    -0.444    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.092    -0.352    TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.177%)  route 0.139ns (42.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  TMDS_shift_blue_reg[1]/Q
                         net (fo=1, routed)           0.139    -0.182    encode_B/Q[0]
    SLICE_X107Y106       LUT3 (Prop_lut3_I2_O)        0.045    -0.137 r  encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    encode_B_n_9
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/C
                         clock pessimism             -0.218    -0.446    
    SLICE_X107Y106       FDRE (Hold_fdre_C_D)         0.091    -0.355    TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.312%)  route 0.149ns (41.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.149    -0.149    encode_R/Q[3]
    SLICE_X108Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.104 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    encode_R_n_7
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.218    -0.446    
    SLICE_X108Y105       FDRE (Hold_fdre_C_D)         0.121    -0.325    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.433%)  route 0.150ns (44.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.150    -0.171    TMDS_mod10[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I2_O)        0.045    -0.126 r  TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.126    TMDS_mod10[3]_i_2_n_0
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism             -0.218    -0.446    
    SLICE_X106Y104       FDRE (Hold_fdre_C_D)         0.091    -0.355    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.750%)  route 0.160ns (46.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.719    -0.460    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.160    -0.159    encode_G/Q[4]
    SLICE_X111Y102       LUT3 (Prop_lut3_I2_O)        0.045    -0.114 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    encode_G_n_5
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism             -0.220    -0.444    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.092    -0.352    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.984%)  route 0.165ns (47.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  TMDS_mod10_reg[3]/Q
                         net (fo=3, routed)           0.165    -0.156    TMDS_mod10[3]
    SLICE_X107Y105       LUT4 (Prop_lut4_I2_O)        0.045    -0.111 r  TMDS_shift_load_i_1/O
                         net (fo=1, routed)           0.000    -0.111    TMDS_shift_load_i_1_n_0
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
                         clock pessimism             -0.218    -0.446    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.091    -0.355    TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk125_25/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  clk125_25/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X106Y105  TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X106Y105  TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X106Y105  TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X106Y104  TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X107Y106  TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X105Y105  TMDS_shift_blue_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X105Y105  TMDS_shift_blue_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X106Y106  TMDS_shift_blue_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y104  TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y104  TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X107Y106  TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X107Y106  TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y105  TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y104  TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X106Y104  TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X107Y106  TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X107Y106  TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk125_25/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  clk125_25/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clk125_25/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.856ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 1.844ns (21.167%)  route 6.868ns (78.833%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 23.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.949     5.595    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.150     5.745 r  encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.472     6.217    encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I2_O)        0.326     6.543 r  encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.543    encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.687    23.000    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[1]/C
                         clock pessimism             -0.524    22.476    
                         clock uncertainty           -0.107    22.369    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.031    22.400    encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         22.400    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                 15.856    

Slack (MET) :             15.881ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 1.844ns (21.226%)  route 6.843ns (78.774%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 23.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.949     5.595    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.150     5.745 r  encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.448     6.193    encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.326     6.519 r  encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.519    encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.687    23.000    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/C
                         clock pessimism             -0.524    22.476    
                         clock uncertainty           -0.107    22.369    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.031    22.400    encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         22.400    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                 15.881    

Slack (MET) :             15.905ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.707ns  (logic 1.839ns (21.121%)  route 6.868ns (78.879%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 23.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.949     5.595    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.150     5.745 r  encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.472     6.217    encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.321     6.538 r  encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.538    encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.687    23.000    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[2]/C
                         clock pessimism             -0.524    22.476    
                         clock uncertainty           -0.107    22.369    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.075    22.444    encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         22.444    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 15.905    

Slack (MET) :             15.947ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 1.492ns (16.878%)  route 7.348ns (83.122%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.333     5.979    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I3_O)        0.124     6.103 r  encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.568     6.672    encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[5]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.043    22.618    encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         22.618    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                 15.947    

Slack (MET) :             16.305ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 1.492ns (17.640%)  route 6.966ns (82.360%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.183     5.829    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y100       LUT2 (Prop_lut2_I1_O)        0.124     5.953 r  encode_G/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.337     6.290    encode_G/TMDS[0]_i_1__1_n_0
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[0]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.067    22.594    encode_G/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         22.594    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 16.305    

Slack (MET) :             16.620ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 1.492ns (18.026%)  route 6.785ns (81.974%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 23.171 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.338     5.984    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X109Y101       LUT5 (Prop_lut5_I0_O)        0.124     6.108 r  encode_G/TMDS[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.108    encode_G/TMDS[1]_i_1__0_n_0
    SLICE_X109Y101       FDRE                                         r  encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.858    23.171    encode_G/clk_out1
    SLICE_X109Y101       FDRE                                         r  encode_G/TMDS_reg[1]/C
                         clock pessimism             -0.365    22.807    
                         clock uncertainty           -0.107    22.699    
    SLICE_X109Y101       FDRE (Setup_fdre_C_D)        0.029    22.728    encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         22.728    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 16.620    

Slack (MET) :             16.632ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 1.492ns (18.030%)  route 6.783ns (81.970%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.336     5.983    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X112Y101       LUT2 (Prop_lut2_I1_O)        0.124     6.107 r  encode_G/TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.107    encode_G/TMDS[3]_i_1__1_n_0
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[3]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.077    22.738    encode_G/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         22.738    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                 16.632    

Slack (MET) :             16.647ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 1.518ns (18.287%)  route 6.783ns (81.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.336     5.983    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X112Y101       LUT2 (Prop_lut2_I1_O)        0.150     6.133 r  encode_G/TMDS[7]_i_1__0/O
                         net (fo=1, routed)           0.000     6.133    encode_G/TMDS[7]_i_1__0_n_0
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[7]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.118    22.779    encode_G/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         22.779    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                 16.647    

Slack (MET) :             16.665ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 1.492ns (18.458%)  route 6.591ns (81.542%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.625     5.271    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I3_O)        0.124     5.395 r  encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.519     5.915    encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[2]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X110Y101       FDSE (Setup_fdse_C_D)       -0.081    22.580    encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         22.580    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                 16.665    

Slack (MET) :             16.754ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 1.492ns (18.405%)  route 6.615ns (81.595%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.168     5.814    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I5_O)        0.124     5.938 r  encode_G/TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000     5.938    encode_G/TMDS[4]_i_1_n_0
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[4]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X110Y101       FDSE (Setup_fdse_C_D)        0.031    22.692    encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         22.692    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 16.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.348 f  CounterY_reg[4]/Q
                         net (fo=15, routed)          0.115    -0.233    p_0_in[1]
    SLICE_X104Y103       LUT6 (Prop_lut6_I3_O)        0.045    -0.188 r  CounterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CounterY[2]_i_1_n_0
    SLICE_X104Y103       FDRE                                         r  CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X104Y103       FDRE                                         r  CounterY_reg[2]/C
                         clock pessimism             -0.222    -0.476    
                         clock uncertainty            0.107    -0.369    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.121    -0.248    CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 CounterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blue_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.225%)  route 0.145ns (50.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  CounterY_reg[6]/Q
                         net (fo=18, routed)          0.145    -0.203    CounterY_reg_n_0_[6]
    SLICE_X104Y104       FDSE                                         r  blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X104Y104       FDSE                                         r  blue_reg[6]/C
                         clock pessimism             -0.219    -0.473    
                         clock uncertainty            0.107    -0.366    
    SLICE_X104Y104       FDSE (Hold_fdse_C_D)         0.060    -0.306    blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 encode_B/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X104Y106       FDRE                                         r  encode_B/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.148    -0.341 r  encode_B/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.086    -0.256    encode_B/balance_acc[2]
    SLICE_X104Y106       LUT6 (Prop_lut6_I1_O)        0.098    -0.158 r  encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.158    encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X104Y106       FDRE                                         r  encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    encode_B/clk_out1
    SLICE_X104Y106       FDRE                                         r  encode_B/balance_acc_reg[3]/C
                         clock pessimism             -0.235    -0.489    
                         clock uncertainty            0.107    -0.382    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.121    -0.261    encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            green_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.412%)  route 0.176ns (48.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.718    -0.461    ja_1_OBUF
    SLICE_X107Y101       FDRE                                         r  CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  CounterX_reg[7]/Q
                         net (fo=11, routed)          0.176    -0.144    p_1_in[2]
    SLICE_X108Y102       LUT2 (Prop_lut2_I0_O)        0.045    -0.099 r  green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    green[7]_i_1_n_0
    SLICE_X108Y102       FDSE                                         r  green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.992    -0.227    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[7]/C
                         clock pessimism             -0.218    -0.445    
                         clock uncertainty            0.107    -0.338    
    SLICE_X108Y102       FDSE (Hold_fdse_C_D)         0.121    -0.217    green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.691    -0.488    ja_1_OBUF
    SLICE_X104Y102       FDRE                                         r  CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.148    -0.340 r  CounterY_reg[8]/Q
                         net (fo=6, routed)           0.101    -0.239    CounterY_reg_n_0_[8]
    SLICE_X104Y102       LUT6 (Prop_lut6_I2_O)        0.098    -0.141 r  CounterY[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.141    CounterY[10]_i_2_n_0
    SLICE_X104Y102       FDRE                                         r  CounterY_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.966    -0.253    ja_1_OBUF
    SLICE_X104Y102       FDRE                                         r  CounterY_reg[10]/C
                         clock pessimism             -0.235    -0.488    
                         clock uncertainty            0.107    -0.381    
    SLICE_X104Y102       FDRE (Hold_fdre_C_D)         0.121    -0.260    CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            red_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.242%)  route 0.177ns (48.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    ja_1_OBUF
    SLICE_X106Y103       FDRE                                         r  CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  CounterX_reg[0]/Q
                         net (fo=10, routed)          0.177    -0.144    CounterX_reg_n_0_[0]
    SLICE_X108Y103       LUT6 (Prop_lut6_I4_O)        0.045    -0.099 r  red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    red[2]_i_1_n_0
    SLICE_X108Y103       FDSE                                         r  red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.991    -0.228    ja_1_OBUF
    SLICE_X108Y103       FDSE                                         r  red_reg[2]/C
                         clock pessimism             -0.218    -0.446    
                         clock uncertainty            0.107    -0.339    
    SLICE_X108Y103       FDSE (Hold_fdse_C_D)         0.120    -0.219    red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X104Y103       FDRE                                         r  CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  CounterY_reg[0]/Q
                         net (fo=11, routed)          0.140    -0.185    CounterY_reg_n_0_[0]
    SLICE_X105Y103       LUT5 (Prop_lut5_I2_O)        0.048    -0.137 r  CounterY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    CounterY[4]_i_1_n_0
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[4]/C
                         clock pessimism             -0.222    -0.476    
                         clock uncertainty            0.107    -0.369    
    SLICE_X105Y103       FDRE (Hold_fdre_C_D)         0.105    -0.264    CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  CounterY_reg[5]/Q
                         net (fo=12, routed)          0.146    -0.202    CounterY_reg_n_0_[5]
    SLICE_X105Y103       LUT6 (Prop_lut6_I0_O)        0.045    -0.157 r  CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    CounterY[5]_i_1_n_0
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism             -0.235    -0.489    
                         clock uncertainty            0.107    -0.382    
    SLICE_X105Y103       FDRE (Hold_fdre_C_D)         0.092    -0.290    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.637    -0.542    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.115    -0.300    encode_G/balance_acc[2]
    SLICE_X113Y98        LUT6 (Prop_lut6_I1_O)        0.098    -0.202 r  encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.202    encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.909    -0.310    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/C
                         clock pessimism             -0.233    -0.542    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y98        FDRE (Hold_fdre_C_D)         0.092    -0.343    encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.086%)  route 0.171ns (47.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.718    -0.461    ja_1_OBUF
    SLICE_X107Y101       FDRE                                         r  CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  CounterX_reg[5]/Q
                         net (fo=14, routed)          0.171    -0.149    p_1_in[0]
    SLICE_X107Y102       LUT6 (Prop_lut6_I3_O)        0.045    -0.104 r  CounterX[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    CounterX[9]_i_1_n_0
    SLICE_X107Y102       FDRE                                         r  CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.992    -0.227    ja_1_OBUF
    SLICE_X107Y102       FDRE                                         r  CounterX_reg[9]/C
                         clock pessimism             -0.218    -0.445    
                         clock uncertainty            0.107    -0.338    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.092    -0.246    CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.072ns,  Total Violation       -0.212ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.718ns (36.375%)  route 1.256ns (63.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.057    -2.167    encode_R/clk_out1
    SLICE_X111Y105       FDRE                                         r  encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.419    -1.748 r  encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.256    -0.492    encode_R/TMDS[7]
    SLICE_X110Y105       LUT3 (Prop_lut3_I0_O)        0.299    -0.193 r  encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    encode_R_n_3
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.860     0.673    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.740    -0.067    
                         clock uncertainty           -0.227    -0.295    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.029    -0.266    TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.580ns (29.445%)  route 1.390ns (70.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.057    -2.167    encode_R/clk_out1
    SLICE_X111Y105       FDSE                                         r  encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.711 r  encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.390    -0.322    encode_R/TMDS[8]
    SLICE_X110Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.198 r  encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    encode_R_n_2
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.860     0.673    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.740    -0.067    
                         clock uncertainty           -0.227    -0.295    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.031    -0.264    TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.264    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.715ns (35.212%)  route 1.316ns (64.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.977    -2.247    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.828 r  encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.316    -0.513    encode_B/TMDS_reg_n_0_[9]
    SLICE_X106Y106       LUT2 (Prop_lut2_I1_O)        0.296    -0.217 r  encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    encode_B_n_0
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[9]/C
                         clock pessimism             -0.740    -0.070    
                         clock uncertainty           -0.227    -0.298    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)        0.029    -0.269    TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.773ns (40.298%)  route 1.145ns (59.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.058    -2.166    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.478    -1.688 r  encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.145    -0.543    encode_G/TMDS_reg_n_0_[7]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.295    -0.248 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    encode_G_n_2
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.227    -0.294    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.031    -0.263    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.580ns (27.567%)  route 1.524ns (72.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.866    -2.358    encode_G/clk_out1
    SLICE_X111Y99        FDSE                                         r  encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDSE (Prop_fdse_C_Q)         0.456    -1.902 r  encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.524    -0.378    encode_G/TMDS_reg_n_0_[6]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.124    -0.254 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    encode_G_n_3
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.227    -0.294    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.031    -0.263    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.718ns (37.730%)  route 1.185ns (62.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.058    -2.166    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.419    -1.747 r  encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.185    -0.562    encode_G/TMDS_reg_n_0_[9]
    SLICE_X110Y102       LUT2 (Prop_lut2_I1_O)        0.299    -0.263 r  encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    encode_G_n_0
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[9]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.227    -0.294    
    SLICE_X110Y102       FDRE (Setup_fdre_C_D)        0.032    -0.262    TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.642ns (33.871%)  route 1.253ns (66.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.058    -2.166    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518    -1.648 r  encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.253    -0.395    encode_G/TMDS_reg_n_0_[3]
    SLICE_X111Y102       LUT3 (Prop_lut3_I0_O)        0.124    -0.271 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    encode_G_n_6
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.227    -0.294    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)        0.029    -0.265    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.265    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.642ns (32.547%)  route 1.331ns (67.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.977    -2.247    encode_B/clk_out1
    SLICE_X104Y105       FDRE                                         r  encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y105       FDRE (Prop_fdre_C_Q)         0.518    -1.729 r  encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.331    -0.399    encode_B/TMDS_reg_n_0_[1]
    SLICE_X107Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.275 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    encode_B_n_8
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.740    -0.070    
                         clock uncertainty           -0.227    -0.298    
    SLICE_X107Y105       FDRE (Setup_fdre_C_D)        0.031    -0.267    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.580ns (29.637%)  route 1.377ns (70.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.977    -2.247    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.791 r  encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.377    -0.414    encode_B/TMDS_reg_n_0_[7]
    SLICE_X106Y106       LUT3 (Prop_lut3_I0_O)        0.124    -0.290 r  encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    encode_B_n_2
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.740    -0.070    
                         clock uncertainty           -0.227    -0.298    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)        0.031    -0.267    TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.157%)  route 1.343ns (69.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.057    -2.167    encode_R/clk_out1
    SLICE_X111Y105       FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.343    -0.368    encode_R/TMDS[0]
    SLICE_X112Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.244 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    encode_R_n_10
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.860     0.673    clk_TMDS
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.740    -0.067    
                         clock uncertainty           -0.227    -0.295    
    SLICE_X112Y105       FDRE (Setup_fdre_C_D)        0.081    -0.214    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.436%)  route 0.545ns (74.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.545     0.197    encode_B/TMDS_reg_n_0_[8]
    SLICE_X106Y106       LUT3 (Prop_lut3_I0_O)        0.045     0.242 r  encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.242    encode_B_n_1
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.227     0.099    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.092     0.191    TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.293%)  route 0.549ns (74.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    encode_R/clk_out1
    SLICE_X109Y104       FDSE                                         r  encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDSE (Prop_fdse_C_Q)         0.141    -0.321 r  encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.549     0.228    encode_R/TMDS[2]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  encode_R/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.273    encode_R_n_8
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[2]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.227     0.099    
    SLICE_X108Y105       FDRE (Hold_fdre_C_D)         0.121     0.220    TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.268%)  route 0.550ns (74.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.550     0.202    encode_B/TMDS_reg_n_0_[0]
    SLICE_X107Y106       LUT3 (Prop_lut3_I0_O)        0.045     0.247 r  encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.247    encode_B_n_9
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.227     0.099    
    SLICE_X107Y106       FDRE (Hold_fdre_C_D)         0.091     0.190    TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.091%)  route 0.527ns (73.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.719    -0.460    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.319 r  encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.527     0.208    encode_G/TMDS_reg_n_0_[2]
    SLICE_X110Y102       LUT3 (Prop_lut3_I0_O)        0.045     0.253 r  encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.253    encode_G_n_7
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[2]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.227     0.103    
    SLICE_X110Y102       FDRE (Hold_fdre_C_D)         0.092     0.195    TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.209ns (28.299%)  route 0.530ns (71.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X104Y105       FDRE                                         r  encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.530     0.205    encode_B/TMDS_reg_n_0_[1]
    SLICE_X107Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.250 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.250    encode_B_n_8
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.227     0.099    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.092     0.191    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.047%)  route 0.557ns (74.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    encode_R/clk_out1
    SLICE_X109Y104       FDSE                                         r  encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDSE (Prop_fdse_C_Q)         0.141    -0.321 r  encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.557     0.236    encode_R/TMDS[6]
    SLICE_X108Y104       LUT3 (Prop_lut3_I0_O)        0.045     0.281 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.281    encode_R_n_4
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.227     0.099    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.121     0.220    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.042%)  route 0.557ns (74.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    encode_R/clk_out1
    SLICE_X109Y104       FDRE                                         r  encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.557     0.236    encode_R/TMDS[5]
    SLICE_X108Y104       LUT3 (Prop_lut3_I0_O)        0.045     0.281 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.281    encode_R_n_5
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.227     0.099    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.121     0.220    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.223%)  route 0.615ns (76.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.637    -0.542    encode_G/clk_out1
    SLICE_X111Y99        FDSE                                         r  encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.615     0.214    encode_G/TMDS_reg_n_0_[6]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.045     0.259 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.259    encode_G_n_3
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.227     0.103    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.092     0.195    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.886%)  route 0.533ns (74.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.719    -0.460    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.319 r  encode_G/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.533     0.214    encode_G/TMDS_reg_n_0_[4]
    SLICE_X111Y102       LUT3 (Prop_lut3_I0_O)        0.045     0.259 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.259    encode_G_n_5
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.227     0.103    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.092     0.195    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.226ns (31.487%)  route 0.492ns (68.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.719    -0.460    encode_G/clk_out1
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.128    -0.332 r  encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.492     0.160    encode_G/TMDS_reg_n_0_[5]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.098     0.258 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.258    encode_G_n_4
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.227     0.103    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.091     0.194    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.071ns,  Total Violation       -0.205ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.718ns (36.375%)  route 1.256ns (63.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.057    -2.167    encode_R/clk_out1
    SLICE_X111Y105       FDRE                                         r  encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.419    -1.748 r  encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.256    -0.492    encode_R/TMDS[7]
    SLICE_X110Y105       LUT3 (Prop_lut3_I0_O)        0.299    -0.193 r  encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    encode_R_n_3
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.860     0.673    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.740    -0.067    
                         clock uncertainty           -0.226    -0.293    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.029    -0.264    TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.264    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.580ns (29.445%)  route 1.390ns (70.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.057    -2.167    encode_R/clk_out1
    SLICE_X111Y105       FDSE                                         r  encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.711 r  encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.390    -0.322    encode_R/TMDS[8]
    SLICE_X110Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.198 r  encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    encode_R_n_2
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.860     0.673    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.740    -0.067    
                         clock uncertainty           -0.226    -0.293    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.031    -0.262    TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.715ns (35.212%)  route 1.316ns (64.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.977    -2.247    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.828 r  encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.316    -0.513    encode_B/TMDS_reg_n_0_[9]
    SLICE_X106Y106       LUT2 (Prop_lut2_I1_O)        0.296    -0.217 r  encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    encode_B_n_0
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[9]/C
                         clock pessimism             -0.740    -0.070    
                         clock uncertainty           -0.226    -0.296    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)        0.029    -0.267    TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.773ns (40.298%)  route 1.145ns (59.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.058    -2.166    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.478    -1.688 r  encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.145    -0.543    encode_G/TMDS_reg_n_0_[7]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.295    -0.248 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    encode_G_n_2
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.226    -0.292    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.031    -0.261    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.580ns (27.567%)  route 1.524ns (72.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.866    -2.358    encode_G/clk_out1
    SLICE_X111Y99        FDSE                                         r  encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDSE (Prop_fdse_C_Q)         0.456    -1.902 r  encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.524    -0.378    encode_G/TMDS_reg_n_0_[6]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.124    -0.254 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    encode_G_n_3
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.226    -0.292    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.031    -0.261    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.718ns (37.730%)  route 1.185ns (62.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.058    -2.166    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.419    -1.747 r  encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.185    -0.562    encode_G/TMDS_reg_n_0_[9]
    SLICE_X110Y102       LUT2 (Prop_lut2_I1_O)        0.299    -0.263 r  encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    encode_G_n_0
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[9]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.226    -0.292    
    SLICE_X110Y102       FDRE (Setup_fdre_C_D)        0.032    -0.260    TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.642ns (33.871%)  route 1.253ns (66.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.058    -2.166    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518    -1.648 r  encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.253    -0.395    encode_G/TMDS_reg_n_0_[3]
    SLICE_X111Y102       LUT3 (Prop_lut3_I0_O)        0.124    -0.271 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    encode_G_n_6
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.226    -0.292    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)        0.029    -0.263    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.642ns (32.547%)  route 1.331ns (67.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.977    -2.247    encode_B/clk_out1
    SLICE_X104Y105       FDRE                                         r  encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y105       FDRE (Prop_fdre_C_Q)         0.518    -1.729 r  encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.331    -0.399    encode_B/TMDS_reg_n_0_[1]
    SLICE_X107Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.275 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    encode_B_n_8
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.740    -0.070    
                         clock uncertainty           -0.226    -0.296    
    SLICE_X107Y105       FDRE (Setup_fdre_C_D)        0.031    -0.265    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.265    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.580ns (29.637%)  route 1.377ns (70.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.977    -2.247    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.791 r  encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.377    -0.414    encode_B/TMDS_reg_n_0_[7]
    SLICE_X106Y106       LUT3 (Prop_lut3_I0_O)        0.124    -0.290 r  encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    encode_B_n_2
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.740    -0.070    
                         clock uncertainty           -0.226    -0.296    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)        0.031    -0.265    TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.265    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.157%)  route 1.343ns (69.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.057    -2.167    encode_R/clk_out1
    SLICE_X111Y105       FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.343    -0.368    encode_R/TMDS[0]
    SLICE_X112Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.244 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    encode_R_n_10
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.860     0.673    clk_TMDS
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.740    -0.067    
                         clock uncertainty           -0.226    -0.293    
    SLICE_X112Y105       FDRE (Setup_fdre_C_D)        0.081    -0.212    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.436%)  route 0.545ns (74.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.545     0.197    encode_B/TMDS_reg_n_0_[8]
    SLICE_X106Y106       LUT3 (Prop_lut3_I0_O)        0.045     0.242 r  encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.242    encode_B_n_1
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.226     0.097    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.092     0.189    TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.293%)  route 0.549ns (74.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    encode_R/clk_out1
    SLICE_X109Y104       FDSE                                         r  encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDSE (Prop_fdse_C_Q)         0.141    -0.321 r  encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.549     0.228    encode_R/TMDS[2]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  encode_R/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.273    encode_R_n_8
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[2]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.226     0.097    
    SLICE_X108Y105       FDRE (Hold_fdre_C_D)         0.121     0.218    TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.268%)  route 0.550ns (74.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.550     0.202    encode_B/TMDS_reg_n_0_[0]
    SLICE_X107Y106       LUT3 (Prop_lut3_I0_O)        0.045     0.247 r  encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.247    encode_B_n_9
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.226     0.097    
    SLICE_X107Y106       FDRE (Hold_fdre_C_D)         0.091     0.188    TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.091%)  route 0.527ns (73.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.719    -0.460    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.319 r  encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.527     0.208    encode_G/TMDS_reg_n_0_[2]
    SLICE_X110Y102       LUT3 (Prop_lut3_I0_O)        0.045     0.253 r  encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.253    encode_G_n_7
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[2]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.226     0.101    
    SLICE_X110Y102       FDRE (Hold_fdre_C_D)         0.092     0.193    TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.209ns (28.299%)  route 0.530ns (71.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X104Y105       FDRE                                         r  encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.530     0.205    encode_B/TMDS_reg_n_0_[1]
    SLICE_X107Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.250 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.250    encode_B_n_8
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.226     0.097    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.092     0.189    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.047%)  route 0.557ns (74.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    encode_R/clk_out1
    SLICE_X109Y104       FDSE                                         r  encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDSE (Prop_fdse_C_Q)         0.141    -0.321 r  encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.557     0.236    encode_R/TMDS[6]
    SLICE_X108Y104       LUT3 (Prop_lut3_I0_O)        0.045     0.281 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.281    encode_R_n_4
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.226     0.097    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.121     0.218    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.042%)  route 0.557ns (74.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    encode_R/clk_out1
    SLICE_X109Y104       FDRE                                         r  encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.557     0.236    encode_R/TMDS[5]
    SLICE_X108Y104       LUT3 (Prop_lut3_I0_O)        0.045     0.281 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.281    encode_R_n_5
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.226     0.097    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.121     0.218    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.223%)  route 0.615ns (76.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.637    -0.542    encode_G/clk_out1
    SLICE_X111Y99        FDSE                                         r  encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.615     0.214    encode_G/TMDS_reg_n_0_[6]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.045     0.259 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.259    encode_G_n_3
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.226     0.101    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.092     0.193    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.886%)  route 0.533ns (74.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.719    -0.460    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.319 r  encode_G/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.533     0.214    encode_G/TMDS_reg_n_0_[4]
    SLICE_X111Y102       LUT3 (Prop_lut3_I0_O)        0.045     0.259 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.259    encode_G_n_5
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.226     0.101    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.092     0.193    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.226ns (31.487%)  route 0.492ns (68.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.719    -0.460    encode_G/clk_out1
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.128    -0.332 r  encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.492     0.160    encode_G/TMDS_reg_n_0_[5]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.098     0.258 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.258    encode_G_n_4
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.226     0.101    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.091     0.192    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.035%)  route 1.289ns (68.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.593    -0.300    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[0]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.081     0.249    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429    -0.180    TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.035%)  route 1.289ns (68.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.593    -0.300    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.081     0.249    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429    -0.180    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.035%)  route 1.289ns (68.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.593    -0.300    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.081     0.249    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429    -0.180    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.580ns (31.877%)  route 1.239ns (68.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.543    -0.350    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism             -0.365     0.306    
                         clock uncertainty           -0.081     0.224    
    SLICE_X106Y104       FDRE (Setup_fdre_C_R)       -0.429    -0.205    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.580ns (35.612%)  route 1.049ns (64.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.049    -0.665    encode_G/TMDS_shift_load
    SLICE_X111Y102       LUT3 (Prop_lut3_I1_O)        0.124    -0.541 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.541    encode_G_n_5
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.081     0.187    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)        0.031     0.218    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.580ns (39.027%)  route 0.906ns (60.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 0.596 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.906    -0.807    encode_B/TMDS_shift_load
    SLICE_X105Y105       LUT3 (Prop_lut3_I1_O)        0.124    -0.683 r  encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.683    encode_B_n_3
    SLICE_X105Y105       FDRE                                         r  TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.783     0.596    clk_TMDS
    SLICE_X105Y105       FDRE                                         r  TMDS_shift_blue_reg[6]/C
                         clock pessimism             -0.406     0.191    
                         clock uncertainty           -0.081     0.109    
    SLICE_X105Y105       FDRE (Setup_fdre_C_D)        0.032     0.141    TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.580ns (38.882%)  route 0.912ns (61.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.912    -0.802    encode_G/TMDS_shift_load
    SLICE_X111Y101       LUT3 (Prop_lut3_I1_O)        0.124    -0.678 r  encode_G/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.678    encode_G_n_1
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.081     0.187    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.032     0.219    TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.580ns (39.977%)  route 0.871ns (60.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.871    -0.843    encode_G/TMDS_shift_load
    SLICE_X111Y101       LUT3 (Prop_lut3_I1_O)        0.124    -0.719 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.719    encode_G_n_4
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.081     0.187    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.029     0.216    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.580ns (40.060%)  route 0.868ns (59.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.868    -0.846    encode_G/TMDS_shift_load
    SLICE_X111Y101       LUT3 (Prop_lut3_I1_O)        0.124    -0.722 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.722    encode_G_n_3
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.081     0.187    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.031     0.218    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.580ns (38.831%)  route 0.914ns (61.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.914    -0.800    TMDS_mod10[0]
    SLICE_X106Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.676 r  TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.676    TMDS_mod10[2]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.081     0.249    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.031     0.280    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.998%)  route 0.152ns (45.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.718    -0.461    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.152    -0.168    encode_R/Q[6]
    SLICE_X108Y104       LUT3 (Prop_lut3_I2_O)        0.045    -0.123 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    encode_R_n_4
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.198    -0.426    
                         clock uncertainty            0.081    -0.345    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.121    -0.224    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  TMDS_shift_red_reg[1]/Q
                         net (fo=1, routed)           0.151    -0.147    encode_R/Q[0]
    SLICE_X112Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.102 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    encode_R_n_10
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.994    -0.225    clk_TMDS
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.198    -0.423    
                         clock uncertainty            0.081    -0.342    
    SLICE_X112Y105       FDRE (Hold_fdre_C_D)         0.121    -0.221    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.719    -0.460    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  TMDS_shift_green_reg[4]/Q
                         net (fo=1, routed)           0.111    -0.208    encode_G/Q[3]
    SLICE_X111Y102       LUT3 (Prop_lut3_I2_O)        0.045    -0.163 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    encode_G_n_6
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.236    -0.460    
                         clock uncertainty            0.081    -0.379    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.091    -0.288    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.668%)  route 0.121ns (39.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.718    -0.461    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.121    -0.199    encode_R/Q[7]
    SLICE_X110Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.154 r  encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    encode_R_n_3
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.994    -0.225    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.236    -0.461    
                         clock uncertainty            0.081    -0.380    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.091    -0.289    TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.231%)  route 0.139ns (42.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.719    -0.460    clk_TMDS
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           0.139    -0.180    encode_G/Q[8]
    SLICE_X111Y101       LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  encode_G/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    encode_G_n_1
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.220    -0.444    
                         clock uncertainty            0.081    -0.363    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.092    -0.271    TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.177%)  route 0.139ns (42.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  TMDS_shift_blue_reg[1]/Q
                         net (fo=1, routed)           0.139    -0.182    encode_B/Q[0]
    SLICE_X107Y106       LUT3 (Prop_lut3_I2_O)        0.045    -0.137 r  encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    encode_B_n_9
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/C
                         clock pessimism             -0.218    -0.446    
                         clock uncertainty            0.081    -0.365    
    SLICE_X107Y106       FDRE (Hold_fdre_C_D)         0.091    -0.274    TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.312%)  route 0.149ns (41.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.149    -0.149    encode_R/Q[3]
    SLICE_X108Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.104 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    encode_R_n_7
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.218    -0.446    
                         clock uncertainty            0.081    -0.365    
    SLICE_X108Y105       FDRE (Hold_fdre_C_D)         0.121    -0.244    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.433%)  route 0.150ns (44.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.150    -0.171    TMDS_mod10[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I2_O)        0.045    -0.126 r  TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.126    TMDS_mod10[3]_i_2_n_0
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism             -0.218    -0.446    
                         clock uncertainty            0.081    -0.365    
    SLICE_X106Y104       FDRE (Hold_fdre_C_D)         0.091    -0.274    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.750%)  route 0.160ns (46.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.719    -0.460    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.160    -0.159    encode_G/Q[4]
    SLICE_X111Y102       LUT3 (Prop_lut3_I2_O)        0.045    -0.114 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    encode_G_n_5
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism             -0.220    -0.444    
                         clock uncertainty            0.081    -0.363    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.092    -0.271    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.984%)  route 0.165ns (47.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  TMDS_mod10_reg[3]/Q
                         net (fo=3, routed)           0.165    -0.156    TMDS_mod10[3]
    SLICE_X107Y105       LUT4 (Prop_lut4_I2_O)        0.045    -0.111 r  TMDS_shift_load_i_1/O
                         net (fo=1, routed)           0.000    -0.111    TMDS_shift_load_i_1_n_0
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
                         clock pessimism             -0.218    -0.446    
                         clock uncertainty            0.081    -0.365    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.091    -0.274    TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.856ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 1.844ns (21.167%)  route 6.868ns (78.833%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 23.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.949     5.595    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.150     5.745 r  encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.472     6.217    encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I2_O)        0.326     6.543 r  encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.543    encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.687    23.000    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[1]/C
                         clock pessimism             -0.524    22.476    
                         clock uncertainty           -0.107    22.369    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.031    22.400    encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         22.400    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                 15.856    

Slack (MET) :             15.881ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 1.844ns (21.226%)  route 6.843ns (78.774%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 23.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.949     5.595    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.150     5.745 r  encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.448     6.193    encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.326     6.519 r  encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.519    encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.687    23.000    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/C
                         clock pessimism             -0.524    22.476    
                         clock uncertainty           -0.107    22.369    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.031    22.400    encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         22.400    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                 15.881    

Slack (MET) :             15.905ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.707ns  (logic 1.839ns (21.121%)  route 6.868ns (78.879%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 23.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.949     5.595    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.150     5.745 r  encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.472     6.217    encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X113Y98        LUT5 (Prop_lut5_I0_O)        0.321     6.538 r  encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.538    encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.687    23.000    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[2]/C
                         clock pessimism             -0.524    22.476    
                         clock uncertainty           -0.107    22.369    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.075    22.444    encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         22.444    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 15.905    

Slack (MET) :             15.947ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 1.492ns (16.878%)  route 7.348ns (83.122%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.333     5.979    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I3_O)        0.124     6.103 r  encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.568     6.672    encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[5]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.043    22.618    encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         22.618    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                 15.947    

Slack (MET) :             16.305ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 1.492ns (17.640%)  route 6.966ns (82.360%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.183     5.829    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y100       LUT2 (Prop_lut2_I1_O)        0.124     5.953 r  encode_G/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.337     6.290    encode_G/TMDS[0]_i_1__1_n_0
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[0]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.067    22.594    encode_G/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         22.594    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 16.305    

Slack (MET) :             16.620ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 1.492ns (18.026%)  route 6.785ns (81.974%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 23.171 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.338     5.984    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X109Y101       LUT5 (Prop_lut5_I0_O)        0.124     6.108 r  encode_G/TMDS[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.108    encode_G/TMDS[1]_i_1__0_n_0
    SLICE_X109Y101       FDRE                                         r  encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.858    23.171    encode_G/clk_out1
    SLICE_X109Y101       FDRE                                         r  encode_G/TMDS_reg[1]/C
                         clock pessimism             -0.365    22.807    
                         clock uncertainty           -0.107    22.699    
    SLICE_X109Y101       FDRE (Setup_fdre_C_D)        0.029    22.728    encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         22.728    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 16.620    

Slack (MET) :             16.632ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 1.492ns (18.030%)  route 6.783ns (81.970%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.336     5.983    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X112Y101       LUT2 (Prop_lut2_I1_O)        0.124     6.107 r  encode_G/TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.107    encode_G/TMDS[3]_i_1__1_n_0
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[3]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.077    22.738    encode_G/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         22.738    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                 16.632    

Slack (MET) :             16.647ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 1.518ns (18.287%)  route 6.783ns (81.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.336     5.983    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X112Y101       LUT2 (Prop_lut2_I1_O)        0.150     6.133 r  encode_G/TMDS[7]_i_1__0/O
                         net (fo=1, routed)           0.000     6.133    encode_G/TMDS[7]_i_1__0_n_0
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[7]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.118    22.779    encode_G/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         22.779    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                 16.647    

Slack (MET) :             16.665ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 1.492ns (18.458%)  route 6.591ns (81.542%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          0.625     5.271    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I3_O)        0.124     5.395 r  encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.519     5.915    encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[2]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X110Y101       FDSE (Setup_fdse_C_D)       -0.081    22.580    encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         22.580    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                 16.665    

Slack (MET) :             16.754ns  (required time - arrival time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 1.492ns (18.405%)  route 6.615ns (81.595%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.056    -2.168    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDSE (Prop_fdse_C_Q)         0.518    -1.650 r  green_reg[6]/Q
                         net (fo=10, routed)          1.753     0.103    encode_G/green[6]
    SLICE_X111Y99        LUT3 (Prop_lut3_I0_O)        0.124     0.227 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.668     0.895    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.124     1.019 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          0.999     2.018    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X110Y101       LUT4 (Prop_lut4_I0_O)        0.152     2.170 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           1.332     3.501    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I4_O)        0.326     3.827 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           0.695     4.522    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X112Y98        LUT4 (Prop_lut4_I1_O)        0.124     4.646 r  encode_G/TMDS[1]_i_2__0/O
                         net (fo=13, routed)          1.168     5.814    encode_G/TMDS[9]_i_1__0_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I5_O)        0.124     5.938 r  encode_G/TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000     5.938    encode_G/TMDS[4]_i_1_n_0
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.861    23.174    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[4]/C
                         clock pessimism             -0.406    22.769    
                         clock uncertainty           -0.107    22.661    
    SLICE_X110Y101       FDSE (Setup_fdse_C_D)        0.031    22.692    encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         22.692    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 16.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.348 f  CounterY_reg[4]/Q
                         net (fo=15, routed)          0.115    -0.233    p_0_in[1]
    SLICE_X104Y103       LUT6 (Prop_lut6_I3_O)        0.045    -0.188 r  CounterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CounterY[2]_i_1_n_0
    SLICE_X104Y103       FDRE                                         r  CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X104Y103       FDRE                                         r  CounterY_reg[2]/C
                         clock pessimism             -0.222    -0.476    
                         clock uncertainty            0.107    -0.369    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.121    -0.248    CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 CounterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blue_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.225%)  route 0.145ns (50.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  CounterY_reg[6]/Q
                         net (fo=18, routed)          0.145    -0.203    CounterY_reg_n_0_[6]
    SLICE_X104Y104       FDSE                                         r  blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X104Y104       FDSE                                         r  blue_reg[6]/C
                         clock pessimism             -0.219    -0.473    
                         clock uncertainty            0.107    -0.366    
    SLICE_X104Y104       FDSE (Hold_fdse_C_D)         0.060    -0.306    blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 encode_B/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X104Y106       FDRE                                         r  encode_B/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.148    -0.341 r  encode_B/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.086    -0.256    encode_B/balance_acc[2]
    SLICE_X104Y106       LUT6 (Prop_lut6_I1_O)        0.098    -0.158 r  encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.158    encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X104Y106       FDRE                                         r  encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    encode_B/clk_out1
    SLICE_X104Y106       FDRE                                         r  encode_B/balance_acc_reg[3]/C
                         clock pessimism             -0.235    -0.489    
                         clock uncertainty            0.107    -0.382    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.121    -0.261    encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            green_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.412%)  route 0.176ns (48.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.718    -0.461    ja_1_OBUF
    SLICE_X107Y101       FDRE                                         r  CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  CounterX_reg[7]/Q
                         net (fo=11, routed)          0.176    -0.144    p_1_in[2]
    SLICE_X108Y102       LUT2 (Prop_lut2_I0_O)        0.045    -0.099 r  green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    green[7]_i_1_n_0
    SLICE_X108Y102       FDSE                                         r  green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.992    -0.227    ja_1_OBUF
    SLICE_X108Y102       FDSE                                         r  green_reg[7]/C
                         clock pessimism             -0.218    -0.445    
                         clock uncertainty            0.107    -0.338    
    SLICE_X108Y102       FDSE (Hold_fdse_C_D)         0.121    -0.217    green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.691    -0.488    ja_1_OBUF
    SLICE_X104Y102       FDRE                                         r  CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.148    -0.340 r  CounterY_reg[8]/Q
                         net (fo=6, routed)           0.101    -0.239    CounterY_reg_n_0_[8]
    SLICE_X104Y102       LUT6 (Prop_lut6_I2_O)        0.098    -0.141 r  CounterY[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.141    CounterY[10]_i_2_n_0
    SLICE_X104Y102       FDRE                                         r  CounterY_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.966    -0.253    ja_1_OBUF
    SLICE_X104Y102       FDRE                                         r  CounterY_reg[10]/C
                         clock pessimism             -0.235    -0.488    
                         clock uncertainty            0.107    -0.381    
    SLICE_X104Y102       FDRE (Hold_fdre_C_D)         0.121    -0.260    CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            red_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.242%)  route 0.177ns (48.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    ja_1_OBUF
    SLICE_X106Y103       FDRE                                         r  CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  CounterX_reg[0]/Q
                         net (fo=10, routed)          0.177    -0.144    CounterX_reg_n_0_[0]
    SLICE_X108Y103       LUT6 (Prop_lut6_I4_O)        0.045    -0.099 r  red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    red[2]_i_1_n_0
    SLICE_X108Y103       FDSE                                         r  red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.991    -0.228    ja_1_OBUF
    SLICE_X108Y103       FDSE                                         r  red_reg[2]/C
                         clock pessimism             -0.218    -0.446    
                         clock uncertainty            0.107    -0.339    
    SLICE_X108Y103       FDSE (Hold_fdse_C_D)         0.120    -0.219    red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X104Y103       FDRE                                         r  CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  CounterY_reg[0]/Q
                         net (fo=11, routed)          0.140    -0.185    CounterY_reg_n_0_[0]
    SLICE_X105Y103       LUT5 (Prop_lut5_I2_O)        0.048    -0.137 r  CounterY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    CounterY[4]_i_1_n_0
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[4]/C
                         clock pessimism             -0.222    -0.476    
                         clock uncertainty            0.107    -0.369    
    SLICE_X105Y103       FDRE (Hold_fdre_C_D)         0.105    -0.264    CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  CounterY_reg[5]/Q
                         net (fo=12, routed)          0.146    -0.202    CounterY_reg_n_0_[5]
    SLICE_X105Y103       LUT6 (Prop_lut6_I0_O)        0.045    -0.157 r  CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    CounterY[5]_i_1_n_0
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.965    -0.254    ja_1_OBUF
    SLICE_X105Y103       FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism             -0.235    -0.489    
                         clock uncertainty            0.107    -0.382    
    SLICE_X105Y103       FDRE (Hold_fdre_C_D)         0.092    -0.290    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.637    -0.542    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.115    -0.300    encode_G/balance_acc[2]
    SLICE_X113Y98        LUT6 (Prop_lut6_I1_O)        0.098    -0.202 r  encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.202    encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.909    -0.310    encode_G/clk_out1
    SLICE_X113Y98        FDRE                                         r  encode_G/balance_acc_reg[3]/C
                         clock pessimism             -0.233    -0.542    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y98        FDRE (Hold_fdre_C_D)         0.092    -0.343    encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.086%)  route 0.171ns (47.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.718    -0.461    ja_1_OBUF
    SLICE_X107Y101       FDRE                                         r  CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  CounterX_reg[5]/Q
                         net (fo=14, routed)          0.171    -0.149    p_1_in[0]
    SLICE_X107Y102       LUT6 (Prop_lut6_I3_O)        0.045    -0.104 r  CounterX[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    CounterX[9]_i_1_n_0
    SLICE_X107Y102       FDRE                                         r  CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.992    -0.227    ja_1_OBUF
    SLICE_X107Y102       FDRE                                         r  CounterX_reg[9]/C
                         clock pessimism             -0.218    -0.445    
                         clock uncertainty            0.107    -0.338    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.092    -0.246    CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            5  Failing Endpoints,  Worst Slack       -0.072ns,  Total Violation       -0.212ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.718ns (36.375%)  route 1.256ns (63.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.057    -2.167    encode_R/clk_out1
    SLICE_X111Y105       FDRE                                         r  encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.419    -1.748 r  encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.256    -0.492    encode_R/TMDS[7]
    SLICE_X110Y105       LUT3 (Prop_lut3_I0_O)        0.299    -0.193 r  encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    encode_R_n_3
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.860     0.673    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.740    -0.067    
                         clock uncertainty           -0.227    -0.295    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.029    -0.266    TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.580ns (29.445%)  route 1.390ns (70.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.057    -2.167    encode_R/clk_out1
    SLICE_X111Y105       FDSE                                         r  encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.711 r  encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.390    -0.322    encode_R/TMDS[8]
    SLICE_X110Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.198 r  encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    encode_R_n_2
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.860     0.673    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.740    -0.067    
                         clock uncertainty           -0.227    -0.295    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.031    -0.264    TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.264    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.715ns (35.212%)  route 1.316ns (64.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.977    -2.247    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.828 r  encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.316    -0.513    encode_B/TMDS_reg_n_0_[9]
    SLICE_X106Y106       LUT2 (Prop_lut2_I1_O)        0.296    -0.217 r  encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    encode_B_n_0
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[9]/C
                         clock pessimism             -0.740    -0.070    
                         clock uncertainty           -0.227    -0.298    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)        0.029    -0.269    TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.773ns (40.298%)  route 1.145ns (59.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.058    -2.166    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.478    -1.688 r  encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.145    -0.543    encode_G/TMDS_reg_n_0_[7]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.295    -0.248 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    encode_G_n_2
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.227    -0.294    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.031    -0.263    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.580ns (27.567%)  route 1.524ns (72.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.866    -2.358    encode_G/clk_out1
    SLICE_X111Y99        FDSE                                         r  encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDSE (Prop_fdse_C_Q)         0.456    -1.902 r  encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.524    -0.378    encode_G/TMDS_reg_n_0_[6]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.124    -0.254 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    encode_G_n_3
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.227    -0.294    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.031    -0.263    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.718ns (37.730%)  route 1.185ns (62.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.058    -2.166    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.419    -1.747 r  encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.185    -0.562    encode_G/TMDS_reg_n_0_[9]
    SLICE_X110Y102       LUT2 (Prop_lut2_I1_O)        0.299    -0.263 r  encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    encode_G_n_0
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[9]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.227    -0.294    
    SLICE_X110Y102       FDRE (Setup_fdre_C_D)        0.032    -0.262    TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.642ns (33.871%)  route 1.253ns (66.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.058    -2.166    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518    -1.648 r  encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.253    -0.395    encode_G/TMDS_reg_n_0_[3]
    SLICE_X111Y102       LUT3 (Prop_lut3_I0_O)        0.124    -0.271 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    encode_G_n_6
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.227    -0.294    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)        0.029    -0.265    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.265    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.642ns (32.547%)  route 1.331ns (67.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.977    -2.247    encode_B/clk_out1
    SLICE_X104Y105       FDRE                                         r  encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y105       FDRE (Prop_fdre_C_Q)         0.518    -1.729 r  encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.331    -0.399    encode_B/TMDS_reg_n_0_[1]
    SLICE_X107Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.275 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    encode_B_n_8
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.740    -0.070    
                         clock uncertainty           -0.227    -0.298    
    SLICE_X107Y105       FDRE (Setup_fdre_C_D)        0.031    -0.267    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.580ns (29.637%)  route 1.377ns (70.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.977    -2.247    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.791 r  encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.377    -0.414    encode_B/TMDS_reg_n_0_[7]
    SLICE_X106Y106       LUT3 (Prop_lut3_I0_O)        0.124    -0.290 r  encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    encode_B_n_2
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.740    -0.070    
                         clock uncertainty           -0.227    -0.298    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)        0.031    -0.267    TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.157%)  route 1.343ns (69.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.057    -2.167    encode_R/clk_out1
    SLICE_X111Y105       FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.343    -0.368    encode_R/TMDS[0]
    SLICE_X112Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.244 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    encode_R_n_10
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.860     0.673    clk_TMDS
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.740    -0.067    
                         clock uncertainty           -0.227    -0.295    
    SLICE_X112Y105       FDRE (Setup_fdre_C_D)        0.081    -0.214    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.436%)  route 0.545ns (74.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.545     0.197    encode_B/TMDS_reg_n_0_[8]
    SLICE_X106Y106       LUT3 (Prop_lut3_I0_O)        0.045     0.242 r  encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.242    encode_B_n_1
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.227     0.099    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.092     0.191    TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.293%)  route 0.549ns (74.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    encode_R/clk_out1
    SLICE_X109Y104       FDSE                                         r  encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDSE (Prop_fdse_C_Q)         0.141    -0.321 r  encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.549     0.228    encode_R/TMDS[2]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  encode_R/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.273    encode_R_n_8
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[2]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.227     0.099    
    SLICE_X108Y105       FDRE (Hold_fdre_C_D)         0.121     0.220    TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.268%)  route 0.550ns (74.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.550     0.202    encode_B/TMDS_reg_n_0_[0]
    SLICE_X107Y106       LUT3 (Prop_lut3_I0_O)        0.045     0.247 r  encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.247    encode_B_n_9
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.227     0.099    
    SLICE_X107Y106       FDRE (Hold_fdre_C_D)         0.091     0.190    TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.091%)  route 0.527ns (73.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.719    -0.460    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.319 r  encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.527     0.208    encode_G/TMDS_reg_n_0_[2]
    SLICE_X110Y102       LUT3 (Prop_lut3_I0_O)        0.045     0.253 r  encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.253    encode_G_n_7
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[2]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.227     0.103    
    SLICE_X110Y102       FDRE (Hold_fdre_C_D)         0.092     0.195    TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.209ns (28.299%)  route 0.530ns (71.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X104Y105       FDRE                                         r  encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.530     0.205    encode_B/TMDS_reg_n_0_[1]
    SLICE_X107Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.250 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.250    encode_B_n_8
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.227     0.099    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.092     0.191    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.047%)  route 0.557ns (74.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    encode_R/clk_out1
    SLICE_X109Y104       FDSE                                         r  encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDSE (Prop_fdse_C_Q)         0.141    -0.321 r  encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.557     0.236    encode_R/TMDS[6]
    SLICE_X108Y104       LUT3 (Prop_lut3_I0_O)        0.045     0.281 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.281    encode_R_n_4
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.227     0.099    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.121     0.220    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.042%)  route 0.557ns (74.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    encode_R/clk_out1
    SLICE_X109Y104       FDRE                                         r  encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.557     0.236    encode_R/TMDS[5]
    SLICE_X108Y104       LUT3 (Prop_lut3_I0_O)        0.045     0.281 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.281    encode_R_n_5
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.227     0.099    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.121     0.220    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.223%)  route 0.615ns (76.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.637    -0.542    encode_G/clk_out1
    SLICE_X111Y99        FDSE                                         r  encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.615     0.214    encode_G/TMDS_reg_n_0_[6]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.045     0.259 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.259    encode_G_n_3
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.227     0.103    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.092     0.195    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.886%)  route 0.533ns (74.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.719    -0.460    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.319 r  encode_G/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.533     0.214    encode_G/TMDS_reg_n_0_[4]
    SLICE_X111Y102       LUT3 (Prop_lut3_I0_O)        0.045     0.259 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.259    encode_G_n_5
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.227     0.103    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.092     0.195    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.226ns (31.487%)  route 0.492ns (68.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.719    -0.460    encode_G/clk_out1
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.128    -0.332 r  encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.492     0.160    encode_G/TMDS_reg_n_0_[5]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.098     0.258 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.258    encode_G_n_4
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.227     0.103    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.091     0.194    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.035%)  route 1.289ns (68.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.593    -0.300    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[0]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.081     0.249    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429    -0.180    TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.035%)  route 1.289ns (68.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.593    -0.300    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.081     0.249    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429    -0.180    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.035%)  route 1.289ns (68.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.593    -0.300    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.081     0.249    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429    -0.180    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.580ns (31.877%)  route 1.239ns (68.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.696    -1.017    TMDS_mod10[2]
    SLICE_X106Y105       LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.543    -0.350    TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism             -0.365     0.306    
                         clock uncertainty           -0.081     0.224    
    SLICE_X106Y104       FDRE (Setup_fdre_C_R)       -0.429    -0.205    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.580ns (35.612%)  route 1.049ns (64.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.049    -0.665    encode_G/TMDS_shift_load
    SLICE_X111Y102       LUT3 (Prop_lut3_I1_O)        0.124    -0.541 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.541    encode_G_n_5
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.081     0.187    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)        0.031     0.218    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.580ns (39.027%)  route 0.906ns (60.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 0.596 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.906    -0.807    encode_B/TMDS_shift_load
    SLICE_X105Y105       LUT3 (Prop_lut3_I1_O)        0.124    -0.683 r  encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.683    encode_B_n_3
    SLICE_X105Y105       FDRE                                         r  TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.783     0.596    clk_TMDS
    SLICE_X105Y105       FDRE                                         r  TMDS_shift_blue_reg[6]/C
                         clock pessimism             -0.406     0.191    
                         clock uncertainty           -0.081     0.109    
    SLICE_X105Y105       FDRE (Setup_fdre_C_D)        0.032     0.141    TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.580ns (38.882%)  route 0.912ns (61.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.912    -0.802    encode_G/TMDS_shift_load
    SLICE_X111Y101       LUT3 (Prop_lut3_I1_O)        0.124    -0.678 r  encode_G/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.678    encode_G_n_1
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.081     0.187    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.032     0.219    TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.580ns (39.977%)  route 0.871ns (60.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.871    -0.843    encode_G/TMDS_shift_load
    SLICE_X111Y101       LUT3 (Prop_lut3_I1_O)        0.124    -0.719 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.719    encode_G_n_4
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.081     0.187    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.029     0.216    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.580ns (40.060%)  route 0.868ns (59.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.868    -0.846    encode_G/TMDS_shift_load
    SLICE_X111Y101       LUT3 (Prop_lut3_I1_O)        0.124    -0.722 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.722    encode_G_n_3
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.406     0.269    
                         clock uncertainty           -0.081     0.187    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.031     0.218    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.580ns (38.831%)  route 0.914ns (61.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          2.055    -2.169    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.914    -0.800    TMDS_mod10[0]
    SLICE_X106Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.676 r  TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.676    TMDS_mod10[2]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism             -0.340     0.331    
                         clock uncertainty           -0.081     0.249    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.031     0.280    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.998%)  route 0.152ns (45.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.718    -0.461    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.152    -0.168    encode_R/Q[6]
    SLICE_X108Y104       LUT3 (Prop_lut3_I2_O)        0.045    -0.123 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    encode_R_n_4
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.198    -0.426    
                         clock uncertainty            0.081    -0.345    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.121    -0.224    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  TMDS_shift_red_reg[1]/Q
                         net (fo=1, routed)           0.151    -0.147    encode_R/Q[0]
    SLICE_X112Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.102 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    encode_R_n_10
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.994    -0.225    clk_TMDS
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.198    -0.423    
                         clock uncertainty            0.081    -0.342    
    SLICE_X112Y105       FDRE (Hold_fdre_C_D)         0.121    -0.221    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.719    -0.460    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  TMDS_shift_green_reg[4]/Q
                         net (fo=1, routed)           0.111    -0.208    encode_G/Q[3]
    SLICE_X111Y102       LUT3 (Prop_lut3_I2_O)        0.045    -0.163 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    encode_G_n_6
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.236    -0.460    
                         clock uncertainty            0.081    -0.379    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.091    -0.288    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.668%)  route 0.121ns (39.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.718    -0.461    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.121    -0.199    encode_R/Q[7]
    SLICE_X110Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.154 r  encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    encode_R_n_3
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.994    -0.225    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.236    -0.461    
                         clock uncertainty            0.081    -0.380    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.091    -0.289    TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.231%)  route 0.139ns (42.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.719    -0.460    clk_TMDS
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           0.139    -0.180    encode_G/Q[8]
    SLICE_X111Y101       LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  encode_G/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    encode_G_n_1
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.220    -0.444    
                         clock uncertainty            0.081    -0.363    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.092    -0.271    TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.177%)  route 0.139ns (42.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  TMDS_shift_blue_reg[1]/Q
                         net (fo=1, routed)           0.139    -0.182    encode_B/Q[0]
    SLICE_X107Y106       LUT3 (Prop_lut3_I2_O)        0.045    -0.137 r  encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    encode_B_n_9
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/C
                         clock pessimism             -0.218    -0.446    
                         clock uncertainty            0.081    -0.365    
    SLICE_X107Y106       FDRE (Hold_fdre_C_D)         0.091    -0.274    TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.312%)  route 0.149ns (41.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.149    -0.149    encode_R/Q[3]
    SLICE_X108Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.104 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    encode_R_n_7
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.218    -0.446    
                         clock uncertainty            0.081    -0.365    
    SLICE_X108Y105       FDRE (Hold_fdre_C_D)         0.121    -0.244    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.433%)  route 0.150ns (44.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X106Y105       FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.150    -0.171    TMDS_mod10[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I2_O)        0.045    -0.126 r  TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.126    TMDS_mod10[3]_i_2_n_0
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism             -0.218    -0.446    
                         clock uncertainty            0.081    -0.365    
    SLICE_X106Y104       FDRE (Hold_fdre_C_D)         0.091    -0.274    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.750%)  route 0.160ns (46.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.719    -0.460    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.160    -0.159    encode_G/Q[4]
    SLICE_X111Y102       LUT3 (Prop_lut3_I2_O)        0.045    -0.114 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    encode_G_n_5
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism             -0.220    -0.444    
                         clock uncertainty            0.081    -0.363    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.092    -0.271    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.984%)  route 0.165ns (47.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.462    clk_TMDS
    SLICE_X106Y104       FDRE                                         r  TMDS_mod10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  TMDS_mod10_reg[3]/Q
                         net (fo=3, routed)           0.165    -0.156    TMDS_mod10[3]
    SLICE_X107Y105       LUT4 (Prop_lut4_I2_O)        0.045    -0.111 r  TMDS_shift_load_i_1/O
                         net (fo=1, routed)           0.000    -0.111    TMDS_shift_load_i_1_n_0
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_load_reg/C
                         clock pessimism             -0.218    -0.446    
                         clock uncertainty            0.081    -0.365    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.091    -0.274    TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            5  Failing Endpoints,  Worst Slack       -0.071ns,  Total Violation       -0.205ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.718ns (36.375%)  route 1.256ns (63.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.057    -2.167    encode_R/clk_out1
    SLICE_X111Y105       FDRE                                         r  encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.419    -1.748 r  encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.256    -0.492    encode_R/TMDS[7]
    SLICE_X110Y105       LUT3 (Prop_lut3_I0_O)        0.299    -0.193 r  encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    encode_R_n_3
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.860     0.673    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.740    -0.067    
                         clock uncertainty           -0.226    -0.293    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.029    -0.264    TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.264    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.580ns (29.445%)  route 1.390ns (70.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.057    -2.167    encode_R/clk_out1
    SLICE_X111Y105       FDSE                                         r  encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.711 r  encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.390    -0.322    encode_R/TMDS[8]
    SLICE_X110Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.198 r  encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    encode_R_n_2
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.860     0.673    clk_TMDS
    SLICE_X110Y105       FDRE                                         r  TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.740    -0.067    
                         clock uncertainty           -0.226    -0.293    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.031    -0.262    TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.715ns (35.212%)  route 1.316ns (64.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.977    -2.247    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.828 r  encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.316    -0.513    encode_B/TMDS_reg_n_0_[9]
    SLICE_X106Y106       LUT2 (Prop_lut2_I1_O)        0.296    -0.217 r  encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    encode_B_n_0
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[9]/C
                         clock pessimism             -0.740    -0.070    
                         clock uncertainty           -0.226    -0.296    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)        0.029    -0.267    TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.773ns (40.298%)  route 1.145ns (59.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.058    -2.166    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.478    -1.688 r  encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.145    -0.543    encode_G/TMDS_reg_n_0_[7]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.295    -0.248 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    encode_G_n_2
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.226    -0.292    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.031    -0.261    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.580ns (27.567%)  route 1.524ns (72.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.866    -2.358    encode_G/clk_out1
    SLICE_X111Y99        FDSE                                         r  encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDSE (Prop_fdse_C_Q)         0.456    -1.902 r  encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.524    -0.378    encode_G/TMDS_reg_n_0_[6]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.124    -0.254 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    encode_G_n_3
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.226    -0.292    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)        0.031    -0.261    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.718ns (37.730%)  route 1.185ns (62.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.058    -2.166    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.419    -1.747 r  encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.185    -0.562    encode_G/TMDS_reg_n_0_[9]
    SLICE_X110Y102       LUT2 (Prop_lut2_I1_O)        0.299    -0.263 r  encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    encode_G_n_0
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[9]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.226    -0.292    
    SLICE_X110Y102       FDRE (Setup_fdre_C_D)        0.032    -0.260    TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.642ns (33.871%)  route 1.253ns (66.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 0.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.058    -2.166    encode_G/clk_out1
    SLICE_X112Y101       FDRE                                         r  encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518    -1.648 r  encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.253    -0.395    encode_G/TMDS_reg_n_0_[3]
    SLICE_X111Y102       LUT3 (Prop_lut3_I0_O)        0.124    -0.271 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    encode_G_n_6
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.861     0.674    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.740    -0.066    
                         clock uncertainty           -0.226    -0.292    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)        0.029    -0.263    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.642ns (32.547%)  route 1.331ns (67.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.977    -2.247    encode_B/clk_out1
    SLICE_X104Y105       FDRE                                         r  encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y105       FDRE (Prop_fdre_C_Q)         0.518    -1.729 r  encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.331    -0.399    encode_B/TMDS_reg_n_0_[1]
    SLICE_X107Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.275 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    encode_B_n_8
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.740    -0.070    
                         clock uncertainty           -0.226    -0.296    
    SLICE_X107Y105       FDRE (Setup_fdre_C_D)        0.031    -0.265    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.265    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.580ns (29.637%)  route 1.377ns (70.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 0.670 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          1.977    -2.247    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.791 r  encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.377    -0.414    encode_B/TMDS_reg_n_0_[7]
    SLICE_X106Y106       LUT3 (Prop_lut3_I0_O)        0.124    -0.290 r  encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    encode_B_n_2
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.857     0.670    clk_TMDS
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.740    -0.070    
                         clock uncertainty           -0.226    -0.296    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)        0.031    -0.265    TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.265    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.157%)  route 1.343ns (69.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          2.057    -2.167    encode_R/clk_out1
    SLICE_X111Y105       FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.343    -0.368    encode_R/TMDS[0]
    SLICE_X112Y105       LUT3 (Prop_lut3_I0_O)        0.124    -0.244 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    encode_R_n_10
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.880 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.061    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -3.285 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -1.278    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.187 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          1.860     0.673    clk_TMDS
    SLICE_X112Y105       FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.740    -0.067    
                         clock uncertainty           -0.226    -0.293    
    SLICE_X112Y105       FDRE (Setup_fdre_C_D)        0.081    -0.212    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.436%)  route 0.545ns (74.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.545     0.197    encode_B/TMDS_reg_n_0_[8]
    SLICE_X106Y106       LUT3 (Prop_lut3_I0_O)        0.045     0.242 r  encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.242    encode_B_n_1
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X106Y106       FDRE                                         r  TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.226     0.097    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.092     0.189    TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.293%)  route 0.549ns (74.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    encode_R/clk_out1
    SLICE_X109Y104       FDSE                                         r  encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDSE (Prop_fdse_C_Q)         0.141    -0.321 r  encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.549     0.228    encode_R/TMDS[2]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  encode_R/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.273    encode_R_n_8
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y105       FDRE                                         r  TMDS_shift_red_reg[2]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.226     0.097    
    SLICE_X108Y105       FDRE (Hold_fdre_C_D)         0.121     0.218    TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.268%)  route 0.550ns (74.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X105Y106       FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.550     0.202    encode_B/TMDS_reg_n_0_[0]
    SLICE_X107Y106       LUT3 (Prop_lut3_I0_O)        0.045     0.247 r  encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.247    encode_B_n_9
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y106       FDRE                                         r  TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.226     0.097    
    SLICE_X107Y106       FDRE (Hold_fdre_C_D)         0.091     0.188    TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.091%)  route 0.527ns (73.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.719    -0.460    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.319 r  encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.527     0.208    encode_G/TMDS_reg_n_0_[2]
    SLICE_X110Y102       LUT3 (Prop_lut3_I0_O)        0.045     0.253 r  encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.253    encode_G_n_7
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X110Y102       FDRE                                         r  TMDS_shift_green_reg[2]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.226     0.101    
    SLICE_X110Y102       FDRE (Hold_fdre_C_D)         0.092     0.193    TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.209ns (28.299%)  route 0.530ns (71.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.690    -0.489    encode_B/clk_out1
    SLICE_X104Y105       FDRE                                         r  encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.530     0.205    encode_B/TMDS_reg_n_0_[1]
    SLICE_X107Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.250 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.250    encode_B_n_8
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X107Y105       FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.226     0.097    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.092     0.189    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.047%)  route 0.557ns (74.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    encode_R/clk_out1
    SLICE_X109Y104       FDSE                                         r  encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDSE (Prop_fdse_C_Q)         0.141    -0.321 r  encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.557     0.236    encode_R/TMDS[6]
    SLICE_X108Y104       LUT3 (Prop_lut3_I0_O)        0.045     0.281 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.281    encode_R_n_4
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.226     0.097    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.121     0.218    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.042%)  route 0.557ns (74.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.717    -0.462    encode_R/clk_out1
    SLICE_X109Y104       FDRE                                         r  encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.557     0.236    encode_R/TMDS[5]
    SLICE_X108Y104       LUT3 (Prop_lut3_I0_O)        0.045     0.281 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.281    encode_R_n_5
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.228    clk_TMDS
    SLICE_X108Y104       FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.226     0.097    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.121     0.218    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.223%)  route 0.615ns (76.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.637    -0.542    encode_G/clk_out1
    SLICE_X111Y99        FDSE                                         r  encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.615     0.214    encode_G/TMDS_reg_n_0_[6]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.045     0.259 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.259    encode_G_n_3
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.226     0.101    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.092     0.193    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.886%)  route 0.533ns (74.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.719    -0.460    encode_G/clk_out1
    SLICE_X110Y101       FDSE                                         r  encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.319 r  encode_G/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.533     0.214    encode_G/TMDS_reg_n_0_[4]
    SLICE_X111Y102       LUT3 (Prop_lut3_I0_O)        0.045     0.259 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.259    encode_G_n_5
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y102       FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.226     0.101    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.092     0.193    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.226ns (31.487%)  route 0.492ns (68.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk125_25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk125_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk125_25/inst/clkout1_buf/O
                         net (fo=95, routed)          0.719    -0.460    encode_G/clk_out1
    SLICE_X110Y101       FDRE                                         r  encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.128    -0.332 r  encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.492     0.160    encode_G/TMDS_reg_n_0_[5]
    SLICE_X111Y101       LUT3 (Prop_lut3_I0_O)        0.098     0.258 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.258    encode_G_n_4
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk125_25/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk125_25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk125_25/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk125_25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk125_25/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk125_25/inst/clkout2_buf/O
                         net (fo=35, routed)          0.995    -0.224    clk_TMDS
    SLICE_X111Y101       FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.099    -0.125    
                         clock uncertainty            0.226     0.101    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.091     0.192    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.065    





