{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726809606728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726809606728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 00:20:06 2024 " "Processing started: Fri Sep 20 00:20:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726809606728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726809606728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchitop " "Command: quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchitop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726809606728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726809607064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726809607064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809616626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726809616626 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "procesador.v " "Can't analyze file -- file procesador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726809616629 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "divisor_btn.v " "Can't analyze file -- file divisor_btn.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726809616633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_module.v 1 1 " "Found 1 design units, including 1 entities, in source file test_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_module " "Found entity 1: test_module" {  } { { "test_module.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/test_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809616634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726809616634 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "test_module test_module.v(11) " "Verilog HDL Parameter Declaration warning at test_module.v(11): Parameter Declaration in module \"test_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "test_module.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/test_module.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1726809616635 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tamagotchitop.v(89) " "Verilog HDL Module Instantiation warning at tamagotchitop.v(89): ignored dangling comma in List of Port Connections" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 89 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1726809616694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tamagotchitop.v 1 1 " "Using design file tamagotchitop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tamagotchitop " "Found entity 1: tamagotchitop" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809616694 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726809616694 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led tamagotchitop.v(115) " "Verilog HDL Implicit Net warning at tamagotchitop.v(115): created implicit net for \"led\"" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726809616694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tamagotchitop " "Elaborating entity \"tamagotchitop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726809616695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_module test_module:test_top " "Elaborating entity \"test_module\" for hierarchy \"test_module:test_top\"" {  } { { "tamagotchitop.v" "test_top" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726809616696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 test_module.v(31) " "Verilog HDL assignment warning at test_module.v(31): truncated value with size 32 to match size of target (28)" {  } { { "test_module.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/test_module.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616697 "|tamagotchitop|test_module:test_top"}
{ "Warning" "WSGN_SEARCH_FILE" "sensores.v 1 1 " "Using design file sensores.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sensores " "Found entity 1: Sensores" {  } { { "sensores.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/sensores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809616708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726809616708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensores Sensores:sensores " "Elaborating entity \"Sensores\" for hierarchy \"Sensores:sensores\"" {  } { { "tamagotchitop.v" "sensores" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726809616708 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dht.v(67) " "Verilog HDL information at dht.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726809616719 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dht.v(87) " "Verilog HDL information at dht.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726809616719 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dht.v 1 1 " "Using design file dht.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dht " "Found entity 1: dht" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809616720 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726809616720 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 dht.v(63) " "Verilog HDL Implicit Net warning at dht.v(63): created implicit net for \"clk2\"" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726809616720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht Sensores:sensores\|dht:temp " "Elaborating entity \"dht\" for hierarchy \"Sensores:sensores\|dht:temp\"" {  } { { "sensores.v" "temp" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/sensores.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726809616720 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temperature dht.v(19) " "Verilog HDL or VHDL warning at dht.v(19): object \"temperature\" assigned a value but never read" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726809616723 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "temperature dht.v(43) " "Verilog HDL warning at dht.v(43): initial value for variable temperature should be constant" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 43 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1726809616723 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 dht.v(73) " "Verilog HDL assignment warning at dht.v(73): truncated value with size 32 to match size of target (24)" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616723 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dht.v(163) " "Verilog HDL assignment warning at dht.v(163): truncated value with size 32 to match size of target (6)" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616723 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht.v(188) " "Verilog HDL assignment warning at dht.v(188): truncated value with size 32 to match size of target (4)" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616723 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht.v(189) " "Verilog HDL assignment warning at dht.v(189): truncated value with size 32 to match size of target (4)" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616723 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor Sensores:sensores\|dht:temp\|divisor:div_dht " "Elaborating entity \"divisor\" for hierarchy \"Sensores:sensores\|dht:temp\|divisor:div_dht\"" {  } { { "dht.v" "div_dht" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726809616724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 divisor.v(27) " "Verilog HDL assignment warning at divisor.v(27): truncated value with size 32 to match size of target (23)" {  } { { "divisor.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/divisor.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616724 "|tamagotchitop|Sensores:sensores|dht:temp|divisor:div_dht"}
{ "Warning" "WSGN_SEARCH_FILE" "infrarojo.v 1 1 " "Using design file infrarojo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Infrarojo " "Found entity 1: Infrarojo" {  } { { "infrarojo.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/infrarojo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809616735 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726809616735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Infrarojo Sensores:sensores\|Infrarojo:prox " "Elaborating entity \"Infrarojo\" for hierarchy \"Sensores:sensores\|Infrarojo:prox\"" {  } { { "sensores.v" "prox" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/sensores.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726809616736 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fotoresistencia.v 1 1 " "Using design file fotoresistencia.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Fotoresistencia " "Found entity 1: Fotoresistencia" {  } { { "fotoresistencia.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/fotoresistencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809616747 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726809616747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fotoresistencia Sensores:sensores\|Fotoresistencia:luz " "Elaborating entity \"Fotoresistencia\" for hierarchy \"Sensores:sensores\|Fotoresistencia:luz\"" {  } { { "sensores.v" "luz" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/sensores.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726809616747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE bancoregistro.v(23) " "Verilog HDL Declaration information at bancoregistro.v(23): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726809616760 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bancoregistro.v 1 1 " "Using design file bancoregistro.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistro " "Found entity 1: BancoRegistro" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809616761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726809616761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistro BancoRegistro:registros " "Elaborating entity \"BancoRegistro\" for hierarchy \"BancoRegistro:registros\"" {  } { { "tamagotchitop.v" "registros" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726809616763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bancoregistro.v(132) " "Verilog HDL assignment warning at bancoregistro.v(132): truncated value with size 32 to match size of target (6)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616765 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(154) " "Verilog HDL assignment warning at bancoregistro.v(154): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616766 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(155) " "Verilog HDL assignment warning at bancoregistro.v(155): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616766 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(156) " "Verilog HDL assignment warning at bancoregistro.v(156): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616766 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(157) " "Verilog HDL assignment warning at bancoregistro.v(157): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616766 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bancoregistro.v(163) " "Verilog HDL assignment warning at bancoregistro.v(163): truncated value with size 32 to match size of target (4)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616767 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bancoregistro.v(169) " "Verilog HDL assignment warning at bancoregistro.v(169): truncated value with size 32 to match size of target (4)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616767 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(179) " "Verilog HDL assignment warning at bancoregistro.v(179): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616767 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(180) " "Verilog HDL assignment warning at bancoregistro.v(180): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616767 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(181) " "Verilog HDL assignment warning at bancoregistro.v(181): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616767 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(182) " "Verilog HDL assignment warning at bancoregistro.v(182): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616767 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bancoregistro.v(184) " "Verilog HDL assignment warning at bancoregistro.v(184): truncated value with size 32 to match size of target (6)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616768 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bancoregistro.v(185) " "Verilog HDL assignment warning at bancoregistro.v(185): truncated value with size 4 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616768 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bancoregistro.v(186) " "Verilog HDL assignment warning at bancoregistro.v(186): truncated value with size 4 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616768 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bancoregistro.v(187) " "Verilog HDL assignment warning at bancoregistro.v(187): truncated value with size 4 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616768 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bancoregistro.v(188) " "Verilog HDL assignment warning at bancoregistro.v(188): truncated value with size 4 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616768 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bancoregistro.v(191) " "Verilog HDL assignment warning at bancoregistro.v(191): truncated value with size 32 to match size of target (4)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616768 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(197) " "Verilog HDL assignment warning at bancoregistro.v(197): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616769 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(198) " "Verilog HDL assignment warning at bancoregistro.v(198): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616769 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(199) " "Verilog HDL assignment warning at bancoregistro.v(199): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616770 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(200) " "Verilog HDL assignment warning at bancoregistro.v(200): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616770 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(210) " "Verilog HDL assignment warning at bancoregistro.v(210): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616770 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(211) " "Verilog HDL assignment warning at bancoregistro.v(211): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616770 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(212) " "Verilog HDL assignment warning at bancoregistro.v(212): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616771 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(213) " "Verilog HDL assignment warning at bancoregistro.v(213): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616771 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bancoregistro.v(214) " "Verilog HDL assignment warning at bancoregistro.v(214): truncated value with size 32 to match size of target (6)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616771 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bancoregistro.v(215) " "Verilog HDL assignment warning at bancoregistro.v(215): truncated value with size 32 to match size of target (4)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616771 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(221) " "Verilog HDL assignment warning at bancoregistro.v(221): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616772 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(222) " "Verilog HDL assignment warning at bancoregistro.v(222): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616772 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "datOutSalud bancoregistro.v(25) " "Output port \"datOutSalud\" at bancoregistro.v(25) has no driver" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726809616776 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "datOutAnimo bancoregistro.v(26) " "Output port \"datOutAnimo\" at bancoregistro.v(26) has no driver" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726809616776 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "datOutComida bancoregistro.v(27) " "Output port \"datOutComida\" at bancoregistro.v(27) has no driver" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726809616776 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "datOutEnergia bancoregistro.v(28) " "Output port \"datOutEnergia\" at bancoregistro.v(28) has no driver" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726809616776 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "datOutdias bancoregistro.v(30) " "Output port \"datOutdias\" at bancoregistro.v(30) has no driver" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726809616776 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 1 1 " "Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809616825 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726809616825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayh " "Elaborating entity \"display\" for hierarchy \"display:displayh\"" {  } { { "tamagotchitop.v" "displayh" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726809616826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 display.v(41) " "Verilog HDL assignment warning at display.v(41): truncated value with size 32 to match size of target (27)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616827 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(53) " "Verilog HDL assignment warning at display.v(53): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616827 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display.v(57) " "Verilog HDL assignment warning at display.v(57): truncated value with size 32 to match size of target (3)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616827 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(58) " "Verilog HDL assignment warning at display.v(58): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616827 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(62) " "Verilog HDL assignment warning at display.v(62): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616827 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(62) " "Verilog HDL assignment warning at display.v(62): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616827 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(63) " "Verilog HDL assignment warning at display.v(63): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616827 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(63) " "Verilog HDL assignment warning at display.v(63): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616827 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(64) " "Verilog HDL assignment warning at display.v(64): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616827 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(66) " "Verilog HDL assignment warning at display.v(66): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616827 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(67) " "Verilog HDL assignment warning at display.v(67): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616827 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(68) " "Verilog HDL assignment warning at display.v(68): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616827 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(69) " "Verilog HDL assignment warning at display.v(69): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726809616827 "|tamagotchitop|display:displayh"}
{ "Warning" "WSGN_SEARCH_FILE" "bcdtosseg.v 1 1 " "Using design file bcdtosseg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "bcdtosseg.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bcdtosseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809616838 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726809616838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg display:displayh\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"display:displayh\|BCDtoSSeg:bcdtosseg\"" {  } { { "display.v" "bcdtosseg" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726809616839 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:displayh\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:displayh\|Div0\"" {  } { { "display.v" "Div0" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726809617600 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:displayh\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:displayh\|Mod1\"" {  } { { "display.v" "Mod1" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726809617600 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:displayh\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:displayh\|Mod0\"" {  } { { "display.v" "Mod0" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726809617600 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726809617600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:displayh\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display:displayh\|lpm_divide:Div0\"" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726809617639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:displayh\|lpm_divide:Div0 " "Instantiated megafunction \"display:displayh\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726809617639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726809617639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726809617639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726809617639 ""}  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726809617639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809617682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726809617682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809617695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726809617695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809617709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726809617709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809617757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726809617757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809617800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726809617800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:displayh\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display:displayh\|lpm_divide:Mod1\"" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726809617808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:displayh\|lpm_divide:Mod1 " "Instantiated megafunction \"display:displayh\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726809617808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726809617808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726809617808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726809617808 ""}  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726809617808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726809617873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726809617873 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726809618061 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726809618076 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726809618076 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "an\[2\] VCC " "Pin \"an\[2\]\" is stuck at VCC" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726809618584 "|tamagotchitop|an[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726809618584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726809618671 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726809619909 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicol/Documents/Quartus/Tamagotchi/output_files/tamagotchitop.map.smsg " "Generated suppressed messages file C:/Users/nicol/Documents/Quartus/Tamagotchi/output_files/tamagotchitop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726809619949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726809620050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726809620050 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "831 " "Implemented 831 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726809620131 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726809620131 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1726809620131 ""} { "Info" "ICUT_CUT_TM_LCELLS" "805 " "Implemented 805 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726809620131 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726809620131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726809620148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 00:20:20 2024 " "Processing ended: Fri Sep 20 00:20:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726809620148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726809620148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726809620148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726809620148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1726809621476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726809621476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 00:20:21 2024 " "Processing started: Fri Sep 20 00:20:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726809621476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726809621476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tamagotchi -c tamagotchitop " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tamagotchi -c tamagotchitop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726809621476 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726809621597 ""}
{ "Info" "0" "" "Project  = tamagotchi" {  } {  } 0 0 "Project  = tamagotchi" 0 0 "Fitter" 0 0 1726809621598 ""}
{ "Info" "0" "" "Revision = tamagotchitop" {  } {  } 0 0 "Revision = tamagotchitop" 0 0 "Fitter" 0 0 1726809621598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1726809621677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1726809621678 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tamagotchitop EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"tamagotchitop\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1726809621686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726809621727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726809621727 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726809621846 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726809621852 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726809621955 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726809621955 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726809621955 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1726809621955 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 1609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726809621957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726809621957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 1613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726809621957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 1615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726809621957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 1617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726809621957 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1726809621957 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1726809621959 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 26 " "No exact pin location assignment(s) for 1 pins of 26 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1726809622175 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tamagotchitop.sdc " "Synopsys Design Constraints File file not found: 'tamagotchitop.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1726809622419 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1726809622419 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1726809622429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1726809622430 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1726809622431 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726809622508 ""}  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 1598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726809622508 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BancoRegistro:registros\|divisor:div_btn\|clk_out  " "Automatically promoted node BancoRegistro:registros\|divisor:div_btn\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726809622508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BancoRegistro:registros\|divisor:div_btn\|clk_out~0 " "Destination node BancoRegistro:registros\|divisor:div_btn\|clk_out~0" {  } { { "divisor.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/divisor.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726809622508 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726809622508 ""}  } { { "divisor.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/divisor.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726809622508 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out  " "Automatically promoted node Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726809622508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out~0 " "Destination node Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out~0" {  } { { "divisor.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/divisor.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726809622508 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726809622508 ""}  } { { "divisor.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/divisor.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726809622508 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:displayh\|cfreq\[16\]  " "Automatically promoted node display:displayh\|cfreq\[16\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726809622509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:displayh\|cfreq\[16\]~49 " "Destination node display:displayh\|cfreq\[16\]~49" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726809622509 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726809622509 ""}  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726809622509 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sns_active~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Automatically promoted node sns_active~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726809622509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensores:sensores\|dht:temp\|counter\[4\] " "Destination node Sensores:sensores\|dht:temp\|counter\[4\]" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726809622509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensores:sensores\|dht:temp\|counter\[5\] " "Destination node Sensores:sensores\|dht:temp\|counter\[5\]" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726809622509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensores:sensores\|dht:temp\|counter\[6\] " "Destination node Sensores:sensores\|dht:temp\|counter\[6\]" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726809622509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensores:sensores\|dht:temp\|counter\[7\] " "Destination node Sensores:sensores\|dht:temp\|counter\[7\]" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726809622509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensores:sensores\|dht:temp\|counter\[8\] " "Destination node Sensores:sensores\|dht:temp\|counter\[8\]" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726809622509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensores:sensores\|dht:temp\|counter\[9\] " "Destination node Sensores:sensores\|dht:temp\|counter\[9\]" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726809622509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensores:sensores\|dht:temp\|counter\[10\] " "Destination node Sensores:sensores\|dht:temp\|counter\[10\]" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726809622509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensores:sensores\|dht:temp\|counter\[11\] " "Destination node Sensores:sensores\|dht:temp\|counter\[11\]" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726809622509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensores:sensores\|dht:temp\|counter\[12\] " "Destination node Sensores:sensores\|dht:temp\|counter\[12\]" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726809622509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensores:sensores\|dht:temp\|counter\[13\] " "Destination node Sensores:sensores\|dht:temp\|counter\[13\]" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726809622509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1726809622509 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726809622509 ""}  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 0 { 0 ""} 0 1603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726809622509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726809622794 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726809622795 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726809622796 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726809622798 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726809622800 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1726809622803 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1726809622803 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726809622804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726809622859 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1726809622860 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726809622860 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enable_sns " "Node \"enable_sns\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enable_sns" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726809622893 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1726809622893 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726809622893 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1726809622907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726809623469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726809623689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1726809623707 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1726809625517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726809625517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1726809625834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/nicol/Documents/Quartus/Tamagotchi/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1726809626676 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1726809626676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1726809627756 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1726809627756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726809627759 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1726809627893 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726809627907 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726809628094 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726809628095 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726809628321 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726809628798 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1726809628986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicol/Documents/Quartus/Tamagotchi/output_files/tamagotchitop.fit.smsg " "Generated suppressed messages file C:/Users/nicol/Documents/Quartus/Tamagotchi/output_files/tamagotchitop.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1726809629050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5489 " "Peak virtual memory: 5489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726809629499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 00:20:29 2024 " "Processing ended: Fri Sep 20 00:20:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726809629499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726809629499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726809629499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726809629499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1726809630668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726809630668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 00:20:30 2024 " "Processing started: Fri Sep 20 00:20:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726809630668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1726809630668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tamagotchi -c tamagotchitop " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tamagotchi -c tamagotchitop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1726809630668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1726809630978 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1726809631291 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1726809631317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726809631465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 00:20:31 2024 " "Processing ended: Fri Sep 20 00:20:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726809631465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726809631465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726809631465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1726809631465 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1726809632083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1726809632800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726809632800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 00:20:32 2024 " "Processing started: Fri Sep 20 00:20:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726809632800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1726809632800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tamagotchi -c tamagotchitop " "Command: quartus_sta tamagotchi -c tamagotchitop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1726809632801 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1726809632917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1726809633065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1726809633065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726809633106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726809633106 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tamagotchitop.sdc " "Synopsys Design Constraints File file not found: 'tamagotchitop.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1726809633309 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1726809633310 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:displayh\|cfreq\[16\] display:displayh\|cfreq\[16\] " "create_clock -period 1.000 -name display:displayh\|cfreq\[16\] display:displayh\|cfreq\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726809633314 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726809633314 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BancoRegistro:registros\|divisor:div_btn\|clk_out BancoRegistro:registros\|divisor:div_btn\|clk_out " "create_clock -period 1.000 -name BancoRegistro:registros\|divisor:div_btn\|clk_out BancoRegistro:registros\|divisor:div_btn\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726809633314 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out " "create_clock -period 1.000 -name Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726809633314 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out " "create_clock -period 1.000 -name Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726809633314 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out " "create_clock -period 1.000 -name Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726809633314 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726809633314 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1726809633321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726809633322 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1726809633323 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1726809633331 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726809633384 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726809633384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.203 " "Worst-case setup slack is -9.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.203             -41.318 display:displayh\|cfreq\[16\]  " "   -9.203             -41.318 display:displayh\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.685            -423.448 BancoRegistro:registros\|divisor:div_btn\|clk_out  " "   -5.685            -423.448 BancoRegistro:registros\|divisor:div_btn\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.405            -647.316 clk  " "   -5.405            -647.316 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.913             -47.804 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out  " "   -2.913             -47.804 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.260              -1.260 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out  " "   -1.260              -1.260 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.135              -1.135 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out  " "   -1.135              -1.135 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726809633387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clk  " "    0.433               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 display:displayh\|cfreq\[16\]  " "    0.453               0.000 display:displayh\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 BancoRegistro:registros\|divisor:div_btn\|clk_out  " "    0.454               0.000 BancoRegistro:registros\|divisor:div_btn\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out  " "    0.737               0.000 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.766               0.000 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out  " "    1.766               0.000 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.870               0.000 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out  " "    1.870               0.000 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726809633394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726809633397 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726809633401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -260.251 clk  " "   -3.000            -260.251 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -156.135 BancoRegistro:registros\|divisor:div_btn\|clk_out  " "   -1.487            -156.135 BancoRegistro:registros\|divisor:div_btn\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out  " "   -1.487             -37.175 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -20.818 display:displayh\|cfreq\[16\]  " "   -1.487             -20.818 display:displayh\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out  " "   -1.487              -1.487 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out  " "   -1.487              -1.487 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726809633403 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726809633503 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1726809633523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1726809633792 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726809633957 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726809633980 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726809633980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.414 " "Worst-case setup slack is -8.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.414             -36.860 display:displayh\|cfreq\[16\]  " "   -8.414             -36.860 display:displayh\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.263            -386.567 BancoRegistro:registros\|divisor:div_btn\|clk_out  " "   -5.263            -386.567 BancoRegistro:registros\|divisor:div_btn\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.942            -588.401 clk  " "   -4.942            -588.401 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.622             -41.276 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out  " "   -2.622             -41.276 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.008              -1.008 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out  " "   -1.008              -1.008 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.896              -0.896 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out  " "   -0.896              -0.896 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726809633985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clk  " "    0.383               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 BancoRegistro:registros\|divisor:div_btn\|clk_out  " "    0.402               0.000 BancoRegistro:registros\|divisor:div_btn\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 display:displayh\|cfreq\[16\]  " "    0.403               0.000 display:displayh\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out  " "    0.683               0.000 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.545               0.000 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out  " "    1.545               0.000 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.670               0.000 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out  " "    1.670               0.000 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809633995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726809633995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726809634003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726809634009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -260.251 clk  " "   -3.000            -260.251 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -156.135 BancoRegistro:registros\|divisor:div_btn\|clk_out  " "   -1.487            -156.135 BancoRegistro:registros\|divisor:div_btn\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out  " "   -1.487             -37.175 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -20.818 display:displayh\|cfreq\[16\]  " "   -1.487             -20.818 display:displayh\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out  " "   -1.487              -1.487 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out  " "   -1.487              -1.487 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726809634013 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726809634146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726809634284 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726809634290 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726809634290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.351 " "Worst-case setup slack is -3.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.351             -12.993 display:displayh\|cfreq\[16\]  " "   -3.351             -12.993 display:displayh\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.835            -119.269 BancoRegistro:registros\|divisor:div_btn\|clk_out  " "   -1.835            -119.269 BancoRegistro:registros\|divisor:div_btn\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.685            -178.118 clk  " "   -1.685            -178.118 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.632              -7.508 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out  " "   -0.632              -7.508 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.066 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out  " "   -0.066              -0.066 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019              -0.019 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out  " "   -0.019              -0.019 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726809634307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 BancoRegistro:registros\|divisor:div_btn\|clk_out  " "    0.187               0.000 BancoRegistro:registros\|divisor:div_btn\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 display:displayh\|cfreq\[16\]  " "    0.187               0.000 display:displayh\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out  " "    0.293               0.000 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out  " "    0.793               0.000 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.863               0.000 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out  " "    0.863               0.000 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726809634318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726809634327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726809634334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -187.937 clk  " "   -3.000            -187.937 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -105.000 BancoRegistro:registros\|divisor:div_btn\|clk_out  " "   -1.000            -105.000 BancoRegistro:registros\|divisor:div_btn\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out  " "   -1.000             -25.000 Sensores:sensores\|dht:temp\|divisor:div_dht\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 display:displayh\|cfreq\[16\]  " "   -1.000             -14.000 display:displayh\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out  " "   -1.000              -1.000 Sensores:sensores\|Fotoresistencia:luz\|divisor:div_FR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out  " "   -1.000              -1.000 Sensores:sensores\|Infrarojo:prox\|divisor:div_IR\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726809634340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726809634340 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726809634882 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726809634883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726809634973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 00:20:34 2024 " "Processing ended: Fri Sep 20 00:20:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726809634973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726809634973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726809634973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726809634973 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus Prime Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726809635695 ""}
