============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 23 2019  01:23:39 pm
  Module:                 cas4
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1          15   35.197    gscl45nm 
AOI22X1         10   32.851    gscl45nm 
BUFX2           30   70.395    gscl45nm 
FAX1             5   44.584    gscl45nm 
INVX1          165  232.303    gscl45nm 
MUX2X1         100  375.440    gscl45nm 
NAND2X1         20   37.544    gscl45nm 
OAI21X1         50  140.790    gscl45nm 
OR2X1           10   23.465    gscl45nm 
----------------------------------------
total          405  992.569             


                                  
  Type   Instances   Area  Area % 
----------------------------------
inverter       165 232.303   23.4 
buffer          30  70.395    7.1 
logic          210 689.871   69.5 
----------------------------------
total          405 992.569  100.0 

