#-----------------------------------------------------------
# PlanAhead v14.5 (64-bit)
# Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
# Start of session at: Tue Oct 13 18:33:31 2020
# Process ID: 13384
# Log file: D:/HZIEE/2-COCP/ChipVerify/P0-3/adder/planAhead_run_1/planAhead.log
# Journal file: D:/HZIEE/2-COCP/ChipVerify/P0-3/adder/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1412 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/HZIEE/2-COCP/ChipVerify/P0-3/adder/pa.fromHdl.tcl
# create_project -name adder -dir "D:/HZIEE/2-COCP/ChipVerify/P0-3/adder/planAhead_run_1" -part xa6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "f_adder.ucf" [current_fileset -constrset]
Adding file 'D:/HZIEE/2-COCP/ChipVerify/P0-3/adder/f_adder.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {or2a.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {h_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {f_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top f_adder $srcset
# add_files [list {f_adder.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xa6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/HZIEE/2-COCP/ChipVerify/P0-3/adder/or2a.v" into library work
Analyzing Verilog file "D:/HZIEE/2-COCP/ChipVerify/P0-3/adder/h_adder.v" into library work
Analyzing Verilog file "D:/HZIEE/2-COCP/ChipVerify/P0-3/adder/f_adder.v" into library work
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/aspartan6/xa6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/aspartan6/xa6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/aspartan6/xa6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/HZIEE/2-COCP/ChipVerify/P0-3/adder/f_adder.ucf]
Finished Parsing UCF File [D:/HZIEE/2-COCP/ChipVerify/P0-3/adder/f_adder.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 1303c52d
open_rtl_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 616.887 ; gain = 172.121
update_compile_order -fileset sim_1
startgroup
set_property package_pin T5 [get_ports ain]
endgroup
startgroup
set_property package_pin V8 [get_ports bin]
endgroup
startgroup
set_property package_pin U8 [get_ports cin]
endgroup
startgroup
set_property package_pin V16 [get_ports cout]
endgroup
startgroup
set_property package_pin U16 [get_ports sum]
endgroup
save_constraints
