// Seed: 4017200117
module module_0 (
    input wor id_0,
    output supply0 id_1,
    input uwire id_2,
    input tri id_3,
    input tri id_4,
    output wor id_5,
    input supply0 id_6
    , id_11,
    input supply0 id_7,
    input wire id_8,
    output tri id_9
);
  wire id_12;
  assign id_5 = 1;
  assign id_11[-1] = id_6;
  assign module_1._id_6 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd4,
    parameter id_4  = 32'd23,
    parameter id_6  = 32'd67,
    parameter id_9  = 32'd58
) (
    output wire id_0,
    output wand id_1,
    output supply0 id_2,
    output wand id_3,
    input wand _id_4,
    input tri1 id_5,
    input wand _id_6,
    output uwire id_7,
    input tri1 id_8,
    output uwire _id_9,
    input tri id_10
);
  assign id_2 = id_5;
  wire _id_12;
  wire [id_4  &  id_6 : id_12  ==  id_12] id_13;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_8,
      id_8,
      id_8,
      id_3,
      id_5,
      id_5,
      id_5,
      id_0
  );
  logic [id_4 : id_9] id_14, id_15;
endmodule
