digraph "icfg"{
	label="icfg";


	// Define the nodes
	N1 [shape=rectangle, color=black,label="[1]foo"];
	N2 [shape=rectangle, color=black,label="[2]exit"];
	N3 [shape=rectangle, color=black,label="[3]  %2 = alloca i32*"];
	N4 [shape=rectangle, color=black,label="[4]  store i32* %0, i32** %2"];
	N5 [shape=rectangle, color=black,label="[5]  %3 = load i32*, i32** %2"];
	N6 [shape=rectangle, color=black,label="[6]  store i32 10, i32* %3"];
	N7 [shape=rectangle, color=black,label="[7]  ret void"];
	N8 [shape=rectangle, color=black,label="[8]main"];
	N9 [shape=rectangle, color=black,label="[9]exit"];
	N10 [shape=rectangle, color=black,label="[10]  %3 = alloca i32"];
	N11 [shape=rectangle, color=black,label="[11]  %4 = alloca i32"];
	N12 [shape=rectangle, color=black,label="[12]  %5 = alloca i8**"];
	N13 [shape=rectangle, color=black,label="[13]  store i32 0, i32* %3"];
	N14 [shape=rectangle, color=black,label="[14]  store i32 %0, i32* %4"];
	N15 [shape=rectangle, color=black,label="[15]  store i8** %1, i8*** %5"];
	N16 [shape=rectangle, color=black,label="[16]  %6 = load void (i32*)*, void (i32*)** @f"];
	N17 [shape=rectangle, color=black,label="[17]  call void %6(i32* noundef %4)"];
	N18 [shape=rectangle, color=black,label="[18]  ret i32 0"];


	// Define the edges
	N1 -> N3[color=black,label=""];
	N3 -> N4[color=black,label=""];
	N4 -> N5[color=black,label=""];
	N5 -> N6[color=black,label=""];
	N6 -> N7[color=black,label=""];
	N7 -> N2[color=black,label=""];
	N8 -> N10[color=black,label=""];
	N10 -> N11[color=black,label=""];
	N11 -> N12[color=black,label=""];
	N12 -> N13[color=black,label=""];
	N13 -> N14[color=black,label=""];
	N14 -> N15[color=black,label=""];
	N15 -> N16[color=black,label=""];
	N16 -> N17[color=black,label=""];
	N17 -> N18[color=black,label=""];
	N18 -> N9[color=black,label=""];
}
