@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO231 :"e:\3122008883\j3122008883_slc\hdl\cyq_slc.v":54:5:54:10|Found counter in view:work.cyq_74HC161(verilog) instance Q[3:0] 
@N: FP130 |Promoting Net clk_c on CLKBUF  clk_pad 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
