============================================================
   Tang Dynasty, V4.6.116866
   Copyright (c) 2012-2024 Anlogic
   Executable = C:/Anlogic/TD_4.6.8_SP1_Release_116.866/bin/td.exe
   Built at =   14:41:38 Jan  6 2024
   Run by =     42190
   Run Date =   Wed Nov 19 07:54:19 2025

   Run on =     A15PLUS
============================================================
RUN-1002 : start command "open_project FPGA.al"
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "import_device al3_10.db -package LQFP144"
RUN-1002 : start command "import_db FPGA_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.116866.
RUN-1001 : Database version number 46116.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: 'posttrigger_limit' is not declared in zaklad.v(427)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(960)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: concurrent assignment to a non-net 'sampling_enable' is not permitted in zaklad.v(441)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(962)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: concurrent assignment to a non-net 'sampling_enable' is not permitted in zaklad.v(441)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(962)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: concurrent assignment to a non-net 'sampling_enable' is not permitted in zaklad.v(441)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(962)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: concurrent assignment to a non-net 'sampling_enable' is not permitted in zaklad.v(441)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(962)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1230 better
SYN-1014 : Optimize round 2
SYN-1032 : 1273/467 useful/useless nets, 1017/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          878
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                435
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |435    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2034/1 useful/useless nets, 1801/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 298 (4.29), #lev = 12 (2.92)
SYN-3001 : Mapper mapped 977 instances into 312 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 422 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 309 LUT to BLE ...
SYN-4008 : Packed 309 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 256 SEQ (2037 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1879 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 93 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 327/533 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  581   out of   8640    6.72%
#reg                  422   out of   8640    4.88%
#le                   590
  #lut only           168   out of    590   28.47%
  #reg only             9   out of    590    1.53%
  #lut&reg            413   out of    590   70.00%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |590   |581   |422   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.770079s wall, 4.468750s user + 0.562500s system = 5.031250s CPU (105.5%)

RUN-1004 : used memory is 161 MB, reserved memory is 125 MB, peak memory is 188 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 164 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 98 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 394 instances
RUN-1001 : 148 mslices, 148 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1087 nets
RUN-1001 : 609 nets have 2 pins
RUN-1001 : 333 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 392 instances, 296 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4960, tnet num: 1085, tinst num: 392, tnode num: 6073, tedge num: 8501.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1085 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.102157s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (122.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 191286
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.958889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 169614, overlap = 72
PHY-3002 : Step(2): len = 159003, overlap = 72
PHY-3002 : Step(3): len = 146266, overlap = 72
PHY-3002 : Step(4): len = 137295, overlap = 72
PHY-3002 : Step(5): len = 126696, overlap = 72
PHY-3002 : Step(6): len = 118992, overlap = 72
PHY-3002 : Step(7): len = 109804, overlap = 72
PHY-3002 : Step(8): len = 103314, overlap = 72
PHY-3002 : Step(9): len = 95333.4, overlap = 72
PHY-3002 : Step(10): len = 90003, overlap = 72
PHY-3002 : Step(11): len = 82614.8, overlap = 72
PHY-3002 : Step(12): len = 77965.6, overlap = 72
PHY-3002 : Step(13): len = 72251.4, overlap = 65.5
PHY-3002 : Step(14): len = 68429.6, overlap = 70
PHY-3002 : Step(15): len = 64034.2, overlap = 70.5
PHY-3002 : Step(16): len = 60837.7, overlap = 70.25
PHY-3002 : Step(17): len = 56901.1, overlap = 70.25
PHY-3002 : Step(18): len = 54106.5, overlap = 71
PHY-3002 : Step(19): len = 50559.6, overlap = 68.75
PHY-3002 : Step(20): len = 48351.5, overlap = 69.75
PHY-3002 : Step(21): len = 45551.4, overlap = 70.75
PHY-3002 : Step(22): len = 43778.6, overlap = 73
PHY-3002 : Step(23): len = 41536, overlap = 76.5
PHY-3002 : Step(24): len = 40040.5, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.2042e-06
PHY-3002 : Step(25): len = 39601.7, overlap = 77.75
PHY-3002 : Step(26): len = 40152.9, overlap = 63.5
PHY-3002 : Step(27): len = 39851.2, overlap = 61.5
PHY-3002 : Step(28): len = 39405.6, overlap = 59.5
PHY-3002 : Step(29): len = 38739.2, overlap = 55.5
PHY-3002 : Step(30): len = 38131, overlap = 53.25
PHY-3002 : Step(31): len = 37071.4, overlap = 56.75
PHY-3002 : Step(32): len = 36278.1, overlap = 60.25
PHY-3002 : Step(33): len = 35226.9, overlap = 63.5
PHY-3002 : Step(34): len = 34417.4, overlap = 63.5
PHY-3002 : Step(35): len = 33614.7, overlap = 68.25
PHY-3002 : Step(36): len = 33517.2, overlap = 70.75
PHY-3002 : Step(37): len = 33109.4, overlap = 74.25
PHY-3002 : Step(38): len = 32830.7, overlap = 79.5
PHY-3002 : Step(39): len = 32830.3, overlap = 81.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.40839e-06
PHY-3002 : Step(40): len = 33623.7, overlap = 70.5
PHY-3002 : Step(41): len = 33818, overlap = 68.25
PHY-3002 : Step(42): len = 33849.4, overlap = 75.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.81678e-06
PHY-3002 : Step(43): len = 34884.3, overlap = 73
PHY-3002 : Step(44): len = 35594.1, overlap = 63.75
PHY-3002 : Step(45): len = 36130.4, overlap = 63.5
PHY-3002 : Step(46): len = 36272.3, overlap = 58
PHY-3002 : Step(47): len = 36183.5, overlap = 59
PHY-3002 : Step(48): len = 36198.7, overlap = 62.75
PHY-3002 : Step(49): len = 36207.9, overlap = 65
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.66669e-05
PHY-3002 : Step(50): len = 36968.2, overlap = 51.25
PHY-3002 : Step(51): len = 37316.2, overlap = 48
PHY-3002 : Step(52): len = 37527.3, overlap = 47.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.87922e-05
PHY-3002 : Step(53): len = 37719.8, overlap = 47
PHY-3002 : Step(54): len = 38090.8, overlap = 43.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016970s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (184.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.60345e-07
PHY-3002 : Step(55): len = 38148.4, overlap = 24.75
PHY-3002 : Step(56): len = 37964.3, overlap = 24.75
PHY-3002 : Step(57): len = 37829.9, overlap = 25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.52069e-06
PHY-3002 : Step(58): len = 37794.9, overlap = 25.5
PHY-3002 : Step(59): len = 37803.3, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.04138e-06
PHY-3002 : Step(60): len = 37725.3, overlap = 25.5
PHY-3002 : Step(61): len = 37725.3, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.08276e-06
PHY-3002 : Step(62): len = 38060.1, overlap = 24.25
PHY-3002 : Step(63): len = 38815.1, overlap = 20.75
PHY-3002 : Step(64): len = 39838.6, overlap = 15.75
PHY-3002 : Step(65): len = 40082.8, overlap = 14.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.04531e-05
PHY-3002 : Step(66): len = 40152.8, overlap = 28.5
PHY-3002 : Step(67): len = 40106.9, overlap = 28.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.09062e-05
PHY-3002 : Step(68): len = 40313.2, overlap = 28.5
PHY-3002 : Step(69): len = 40529.4, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.9789e-05
PHY-3002 : Step(70): len = 40881.5, overlap = 27.25
PHY-3002 : Step(71): len = 41246.1, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.36104e-05
PHY-3002 : Step(72): len = 41484.8, overlap = 26.5
PHY-3002 : Step(73): len = 41901.6, overlap = 26.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.08926e-05
PHY-3002 : Step(74): len = 42131.3, overlap = 24.5
PHY-3002 : Step(75): len = 42703.1, overlap = 25.25
PHY-3002 : Step(76): len = 43114.8, overlap = 25
PHY-3002 : Step(77): len = 43891.9, overlap = 22
PHY-3002 : Step(78): len = 44092.2, overlap = 22
PHY-3002 : Step(79): len = 43985.1, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000121785
PHY-3002 : Step(80): len = 44235.9, overlap = 20.75
PHY-3002 : Step(81): len = 44222.4, overlap = 20.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000172371
PHY-3002 : Step(82): len = 45317.6, overlap = 21
PHY-3002 : Step(83): len = 45948.1, overlap = 20.75
PHY-3002 : Step(84): len = 46160.6, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.091829s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (289.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000181418
PHY-3002 : Step(85): len = 46419.4, overlap = 11
PHY-3002 : Step(86): len = 45697.3, overlap = 17.25
PHY-3002 : Step(87): len = 45614.7, overlap = 18.5
PHY-3002 : Step(88): len = 45633.3, overlap = 18.5
PHY-3002 : Step(89): len = 45634.3, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000362836
PHY-3002 : Step(90): len = 45948.1, overlap = 18.75
PHY-3002 : Step(91): len = 46153.4, overlap = 19
PHY-3002 : Step(92): len = 46253.1, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000687081
PHY-3002 : Step(93): len = 46594.4, overlap = 17.5
PHY-3002 : Step(94): len = 46735.2, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004464s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 47834.8, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 5, deltaY = 4.
PHY-3001 : Final: Len = 48212.8, Over = 0
RUN-1003 : finish command "place" in  2.058106s wall, 2.687500s user + 2.859375s system = 5.546875s CPU (269.5%)

RUN-1004 : used memory is 178 MB, reserved memory is 141 MB, peak memory is 192 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 405 to 329
PHY-1001 : Pin misalignment score is improved from 329 to 322
PHY-1001 : Pin misalignment score is improved from 322 to 322
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 394 instances
RUN-1001 : 148 mslices, 148 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1087 nets
RUN-1001 : 609 nets have 2 pins
RUN-1001 : 333 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 130752, over cnt = 50(0%), over = 61, worst = 2
PHY-1002 : len = 131096, over cnt = 22(0%), over = 24, worst = 2
PHY-1002 : len = 131112, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 131136, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 128712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.223503s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (111.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 234 to 62
PHY-1001 : End pin swap;  0.025317s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.4%)

PHY-1001 : End global routing;  0.624454s wall, 0.609375s user + 0.062500s system = 0.671875s CPU (107.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.134928s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (92.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 213848, over cnt = 131(0%), over = 131, worst = 1
PHY-1001 : End Routed; 2.935432s wall, 2.640625s user + 1.000000s system = 3.640625s CPU (124.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 210992, over cnt = 35(0%), over = 35, worst = 1
PHY-1001 : End DR Iter 1; 0.112964s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (124.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 210736, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 2; 0.030133s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (103.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 210952, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 3; 0.033120s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (141.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 211056, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.025384s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (184.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 211216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 211216
PHY-1001 : End DR Iter 5; 0.017055s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (91.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.960088s wall, 5.578125s user + 1.234375s system = 6.812500s CPU (114.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.691994s wall, 6.281250s user + 1.312500s system = 7.593750s CPU (113.5%)

RUN-1004 : used memory is 246 MB, reserved memory is 215 MB, peak memory is 424 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  581   out of   8640    6.72%
#reg                  422   out of   8640    4.88%
#le                   590
  #lut only           168   out of    590   28.47%
  #reg only             9   out of    590    1.53%
  #lut&reg            413   out of    590   70.00%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4960, tnet num: 1085, tinst num: 392, tnode num: 6073, tedge num: 8501.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1085 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 394
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1087, pip num: 13014
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1045 valid insts, and 34039 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.608794s wall, 10.609375s user + 0.406250s system = 11.015625s CPU (684.7%)

RUN-1004 : used memory is 427 MB, reserved memory is 393 MB, peak memory is 498 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: identifier 'sampling_enable' is used before its declaration in zaklad.v(398)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: identifier 'sampling_enable' is used before its declaration in zaklad.v(398)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 189 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1232 better
SYN-1014 : Optimize round 2
SYN-1032 : 1274/468 useful/useless nets, 1018/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          879
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                436
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |436    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2035/1 useful/useless nets, 1802/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 298 (4.29), #lev = 12 (2.89)
SYN-3001 : Mapper mapped 977 instances into 313 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 423 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 310 LUT to BLE ...
SYN-4008 : Packed 310 LUT and 52 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 256 SEQ (2037 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1879 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 93 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 328/534 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  582   out of   8640    6.74%
#reg                  423   out of   8640    4.90%
#le                   591
  #lut only           168   out of    591   28.43%
  #reg only             9   out of    591    1.52%
  #lut&reg            414   out of    591   70.05%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |591   |582   |423   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.376822s wall, 4.218750s user + 0.406250s system = 4.625000s CPU (105.7%)

RUN-1004 : used memory is 234 MB, reserved memory is 202 MB, peak memory is 498 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 164 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 99 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 395 instances
RUN-1001 : 148 mslices, 149 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1088 nets
RUN-1001 : 610 nets have 2 pins
RUN-1001 : 333 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 393 instances, 297 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4964, tnet num: 1086, tinst num: 393, tnode num: 6080, tedge num: 8507.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.090870s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (120.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 197046
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(95): len = 168844, overlap = 72
PHY-3002 : Step(96): len = 153675, overlap = 72
PHY-3002 : Step(97): len = 144990, overlap = 72
PHY-3002 : Step(98): len = 133115, overlap = 72
PHY-3002 : Step(99): len = 125878, overlap = 72
PHY-3002 : Step(100): len = 115874, overlap = 72
PHY-3002 : Step(101): len = 109282, overlap = 72
PHY-3002 : Step(102): len = 101682, overlap = 72
PHY-3002 : Step(103): len = 95706.3, overlap = 72
PHY-3002 : Step(104): len = 89714.5, overlap = 72
PHY-3002 : Step(105): len = 84251.8, overlap = 65.25
PHY-3002 : Step(106): len = 79293.3, overlap = 65.25
PHY-3002 : Step(107): len = 74673.6, overlap = 65.25
PHY-3002 : Step(108): len = 70279.9, overlap = 69.75
PHY-3002 : Step(109): len = 66364, overlap = 69.75
PHY-3002 : Step(110): len = 62761.3, overlap = 69.75
PHY-3002 : Step(111): len = 59599.5, overlap = 69.75
PHY-3002 : Step(112): len = 56762.7, overlap = 69.75
PHY-3002 : Step(113): len = 54238.5, overlap = 69.75
PHY-3002 : Step(114): len = 51691.6, overlap = 68
PHY-3002 : Step(115): len = 49339.9, overlap = 72.75
PHY-3002 : Step(116): len = 47246.5, overlap = 73.25
PHY-3002 : Step(117): len = 45221.1, overlap = 74.75
PHY-3002 : Step(118): len = 43600.8, overlap = 76.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.41214e-06
PHY-3002 : Step(119): len = 43687.1, overlap = 70.75
PHY-3002 : Step(120): len = 43278.2, overlap = 72
PHY-3002 : Step(121): len = 43250.7, overlap = 61.25
PHY-3002 : Step(122): len = 42568, overlap = 61.25
PHY-3002 : Step(123): len = 41086.5, overlap = 63.5
PHY-3002 : Step(124): len = 40073.1, overlap = 63.75
PHY-3002 : Step(125): len = 38928.6, overlap = 59
PHY-3002 : Step(126): len = 38093.2, overlap = 58
PHY-3002 : Step(127): len = 37201, overlap = 61.5
PHY-3002 : Step(128): len = 35981.6, overlap = 70
PHY-3002 : Step(129): len = 35066.9, overlap = 72.25
PHY-3002 : Step(130): len = 34618.2, overlap = 74
PHY-3002 : Step(131): len = 34607.2, overlap = 72.75
PHY-3002 : Step(132): len = 34418.4, overlap = 79.5
PHY-3002 : Step(133): len = 34171.6, overlap = 78
PHY-3002 : Step(134): len = 33787.8, overlap = 75.75
PHY-3002 : Step(135): len = 33421.2, overlap = 79
PHY-3002 : Step(136): len = 33100.3, overlap = 79.5
PHY-3002 : Step(137): len = 32985.5, overlap = 77.25
PHY-3002 : Step(138): len = 32752.6, overlap = 76.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.82429e-06
PHY-3002 : Step(139): len = 33904.1, overlap = 64.75
PHY-3002 : Step(140): len = 34216.7, overlap = 57.5
PHY-3002 : Step(141): len = 34081.6, overlap = 61.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.64857e-06
PHY-3002 : Step(142): len = 34890.2, overlap = 48.25
PHY-3002 : Step(143): len = 35431.5, overlap = 48.25
PHY-3002 : Step(144): len = 35870.8, overlap = 48
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009942s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.09491e-07
PHY-3002 : Step(145): len = 37750.1, overlap = 22
PHY-3002 : Step(146): len = 37306, overlap = 23
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.01898e-06
PHY-3002 : Step(147): len = 37161.4, overlap = 23
PHY-3002 : Step(148): len = 37161.4, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.03796e-06
PHY-3002 : Step(149): len = 37147.1, overlap = 23
PHY-3002 : Step(150): len = 37239.3, overlap = 22.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.87075e-06
PHY-3002 : Step(151): len = 37186.5, overlap = 38
PHY-3002 : Step(152): len = 37273.6, overlap = 37.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.74151e-06
PHY-3002 : Step(153): len = 37281.1, overlap = 37
PHY-3002 : Step(154): len = 37313.3, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.49188e-06
PHY-3002 : Step(155): len = 37417.9, overlap = 35.75
PHY-3002 : Step(156): len = 38108.8, overlap = 33.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.98376e-06
PHY-3002 : Step(157): len = 38172.4, overlap = 33
PHY-3002 : Step(158): len = 38859, overlap = 32.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.79675e-05
PHY-3002 : Step(159): len = 39466.3, overlap = 30.75
PHY-3002 : Step(160): len = 40028.5, overlap = 29.75
PHY-3002 : Step(161): len = 40583.7, overlap = 28.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.5935e-05
PHY-3002 : Step(162): len = 41013.2, overlap = 28.5
PHY-3002 : Step(163): len = 41601.3, overlap = 27.5
PHY-3002 : Step(164): len = 41883.4, overlap = 27
PHY-3002 : Step(165): len = 42126.4, overlap = 25.25
PHY-3002 : Step(166): len = 42179.1, overlap = 25.75
PHY-3002 : Step(167): len = 42238.4, overlap = 25.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.18701e-05
PHY-3002 : Step(168): len = 42605.2, overlap = 26
PHY-3002 : Step(169): len = 42953.9, overlap = 24.75
PHY-3002 : Step(170): len = 43734.1, overlap = 22.25
PHY-3002 : Step(171): len = 44273.9, overlap = 20.25
PHY-3002 : Step(172): len = 44463.4, overlap = 20.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00014374
PHY-3002 : Step(173): len = 45342.7, overlap = 21.5
PHY-3002 : Step(174): len = 45342.7, overlap = 21.5
PHY-3002 : Step(175): len = 45176.3, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.072671s wall, 0.078125s user + 0.125000s system = 0.203125s CPU (279.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000201994
PHY-3002 : Step(176): len = 46090.3, overlap = 14.75
PHY-3002 : Step(177): len = 45665.1, overlap = 18.75
PHY-3002 : Step(178): len = 45626.3, overlap = 19.25
PHY-3002 : Step(179): len = 45550.4, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000395831
PHY-3002 : Step(180): len = 45829.8, overlap = 19.25
PHY-3002 : Step(181): len = 46209.9, overlap = 18
PHY-3002 : Step(182): len = 46283, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000791661
PHY-3002 : Step(183): len = 46496.2, overlap = 17
PHY-3002 : Step(184): len = 46713.9, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004072s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 47213.4, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 47517.4, Over = 0
RUN-1003 : finish command "place" in  2.017527s wall, 2.656250s user + 2.921875s system = 5.578125s CPU (276.5%)

RUN-1004 : used memory is 243 MB, reserved memory is 208 MB, peak memory is 498 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 399 to 328
PHY-1001 : Pin misalignment score is improved from 328 to 326
PHY-1001 : Pin misalignment score is improved from 326 to 326
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 395 instances
RUN-1001 : 148 mslices, 149 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1088 nets
RUN-1001 : 610 nets have 2 pins
RUN-1001 : 333 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 136872, over cnt = 40(0%), over = 49, worst = 2
PHY-1002 : len = 137120, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 137224, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 132688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.225167s wall, 0.218750s user + 0.062500s system = 0.281250s CPU (124.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 226 to 59
PHY-1001 : End pin swap;  0.026395s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.2%)

PHY-1001 : End global routing;  0.640323s wall, 0.625000s user + 0.078125s system = 0.703125s CPU (109.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.257952s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (103.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 216664, over cnt = 114(0%), over = 114, worst = 1
PHY-1001 : End Routed; 2.976102s wall, 2.671875s user + 0.890625s system = 3.562500s CPU (119.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 214632, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.069592s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (134.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 214320, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.024730s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (126.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 214384, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.016082s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 214432, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 214432
PHY-1001 : End DR Iter 4; 0.016417s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.274297s wall, 3.937500s user + 1.046875s system = 4.984375s CPU (116.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.021559s wall, 4.671875s user + 1.140625s system = 5.812500s CPU (115.8%)

RUN-1004 : used memory is 276 MB, reserved memory is 244 MB, peak memory is 498 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  582   out of   8640    6.74%
#reg                  423   out of   8640    4.90%
#le                   591
  #lut only           168   out of    591   28.43%
  #reg only             9   out of    591    1.52%
  #lut&reg            414   out of    591   70.05%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4964, tnet num: 1086, tinst num: 393, tnode num: 6080, tedge num: 8507.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 395
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1088, pip num: 13065
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1065 valid insts, and 34139 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.769094s wall, 11.046875s user + 0.406250s system = 11.453125s CPU (647.4%)

RUN-1004 : used memory is 464 MB, reserved memory is 430 MB, peak memory is 521 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: identifier 'sampling_enable' is used before its declaration in zaklad.v(398)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1232 better
SYN-1014 : Optimize round 2
SYN-1032 : 1270/468 useful/useless nets, 1014/370 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 399 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          875
  #and                221
  #nand                 0
  #or                 175
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                20
  #FADD                 0
  #DFF                436
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              51
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |439    |436    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 604 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2045/1 useful/useless nets, 1812/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 308 (4.27), #lev = 12 (2.91)
SYN-3001 : Mapper mapped 987 instances into 323 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 423 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 320 LUT to BLE ...
SYN-4008 : Packed 320 LUT and 52 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 263 SEQ (1883 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1718 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 102 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 338/544 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  594   out of   8640    6.88%
#reg                  423   out of   8640    4.90%
#le                   603
  #lut only           180   out of    603   29.85%
  #reg only             9   out of    603    1.49%
  #lut&reg            414   out of    603   68.66%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |603   |594   |423   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.789602s wall, 3.531250s user + 0.484375s system = 4.015625s CPU (106.0%)

RUN-1004 : used memory is 272 MB, reserved memory is 241 MB, peak memory is 521 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 164 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 99 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 401 instances
RUN-1001 : 151 mslices, 152 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1098 nets
RUN-1001 : 604 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 399 instances, 303 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 5021, tnet num: 1096, tinst num: 399, tnode num: 6139, tedge num: 8600.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1096 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.085773s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (145.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 200928
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957917
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(185): len = 176339, overlap = 72
PHY-3002 : Step(186): len = 167453, overlap = 72
PHY-3002 : Step(187): len = 155666, overlap = 72
PHY-3002 : Step(188): len = 147163, overlap = 72
PHY-3002 : Step(189): len = 136027, overlap = 72
PHY-3002 : Step(190): len = 128624, overlap = 72
PHY-3002 : Step(191): len = 117636, overlap = 72
PHY-3002 : Step(192): len = 111244, overlap = 72
PHY-3002 : Step(193): len = 100877, overlap = 72
PHY-3002 : Step(194): len = 95378.4, overlap = 72
PHY-3002 : Step(195): len = 87578.2, overlap = 65.25
PHY-3002 : Step(196): len = 82889.3, overlap = 65.25
PHY-3002 : Step(197): len = 76703.5, overlap = 69.75
PHY-3002 : Step(198): len = 72858.9, overlap = 70.25
PHY-3002 : Step(199): len = 67121.4, overlap = 70.5
PHY-3002 : Step(200): len = 63844.4, overlap = 71
PHY-3002 : Step(201): len = 59512.1, overlap = 70.5
PHY-3002 : Step(202): len = 56713.6, overlap = 72.75
PHY-3002 : Step(203): len = 53162.2, overlap = 76.25
PHY-3002 : Step(204): len = 50745, overlap = 75.5
PHY-3002 : Step(205): len = 47956.1, overlap = 76
PHY-3002 : Step(206): len = 45946.6, overlap = 76.5
PHY-3002 : Step(207): len = 43736.7, overlap = 78
PHY-3002 : Step(208): len = 41969.8, overlap = 78
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.31572e-06
PHY-3002 : Step(209): len = 44017.4, overlap = 78.25
PHY-3002 : Step(210): len = 44050.6, overlap = 66
PHY-3002 : Step(211): len = 42205.8, overlap = 55.75
PHY-3002 : Step(212): len = 41052.8, overlap = 57.25
PHY-3002 : Step(213): len = 40073, overlap = 58.25
PHY-3002 : Step(214): len = 39430.2, overlap = 56.5
PHY-3002 : Step(215): len = 38313.3, overlap = 58.25
PHY-3002 : Step(216): len = 37371.8, overlap = 58.75
PHY-3002 : Step(217): len = 36250.4, overlap = 62.5
PHY-3002 : Step(218): len = 35170.6, overlap = 70.25
PHY-3002 : Step(219): len = 35088.5, overlap = 80.25
PHY-3002 : Step(220): len = 35137.7, overlap = 82.25
PHY-3002 : Step(221): len = 34777.8, overlap = 80
PHY-3002 : Step(222): len = 34475.7, overlap = 83
PHY-3002 : Step(223): len = 33890.1, overlap = 83.5
PHY-3002 : Step(224): len = 33324.8, overlap = 84
PHY-3002 : Step(225): len = 32738.5, overlap = 85
PHY-3002 : Step(226): len = 32449.7, overlap = 85.75
PHY-3002 : Step(227): len = 32485.9, overlap = 84
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.63145e-06
PHY-3002 : Step(228): len = 33420.2, overlap = 83.75
PHY-3002 : Step(229): len = 33295, overlap = 83.75
PHY-3002 : Step(230): len = 33398.3, overlap = 83.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.74205e-06
PHY-3002 : Step(231): len = 34445.4, overlap = 62.75
PHY-3002 : Step(232): len = 34462.4, overlap = 62.75
PHY-3002 : Step(233): len = 34969.5, overlap = 57.5
PHY-3002 : Step(234): len = 35214.7, overlap = 58.75
PHY-3002 : Step(235): len = 35626.5, overlap = 62
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004751s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957917
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.51668e-07
PHY-3002 : Step(236): len = 37937.9, overlap = 23.25
PHY-3002 : Step(237): len = 37851.7, overlap = 23.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10334e-06
PHY-3002 : Step(238): len = 37756.6, overlap = 23.5
PHY-3002 : Step(239): len = 37756.6, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20667e-06
PHY-3002 : Step(240): len = 37773.5, overlap = 23.5
PHY-3002 : Step(241): len = 37773.5, overlap = 23.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957917
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.77954e-06
PHY-3002 : Step(242): len = 37733.7, overlap = 37
PHY-3002 : Step(243): len = 37921.5, overlap = 35.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.55907e-06
PHY-3002 : Step(244): len = 38136.3, overlap = 35.75
PHY-3002 : Step(245): len = 38277.1, overlap = 35
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.11181e-05
PHY-3002 : Step(246): len = 38415.4, overlap = 34.5
PHY-3002 : Step(247): len = 38619.3, overlap = 34.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.56489e-05
PHY-3002 : Step(248): len = 38893.4, overlap = 33
PHY-3002 : Step(249): len = 39580.8, overlap = 31.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.78318e-05
PHY-3002 : Step(250): len = 39802.6, overlap = 30.5
PHY-3002 : Step(251): len = 40513.4, overlap = 30.25
PHY-3002 : Step(252): len = 41177.7, overlap = 29.25
PHY-3002 : Step(253): len = 41967.7, overlap = 27.5
PHY-3002 : Step(254): len = 42249.9, overlap = 26.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.56637e-05
PHY-3002 : Step(255): len = 42549.8, overlap = 25.5
PHY-3002 : Step(256): len = 43043.2, overlap = 23.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000111327
PHY-3002 : Step(257): len = 43991.2, overlap = 22.25
PHY-3002 : Step(258): len = 44437.7, overlap = 21.75
PHY-3002 : Step(259): len = 44965.3, overlap = 21.5
PHY-3002 : Step(260): len = 44876.8, overlap = 22
PHY-3002 : Step(261): len = 44756.6, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055196s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (169.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957917
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000245072
PHY-3002 : Step(262): len = 47547.4, overlap = 16
PHY-3002 : Step(263): len = 46363.8, overlap = 20.25
PHY-3002 : Step(264): len = 46459.3, overlap = 20.5
PHY-3002 : Step(265): len = 46436.5, overlap = 19.25
PHY-3002 : Step(266): len = 46443.4, overlap = 19.25
PHY-3002 : Step(267): len = 46308.5, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000490144
PHY-3002 : Step(268): len = 46651.2, overlap = 17.75
PHY-3002 : Step(269): len = 46932.8, overlap = 18.25
PHY-3002 : Step(270): len = 47010.8, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000980287
PHY-3002 : Step(271): len = 47288.9, overlap = 17.75
PHY-3002 : Step(272): len = 47625.1, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004297s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 48103.3, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 48071.3, Over = 0
RUN-1003 : finish command "place" in  1.878646s wall, 2.906250s user + 2.562500s system = 5.468750s CPU (291.1%)

RUN-1004 : used memory is 280 MB, reserved memory is 250 MB, peak memory is 521 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 431 to 357
PHY-1001 : Pin misalignment score is improved from 357 to 349
PHY-1001 : Pin misalignment score is improved from 349 to 349
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 401 instances
RUN-1001 : 151 mslices, 152 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1098 nets
RUN-1001 : 604 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 135128, over cnt = 44(0%), over = 58, worst = 3
PHY-1002 : len = 135280, over cnt = 23(0%), over = 30, worst = 2
PHY-1002 : len = 135192, over cnt = 11(0%), over = 14, worst = 2
PHY-1002 : len = 129760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.230722s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (115.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 251 to 69
PHY-1001 : End pin swap;  0.025894s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.3%)

PHY-1001 : End global routing;  0.654600s wall, 0.640625s user + 0.046875s system = 0.687500s CPU (105.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.095499s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 219328, over cnt = 109(0%), over = 110, worst = 2
PHY-1001 : End Routed; 3.511963s wall, 3.359375s user + 1.046875s system = 4.406250s CPU (125.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 216200, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End DR Iter 1; 0.256007s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (103.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 216096, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 2; 0.031441s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 216232, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.018812s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (83.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 216280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 216280
PHY-1001 : End DR Iter 4; 0.016384s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (190.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.888650s wall, 4.640625s user + 1.156250s system = 5.796875s CPU (118.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.653882s wall, 5.406250s user + 1.218750s system = 6.625000s CPU (117.2%)

RUN-1004 : used memory is 296 MB, reserved memory is 263 MB, peak memory is 521 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  594   out of   8640    6.88%
#reg                  423   out of   8640    4.90%
#le                   603
  #lut only           180   out of    603   29.85%
  #reg only             9   out of    603    1.49%
  #lut&reg            414   out of    603   68.66%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 5021, tnet num: 1096, tinst num: 399, tnode num: 6139, tedge num: 8600.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1096 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 401
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1098, pip num: 13286
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1073 valid insts, and 34634 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.565799s wall, 9.890625s user + 0.359375s system = 10.250000s CPU (654.6%)

RUN-1004 : used memory is 471 MB, reserved memory is 439 MB, peak memory is 526 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: */ outside comment in zaklad.v(605)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1005)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 189 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1232 better
SYN-1014 : Optimize round 2
SYN-1032 : 1274/468 useful/useless nets, 1018/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          879
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                436
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |436    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2035/1 useful/useless nets, 1802/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 298 (4.29), #lev = 12 (2.89)
SYN-3001 : Mapper mapped 977 instances into 313 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 423 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 310 LUT to BLE ...
SYN-4008 : Packed 310 LUT and 52 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 256 SEQ (2037 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1879 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 93 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 328/534 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  582   out of   8640    6.74%
#reg                  423   out of   8640    4.90%
#le                   591
  #lut only           168   out of    591   28.43%
  #reg only             9   out of    591    1.52%
  #lut&reg            414   out of    591   70.05%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |591   |582   |423   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.751538s wall, 3.640625s user + 0.453125s system = 4.093750s CPU (109.1%)

RUN-1004 : used memory is 301 MB, reserved memory is 275 MB, peak memory is 526 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 164 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 99 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 395 instances
RUN-1001 : 148 mslices, 149 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1088 nets
RUN-1001 : 610 nets have 2 pins
RUN-1001 : 333 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 393 instances, 297 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4964, tnet num: 1086, tinst num: 393, tnode num: 6080, tedge num: 8507.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.148901s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (146.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 197046
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(273): len = 168844, overlap = 72
PHY-3002 : Step(274): len = 153675, overlap = 72
PHY-3002 : Step(275): len = 144990, overlap = 72
PHY-3002 : Step(276): len = 133115, overlap = 72
PHY-3002 : Step(277): len = 125878, overlap = 72
PHY-3002 : Step(278): len = 115874, overlap = 72
PHY-3002 : Step(279): len = 109282, overlap = 72
PHY-3002 : Step(280): len = 101682, overlap = 72
PHY-3002 : Step(281): len = 95706.3, overlap = 72
PHY-3002 : Step(282): len = 89714.5, overlap = 72
PHY-3002 : Step(283): len = 84251.8, overlap = 65.25
PHY-3002 : Step(284): len = 79293.3, overlap = 65.25
PHY-3002 : Step(285): len = 74673.6, overlap = 65.25
PHY-3002 : Step(286): len = 70279.9, overlap = 69.75
PHY-3002 : Step(287): len = 66364, overlap = 69.75
PHY-3002 : Step(288): len = 62761.3, overlap = 69.75
PHY-3002 : Step(289): len = 59599.5, overlap = 69.75
PHY-3002 : Step(290): len = 56762.7, overlap = 69.75
PHY-3002 : Step(291): len = 54238.5, overlap = 69.75
PHY-3002 : Step(292): len = 51691.6, overlap = 68
PHY-3002 : Step(293): len = 49339.9, overlap = 72.75
PHY-3002 : Step(294): len = 47246.5, overlap = 73.25
PHY-3002 : Step(295): len = 45221.1, overlap = 74.75
PHY-3002 : Step(296): len = 43600.8, overlap = 76.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.41214e-06
PHY-3002 : Step(297): len = 43687.1, overlap = 70.75
PHY-3002 : Step(298): len = 43278.2, overlap = 72
PHY-3002 : Step(299): len = 43250.7, overlap = 61.25
PHY-3002 : Step(300): len = 42568, overlap = 61.25
PHY-3002 : Step(301): len = 41086.5, overlap = 63.5
PHY-3002 : Step(302): len = 40073.1, overlap = 63.75
PHY-3002 : Step(303): len = 38928.6, overlap = 59
PHY-3002 : Step(304): len = 38093.2, overlap = 58
PHY-3002 : Step(305): len = 37201, overlap = 61.5
PHY-3002 : Step(306): len = 35981.6, overlap = 70
PHY-3002 : Step(307): len = 35066.9, overlap = 72.25
PHY-3002 : Step(308): len = 34618.2, overlap = 74
PHY-3002 : Step(309): len = 34607.2, overlap = 72.75
PHY-3002 : Step(310): len = 34418.4, overlap = 79.5
PHY-3002 : Step(311): len = 34171.6, overlap = 78
PHY-3002 : Step(312): len = 33787.8, overlap = 75.75
PHY-3002 : Step(313): len = 33421.2, overlap = 79
PHY-3002 : Step(314): len = 33100.3, overlap = 79.5
PHY-3002 : Step(315): len = 32985.5, overlap = 77.25
PHY-3002 : Step(316): len = 32752.6, overlap = 76.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.82429e-06
PHY-3002 : Step(317): len = 33904.1, overlap = 64.75
PHY-3002 : Step(318): len = 34216.7, overlap = 57.5
PHY-3002 : Step(319): len = 34081.6, overlap = 61.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.64857e-06
PHY-3002 : Step(320): len = 34890.2, overlap = 48.25
PHY-3002 : Step(321): len = 35431.5, overlap = 48.25
PHY-3002 : Step(322): len = 35870.8, overlap = 48
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010388s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.09491e-07
PHY-3002 : Step(323): len = 37750.1, overlap = 22
PHY-3002 : Step(324): len = 37306, overlap = 23
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.01898e-06
PHY-3002 : Step(325): len = 37161.4, overlap = 23
PHY-3002 : Step(326): len = 37161.4, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.03796e-06
PHY-3002 : Step(327): len = 37147.1, overlap = 23
PHY-3002 : Step(328): len = 37239.3, overlap = 22.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.87075e-06
PHY-3002 : Step(329): len = 37186.5, overlap = 38
PHY-3002 : Step(330): len = 37273.6, overlap = 37.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.74151e-06
PHY-3002 : Step(331): len = 37281.1, overlap = 37
PHY-3002 : Step(332): len = 37313.3, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.49188e-06
PHY-3002 : Step(333): len = 37417.9, overlap = 35.75
PHY-3002 : Step(334): len = 38108.8, overlap = 33.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.98376e-06
PHY-3002 : Step(335): len = 38172.4, overlap = 33
PHY-3002 : Step(336): len = 38859, overlap = 32.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.79675e-05
PHY-3002 : Step(337): len = 39466.3, overlap = 30.75
PHY-3002 : Step(338): len = 40028.5, overlap = 29.75
PHY-3002 : Step(339): len = 40583.7, overlap = 28.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.5935e-05
PHY-3002 : Step(340): len = 41013.2, overlap = 28.5
PHY-3002 : Step(341): len = 41601.3, overlap = 27.5
PHY-3002 : Step(342): len = 41883.4, overlap = 27
PHY-3002 : Step(343): len = 42126.4, overlap = 25.25
PHY-3002 : Step(344): len = 42179.1, overlap = 25.75
PHY-3002 : Step(345): len = 42238.4, overlap = 25.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.18701e-05
PHY-3002 : Step(346): len = 42605.2, overlap = 26
PHY-3002 : Step(347): len = 42953.9, overlap = 24.75
PHY-3002 : Step(348): len = 43734.1, overlap = 22.25
PHY-3002 : Step(349): len = 44273.9, overlap = 20.25
PHY-3002 : Step(350): len = 44463.4, overlap = 20.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00014374
PHY-3002 : Step(351): len = 45342.7, overlap = 21.5
PHY-3002 : Step(352): len = 45342.7, overlap = 21.5
PHY-3002 : Step(353): len = 45176.3, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.076503s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (204.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000201994
PHY-3002 : Step(354): len = 46090.3, overlap = 14.75
PHY-3002 : Step(355): len = 45665.1, overlap = 18.75
PHY-3002 : Step(356): len = 45626.3, overlap = 19.25
PHY-3002 : Step(357): len = 45550.4, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000395831
PHY-3002 : Step(358): len = 45829.8, overlap = 19.25
PHY-3002 : Step(359): len = 46209.9, overlap = 18
PHY-3002 : Step(360): len = 46283, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000791661
PHY-3002 : Step(361): len = 46496.2, overlap = 17
PHY-3002 : Step(362): len = 46713.9, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004313s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 47213.4, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 47517.4, Over = 0
RUN-1003 : finish command "place" in  2.363544s wall, 3.656250s user + 3.296875s system = 6.953125s CPU (294.2%)

RUN-1004 : used memory is 306 MB, reserved memory is 280 MB, peak memory is 526 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 399 to 328
PHY-1001 : Pin misalignment score is improved from 328 to 326
PHY-1001 : Pin misalignment score is improved from 326 to 326
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 395 instances
RUN-1001 : 148 mslices, 149 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1088 nets
RUN-1001 : 610 nets have 2 pins
RUN-1001 : 333 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 136872, over cnt = 40(0%), over = 49, worst = 2
PHY-1002 : len = 137120, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 137224, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 132688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.219092s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (149.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 226 to 59
PHY-1001 : End pin swap;  0.025359s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.2%)

PHY-1001 : End global routing;  0.632699s wall, 0.671875s user + 0.109375s system = 0.781250s CPU (123.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.166243s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (122.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 216664, over cnt = 114(0%), over = 114, worst = 1
PHY-1001 : End Routed; 2.917574s wall, 2.828125s user + 0.843750s system = 3.671875s CPU (125.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 214632, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.072153s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 214320, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.024337s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (64.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 214384, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.012599s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (124.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 214432, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 214432
PHY-1001 : End DR Iter 4; 0.013972s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (223.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.102237s wall, 4.062500s user + 0.937500s system = 5.000000s CPU (121.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.841744s wall, 4.859375s user + 1.062500s system = 5.921875s CPU (122.3%)

RUN-1004 : used memory is 306 MB, reserved memory is 272 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  582   out of   8640    6.74%
#reg                  423   out of   8640    4.90%
#le                   591
  #lut only           168   out of    591   28.43%
  #reg only             9   out of    591    1.52%
  #lut&reg            414   out of    591   70.05%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4964, tnet num: 1086, tinst num: 393, tnode num: 6080, tedge num: 8507.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 395
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1088, pip num: 13065
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1065 valid insts, and 34139 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.706130s wall, 10.984375s user + 0.531250s system = 11.515625s CPU (675.0%)

RUN-1004 : used memory is 479 MB, reserved memory is 448 MB, peak memory is 533 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 189 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1232 better
SYN-1014 : Optimize round 2
SYN-1032 : 1274/468 useful/useless nets, 1018/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          879
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                436
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |436    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2035/1 useful/useless nets, 1802/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 298 (4.29), #lev = 12 (2.89)
SYN-3001 : Mapper mapped 977 instances into 313 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 423 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 310 LUT to BLE ...
SYN-4008 : Packed 310 LUT and 52 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 256 SEQ (2044 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1886 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 93 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 328/534 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  582   out of   8640    6.74%
#reg                  423   out of   8640    4.90%
#le                   591
  #lut only           168   out of    591   28.43%
  #reg only             9   out of    591    1.52%
  #lut&reg            414   out of    591   70.05%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |591   |582   |423   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.039231s wall, 3.953125s user + 0.250000s system = 4.203125s CPU (104.1%)

RUN-1004 : used memory is 321 MB, reserved memory is 293 MB, peak memory is 533 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 164 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 98 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 395 instances
RUN-1001 : 148 mslices, 149 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1088 nets
RUN-1001 : 610 nets have 2 pins
RUN-1001 : 333 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 393 instances, 297 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4962, tnet num: 1086, tinst num: 393, tnode num: 6076, tedge num: 8504.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.086078s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (108.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 191752
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(363): len = 169192, overlap = 72
PHY-3002 : Step(364): len = 159231, overlap = 72
PHY-3002 : Step(365): len = 146348, overlap = 72
PHY-3002 : Step(366): len = 137224, overlap = 72
PHY-3002 : Step(367): len = 125212, overlap = 72
PHY-3002 : Step(368): len = 117293, overlap = 72
PHY-3002 : Step(369): len = 108046, overlap = 72
PHY-3002 : Step(370): len = 101759, overlap = 72
PHY-3002 : Step(371): len = 93795.9, overlap = 72
PHY-3002 : Step(372): len = 88582.6, overlap = 72
PHY-3002 : Step(373): len = 81128.8, overlap = 72
PHY-3002 : Step(374): len = 76917.3, overlap = 69.75
PHY-3002 : Step(375): len = 70109.9, overlap = 69.75
PHY-3002 : Step(376): len = 66594.4, overlap = 69.75
PHY-3002 : Step(377): len = 61856.3, overlap = 69.75
PHY-3002 : Step(378): len = 59066, overlap = 69.75
PHY-3002 : Step(379): len = 55243.9, overlap = 69.75
PHY-3002 : Step(380): len = 52768.9, overlap = 67.5
PHY-3002 : Step(381): len = 49702.5, overlap = 68.25
PHY-3002 : Step(382): len = 47560.3, overlap = 68.5
PHY-3002 : Step(383): len = 45081.5, overlap = 69.75
PHY-3002 : Step(384): len = 43406.3, overlap = 69
PHY-3002 : Step(385): len = 41590.1, overlap = 73.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97039e-06
PHY-3002 : Step(386): len = 41448.1, overlap = 66.75
PHY-3002 : Step(387): len = 41168.2, overlap = 59.75
PHY-3002 : Step(388): len = 40853.1, overlap = 55.75
PHY-3002 : Step(389): len = 40359.1, overlap = 56.25
PHY-3002 : Step(390): len = 39729.1, overlap = 55
PHY-3002 : Step(391): len = 39043.4, overlap = 50.75
PHY-3002 : Step(392): len = 38048.9, overlap = 56
PHY-3002 : Step(393): len = 37102.1, overlap = 57.75
PHY-3002 : Step(394): len = 36078, overlap = 61.5
PHY-3002 : Step(395): len = 35033.5, overlap = 63.5
PHY-3002 : Step(396): len = 34299.5, overlap = 65.5
PHY-3002 : Step(397): len = 33509.4, overlap = 68.75
PHY-3002 : Step(398): len = 33196.2, overlap = 72
PHY-3002 : Step(399): len = 33314.6, overlap = 71.75
PHY-3002 : Step(400): len = 32936, overlap = 80
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.94078e-06
PHY-3002 : Step(401): len = 33503.3, overlap = 75.25
PHY-3002 : Step(402): len = 33461.7, overlap = 75.25
PHY-3002 : Step(403): len = 34052.4, overlap = 70.5
PHY-3002 : Step(404): len = 34211.1, overlap = 66.25
PHY-3002 : Step(405): len = 34266, overlap = 66.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.88155e-06
PHY-3002 : Step(406): len = 34860.8, overlap = 61.5
PHY-3002 : Step(407): len = 35061.5, overlap = 63.75
PHY-3002 : Step(408): len = 35372.5, overlap = 67.75
PHY-3002 : Step(409): len = 35574.9, overlap = 65
PHY-3002 : Step(410): len = 36143.4, overlap = 66.5
PHY-3002 : Step(411): len = 36419.5, overlap = 63.25
PHY-3002 : Step(412): len = 36458.8, overlap = 63
PHY-3002 : Step(413): len = 36226.8, overlap = 60.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003650s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.34932e-07
PHY-3002 : Step(414): len = 38452.2, overlap = 22.75
PHY-3002 : Step(415): len = 37796.8, overlap = 24
PHY-3002 : Step(416): len = 37620.3, overlap = 24
PHY-3002 : Step(417): len = 37503.5, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.26986e-06
PHY-3002 : Step(418): len = 37452.4, overlap = 25
PHY-3002 : Step(419): len = 37314.6, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.53973e-06
PHY-3002 : Step(420): len = 37277.8, overlap = 24.25
PHY-3002 : Step(421): len = 37277.8, overlap = 24.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.45631e-06
PHY-3002 : Step(422): len = 37319.4, overlap = 37
PHY-3002 : Step(423): len = 37319.4, overlap = 37
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.91261e-06
PHY-3002 : Step(424): len = 37415.2, overlap = 36.75
PHY-3002 : Step(425): len = 37410.3, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.2636e-06
PHY-3002 : Step(426): len = 37918.2, overlap = 34.25
PHY-3002 : Step(427): len = 38521.2, overlap = 31.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.25272e-05
PHY-3002 : Step(428): len = 38559.5, overlap = 32.25
PHY-3002 : Step(429): len = 38758.3, overlap = 30.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.97375e-05
PHY-3002 : Step(430): len = 39083.7, overlap = 29.5
PHY-3002 : Step(431): len = 39870.8, overlap = 29
PHY-3002 : Step(432): len = 40843.6, overlap = 26.75
PHY-3002 : Step(433): len = 41118.5, overlap = 26.5
PHY-3002 : Step(434): len = 41063.3, overlap = 27
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.94751e-05
PHY-3002 : Step(435): len = 41108.9, overlap = 26.25
PHY-3002 : Step(436): len = 41266.9, overlap = 26
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.61964e-05
PHY-3002 : Step(437): len = 41513.8, overlap = 26.25
PHY-3002 : Step(438): len = 42086.2, overlap = 25.25
PHY-3002 : Step(439): len = 43204.3, overlap = 23
PHY-3002 : Step(440): len = 43669.2, overlap = 22.75
PHY-3002 : Step(441): len = 43687.4, overlap = 22.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045205s wall, 0.031250s user + 0.078125s system = 0.109375s CPU (242.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00019882
PHY-3002 : Step(442): len = 46040, overlap = 17
PHY-3002 : Step(443): len = 45609.8, overlap = 19.25
PHY-3002 : Step(444): len = 45400.4, overlap = 19
PHY-3002 : Step(445): len = 45282.3, overlap = 18
PHY-3002 : Step(446): len = 45135.8, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00039764
PHY-3002 : Step(447): len = 45464.7, overlap = 19.5
PHY-3002 : Step(448): len = 45677.6, overlap = 20
PHY-3002 : Step(449): len = 45836.1, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00079528
PHY-3002 : Step(450): len = 46045.5, overlap = 19.25
PHY-3002 : Step(451): len = 46256.7, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004232s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (369.2%)

PHY-3001 : Legalized: Len = 47220.3, Over = 0
PHY-3001 : Spreading special nets. 5 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 6, deltaY = 4.
PHY-3001 : Final: Len = 47442.3, Over = 0
RUN-1003 : finish command "place" in  1.877062s wall, 2.359375s user + 2.906250s system = 5.265625s CPU (280.5%)

RUN-1004 : used memory is 327 MB, reserved memory is 299 MB, peak memory is 533 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 405 to 335
PHY-1001 : Pin misalignment score is improved from 335 to 328
PHY-1001 : Pin misalignment score is improved from 328 to 329
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 395 instances
RUN-1001 : 148 mslices, 149 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1088 nets
RUN-1001 : 610 nets have 2 pins
RUN-1001 : 333 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 137352, over cnt = 65(0%), over = 79, worst = 2
PHY-1002 : len = 137512, over cnt = 46(0%), over = 55, worst = 2
PHY-1002 : len = 137320, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 137328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 137080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.231230s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (121.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 234 to 59
PHY-1001 : End pin swap;  0.025707s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.6%)

PHY-1001 : End global routing;  0.631255s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (116.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.117199s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 218520, over cnt = 155(0%), over = 155, worst = 1
PHY-1001 : End Routed; 2.839885s wall, 2.671875s user + 0.890625s system = 3.562500s CPU (125.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 214248, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End DR Iter 1; 0.141271s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 213616, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 2; 0.040751s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 213680, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 213680
PHY-1001 : End DR Iter 3; 0.028147s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (222.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.023294s wall, 3.781250s user + 1.062500s system = 4.843750s CPU (120.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.759779s wall, 4.609375s user + 1.109375s system = 5.718750s CPU (120.1%)

RUN-1004 : used memory is 359 MB, reserved memory is 327 MB, peak memory is 533 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  582   out of   8640    6.74%
#reg                  423   out of   8640    4.90%
#le                   591
  #lut only           168   out of    591   28.43%
  #reg only             9   out of    591    1.52%
  #lut&reg            414   out of    591   70.05%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4962, tnet num: 1086, tinst num: 393, tnode num: 6076, tedge num: 8504.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 395
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1088, pip num: 12975
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1065 valid insts, and 33940 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.417061s wall, 9.265625s user + 0.437500s system = 9.703125s CPU (684.7%)

RUN-1004 : used memory is 494 MB, reserved memory is 462 MB, peak memory is 553 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 189 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1232 better
SYN-1014 : Optimize round 2
SYN-1032 : 1273/469 useful/useless nets, 1017/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          878
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                436
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |442    |436    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2034/1 useful/useless nets, 1801/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 298 (4.29), #lev = 12 (2.89)
SYN-3001 : Mapper mapped 976 instances into 313 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 423 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 310 LUT to BLE ...
SYN-4008 : Packed 310 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 338 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (338 nodes)...
SYN-4004 : #1: Packed 257 SEQ (2045 nodes)...
SYN-4004 : #2: Packed 319 SEQ (1886 nodes)...
SYN-4004 : #3: Packed 320 SEQ (837 nodes)...
SYN-4005 : Packed 320 SEQ with LUT/SLICE
SYN-4006 : 93 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 328/534 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  582   out of   8640    6.74%
#reg                  423   out of   8640    4.90%
#le                   591
  #lut only           168   out of    591   28.43%
  #reg only             9   out of    591    1.52%
  #lut&reg            414   out of    591   70.05%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |591   |582   |423   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.988832s wall, 3.734375s user + 0.343750s system = 4.078125s CPU (102.2%)

RUN-1004 : used memory is 328 MB, reserved memory is 300 MB, peak memory is 553 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 164 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 98 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 395 instances
RUN-1001 : 148 mslices, 149 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1089 nets
RUN-1001 : 611 nets have 2 pins
RUN-1001 : 333 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 393 instances, 297 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4966, tnet num: 1087, tinst num: 393, tnode num: 6082, tedge num: 8509.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1087 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.084922s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (110.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 198231
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(452): len = 165066, overlap = 72
PHY-3002 : Step(453): len = 150975, overlap = 72
PHY-3002 : Step(454): len = 141062, overlap = 72
PHY-3002 : Step(455): len = 130590, overlap = 72
PHY-3002 : Step(456): len = 122563, overlap = 72
PHY-3002 : Step(457): len = 113925, overlap = 72
PHY-3002 : Step(458): len = 107000, overlap = 72
PHY-3002 : Step(459): len = 98895.4, overlap = 72
PHY-3002 : Step(460): len = 92987.3, overlap = 72
PHY-3002 : Step(461): len = 86000.5, overlap = 72
PHY-3002 : Step(462): len = 81153.3, overlap = 72
PHY-3002 : Step(463): len = 75152.4, overlap = 65.25
PHY-3002 : Step(464): len = 71262.1, overlap = 65.25
PHY-3002 : Step(465): len = 65853.5, overlap = 70
PHY-3002 : Step(466): len = 62597.8, overlap = 70.25
PHY-3002 : Step(467): len = 58560.4, overlap = 71.5
PHY-3002 : Step(468): len = 55992.4, overlap = 71.5
PHY-3002 : Step(469): len = 52847.9, overlap = 72
PHY-3002 : Step(470): len = 50774.5, overlap = 72.25
PHY-3002 : Step(471): len = 48277.2, overlap = 73.25
PHY-3002 : Step(472): len = 46593.2, overlap = 71.25
PHY-3002 : Step(473): len = 44364, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90074e-06
PHY-3002 : Step(474): len = 43930.6, overlap = 73.25
PHY-3002 : Step(475): len = 43331.6, overlap = 72.25
PHY-3002 : Step(476): len = 43232.1, overlap = 64.75
PHY-3002 : Step(477): len = 42333.1, overlap = 56.75
PHY-3002 : Step(478): len = 41404.3, overlap = 60.75
PHY-3002 : Step(479): len = 40511.9, overlap = 60.25
PHY-3002 : Step(480): len = 39671.5, overlap = 62.25
PHY-3002 : Step(481): len = 38739.5, overlap = 63.25
PHY-3002 : Step(482): len = 37708.1, overlap = 63
PHY-3002 : Step(483): len = 36633.8, overlap = 65.75
PHY-3002 : Step(484): len = 35524.4, overlap = 65.5
PHY-3002 : Step(485): len = 34739.2, overlap = 73.5
PHY-3002 : Step(486): len = 34476.7, overlap = 80.75
PHY-3002 : Step(487): len = 34198.4, overlap = 80.25
PHY-3002 : Step(488): len = 34172.9, overlap = 83.75
PHY-3002 : Step(489): len = 33880.9, overlap = 85.25
PHY-3002 : Step(490): len = 33588.6, overlap = 83
PHY-3002 : Step(491): len = 32813.6, overlap = 85.5
PHY-3002 : Step(492): len = 31947, overlap = 88
PHY-3002 : Step(493): len = 31905.5, overlap = 89.5
PHY-3002 : Step(494): len = 31870.8, overlap = 89.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.80148e-06
PHY-3002 : Step(495): len = 33089.2, overlap = 87.25
PHY-3002 : Step(496): len = 33086.5, overlap = 87.5
PHY-3002 : Step(497): len = 33106.3, overlap = 89.75
PHY-3002 : Step(498): len = 33114.8, overlap = 89.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.60296e-06
PHY-3002 : Step(499): len = 34232.9, overlap = 67
PHY-3002 : Step(500): len = 34399, overlap = 66.75
PHY-3002 : Step(501): len = 34609.4, overlap = 66.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.36919e-05
PHY-3002 : Step(502): len = 35303.5, overlap = 61.75
PHY-3002 : Step(503): len = 35899.1, overlap = 63
PHY-3002 : Step(504): len = 36496.6, overlap = 51.5
PHY-3002 : Step(505): len = 36177.3, overlap = 55.25
PHY-3002 : Step(506): len = 36123.8, overlap = 56.5
PHY-3002 : Step(507): len = 36481.4, overlap = 53.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.87283e-05
PHY-3002 : Step(508): len = 36865.5, overlap = 50.5
PHY-3002 : Step(509): len = 37122.6, overlap = 47.5
PHY-3002 : Step(510): len = 37390.3, overlap = 46.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.15358e-05
PHY-3002 : Step(511): len = 37596.1, overlap = 44
PHY-3002 : Step(512): len = 37844.9, overlap = 45.25
PHY-3002 : Step(513): len = 38145.6, overlap = 44.25
PHY-3002 : Step(514): len = 38853.1, overlap = 40
PHY-3002 : Step(515): len = 39488, overlap = 37.25
PHY-3002 : Step(516): len = 39939.2, overlap = 35.25
PHY-3002 : Step(517): len = 40106.6, overlap = 36.75
PHY-3002 : Step(518): len = 40155.4, overlap = 36.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020941s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (149.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.5695e-06
PHY-3002 : Step(519): len = 39719, overlap = 17.75
PHY-3002 : Step(520): len = 39403.7, overlap = 19
PHY-3002 : Step(521): len = 38726.8, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.13901e-06
PHY-3002 : Step(522): len = 38706.3, overlap = 22.25
PHY-3002 : Step(523): len = 38738.8, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.27801e-06
PHY-3002 : Step(524): len = 38819.2, overlap = 22
PHY-3002 : Step(525): len = 39012.8, overlap = 21.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.32163e-06
PHY-3002 : Step(526): len = 38980.2, overlap = 35.5
PHY-3002 : Step(527): len = 38994.5, overlap = 35.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.91069e-06
PHY-3002 : Step(528): len = 39471.7, overlap = 34
PHY-3002 : Step(529): len = 39661.4, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.58214e-05
PHY-3002 : Step(530): len = 40498.1, overlap = 30.75
PHY-3002 : Step(531): len = 40961.6, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.16428e-05
PHY-3002 : Step(532): len = 41157.9, overlap = 31.5
PHY-3002 : Step(533): len = 41288.5, overlap = 30.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.56297e-05
PHY-3002 : Step(534): len = 41931.6, overlap = 28.5
PHY-3002 : Step(535): len = 42449.3, overlap = 26.5
PHY-3002 : Step(536): len = 43464.8, overlap = 26.25
PHY-3002 : Step(537): len = 43789.3, overlap = 26.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.12594e-05
PHY-3002 : Step(538): len = 44132.4, overlap = 24.5
PHY-3002 : Step(539): len = 44624.9, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050409s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (217.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194786
PHY-3002 : Step(540): len = 46566.8, overlap = 19
PHY-3002 : Step(541): len = 46254.8, overlap = 21
PHY-3002 : Step(542): len = 46215.3, overlap = 19.5
PHY-3002 : Step(543): len = 46138.4, overlap = 19.75
PHY-3002 : Step(544): len = 46037.5, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000389572
PHY-3002 : Step(545): len = 46350.1, overlap = 17.25
PHY-3002 : Step(546): len = 46681.1, overlap = 17.25
PHY-3002 : Step(547): len = 46888.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000765801
PHY-3002 : Step(548): len = 47124.8, overlap = 15.75
PHY-3002 : Step(549): len = 47382.5, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004171s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (374.6%)

PHY-3001 : Legalized: Len = 48243.8, Over = 0
PHY-3001 : Spreading special nets. 5 out of 1330 tiles have overflows.
PHY-3001 : 6 instances has been re-located, deltaX = 7, deltaY = 5.
PHY-3001 : Final: Len = 48475.8, Over = 0
RUN-1003 : finish command "place" in  2.073733s wall, 3.203125s user + 2.890625s system = 6.093750s CPU (293.9%)

RUN-1004 : used memory is 334 MB, reserved memory is 306 MB, peak memory is 553 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 412 to 327
PHY-1001 : Pin misalignment score is improved from 327 to 321
PHY-1001 : Pin misalignment score is improved from 321 to 321
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 395 instances
RUN-1001 : 148 mslices, 149 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1089 nets
RUN-1001 : 611 nets have 2 pins
RUN-1001 : 333 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 139632, over cnt = 78(0%), over = 103, worst = 2
PHY-1002 : len = 140104, over cnt = 42(0%), over = 57, worst = 2
PHY-1002 : len = 140408, over cnt = 15(0%), over = 26, worst = 2
PHY-1002 : len = 139056, over cnt = 13(0%), over = 24, worst = 2
PHY-1002 : len = 130200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.230660s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (101.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 246 to 57
PHY-1001 : End pin swap;  0.026256s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (119.0%)

PHY-1001 : End global routing;  0.633099s wall, 0.562500s user + 0.062500s system = 0.625000s CPU (98.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.129305s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (132.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 219312, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End Routed; 3.841960s wall, 3.312500s user + 1.265625s system = 4.578125s CPU (119.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 216312, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End DR Iter 1; 0.104483s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 216336, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.026134s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (179.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 216368, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 3; 0.018212s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 216488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.023996s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (195.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 216488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.049178s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (95.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 216560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 216560
PHY-1001 : End DR Iter 6; 0.062032s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (100.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.138827s wall, 4.515625s user + 1.421875s system = 5.937500s CPU (115.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.880919s wall, 5.171875s user + 1.531250s system = 6.703125s CPU (114.0%)

RUN-1004 : used memory is 356 MB, reserved memory is 326 MB, peak memory is 553 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  582   out of   8640    6.74%
#reg                  423   out of   8640    4.90%
#le                   591
  #lut only           168   out of    591   28.43%
  #reg only             9   out of    591    1.52%
  #lut&reg            414   out of    591   70.05%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4966, tnet num: 1087, tinst num: 393, tnode num: 6082, tedge num: 8509.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1087 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 395
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1089, pip num: 13111
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1055 valid insts, and 34206 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.534364s wall, 9.562500s user + 0.265625s system = 9.828125s CPU (640.5%)

RUN-1004 : used memory is 499 MB, reserved memory is 467 MB, peak memory is 554 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near 'sampling_enable' in zaklad.v(451)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1004)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near 'sampling_enable' in zaklad.v(451)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1004)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 189 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1232 better
SYN-1014 : Optimize round 2
SYN-1032 : 1273/469 useful/useless nets, 1017/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          878
  #and                222
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                436
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |442    |436    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2034/1 useful/useless nets, 1801/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 297 (4.29), #lev = 12 (2.88)
SYN-3001 : Mapper mapped 976 instances into 312 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 423 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 309 LUT to BLE ...
SYN-4008 : Packed 309 LUT and 52 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 256 SEQ (2044 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1886 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 92 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 327/533 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  581   out of   8640    6.72%
#reg                  423   out of   8640    4.90%
#le                   591
  #lut only           168   out of    591   28.43%
  #reg only            10   out of    591    1.69%
  #lut&reg            413   out of    591   69.88%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |591   |581   |423   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.392833s wall, 4.312500s user + 0.484375s system = 4.796875s CPU (109.2%)

RUN-1004 : used memory is 345 MB, reserved memory is 319 MB, peak memory is 554 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 164 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 97 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 394 instances
RUN-1001 : 148 mslices, 148 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1087 nets
RUN-1001 : 603 nets have 2 pins
RUN-1001 : 339 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 392 instances, 296 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4958, tnet num: 1085, tinst num: 392, tnode num: 6073, tedge num: 8498.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1085 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.084399s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (92.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 189963
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.958889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(550): len = 162173, overlap = 72
PHY-3002 : Step(551): len = 137073, overlap = 72
PHY-3002 : Step(552): len = 124472, overlap = 72
PHY-3002 : Step(553): len = 114429, overlap = 72
PHY-3002 : Step(554): len = 107952, overlap = 72
PHY-3002 : Step(555): len = 99718, overlap = 72
PHY-3002 : Step(556): len = 94190, overlap = 72
PHY-3002 : Step(557): len = 87084.9, overlap = 72
PHY-3002 : Step(558): len = 82441.4, overlap = 72
PHY-3002 : Step(559): len = 75911.7, overlap = 65.25
PHY-3002 : Step(560): len = 71883.8, overlap = 65.25
PHY-3002 : Step(561): len = 66763.8, overlap = 65.25
PHY-3002 : Step(562): len = 63312.7, overlap = 67.5
PHY-3002 : Step(563): len = 59043.3, overlap = 69.75
PHY-3002 : Step(564): len = 56141.5, overlap = 69.75
PHY-3002 : Step(565): len = 53181, overlap = 69.75
PHY-3002 : Step(566): len = 50929.8, overlap = 69.75
PHY-3002 : Step(567): len = 48606.6, overlap = 69.75
PHY-3002 : Step(568): len = 46512.7, overlap = 72.25
PHY-3002 : Step(569): len = 44642.2, overlap = 72.75
PHY-3002 : Step(570): len = 42754.1, overlap = 73.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.02579e-06
PHY-3002 : Step(571): len = 42248.5, overlap = 73.5
PHY-3002 : Step(572): len = 42028.2, overlap = 72
PHY-3002 : Step(573): len = 42274.7, overlap = 58.75
PHY-3002 : Step(574): len = 41800.3, overlap = 54.25
PHY-3002 : Step(575): len = 41234.5, overlap = 45.5
PHY-3002 : Step(576): len = 40527, overlap = 40.75
PHY-3002 : Step(577): len = 39525.7, overlap = 43.5
PHY-3002 : Step(578): len = 38606.7, overlap = 46.25
PHY-3002 : Step(579): len = 37618.6, overlap = 46.5
PHY-3002 : Step(580): len = 36425.5, overlap = 51
PHY-3002 : Step(581): len = 35154.8, overlap = 52
PHY-3002 : Step(582): len = 34141.1, overlap = 66.5
PHY-3002 : Step(583): len = 33704.8, overlap = 68.25
PHY-3002 : Step(584): len = 33263, overlap = 69
PHY-3002 : Step(585): len = 33341.4, overlap = 71.75
PHY-3002 : Step(586): len = 33148.8, overlap = 75.75
PHY-3002 : Step(587): len = 32945.7, overlap = 75.75
PHY-3002 : Step(588): len = 32508.9, overlap = 81
PHY-3002 : Step(589): len = 32391.9, overlap = 84.5
PHY-3002 : Step(590): len = 32380, overlap = 84.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.05158e-06
PHY-3002 : Step(591): len = 32928, overlap = 78.25
PHY-3002 : Step(592): len = 33009.8, overlap = 78
PHY-3002 : Step(593): len = 33039.9, overlap = 78
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.85173e-06
PHY-3002 : Step(594): len = 34550.8, overlap = 64
PHY-3002 : Step(595): len = 34922.7, overlap = 66.5
PHY-3002 : Step(596): len = 35287.9, overlap = 64
PHY-3002 : Step(597): len = 35440.3, overlap = 64
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005099s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (919.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.88332e-07
PHY-3002 : Step(598): len = 37395.3, overlap = 25.75
PHY-3002 : Step(599): len = 37170.4, overlap = 26.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.76665e-07
PHY-3002 : Step(600): len = 37027.9, overlap = 26.5
PHY-3002 : Step(601): len = 37027.9, overlap = 26.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.95333e-06
PHY-3002 : Step(602): len = 37203.3, overlap = 25.75
PHY-3002 : Step(603): len = 37203.3, overlap = 25.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.90666e-06
PHY-3002 : Step(604): len = 37132.9, overlap = 25.75
PHY-3002 : Step(605): len = 37378.2, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.81332e-06
PHY-3002 : Step(606): len = 37670.7, overlap = 24
PHY-3002 : Step(607): len = 38054.2, overlap = 21.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.03445e-06
PHY-3002 : Step(608): len = 38054.7, overlap = 34.25
PHY-3002 : Step(609): len = 37994.1, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.63923e-06
PHY-3002 : Step(610): len = 38372.5, overlap = 33.25
PHY-3002 : Step(611): len = 38586.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.54291e-05
PHY-3002 : Step(612): len = 38858.3, overlap = 31.75
PHY-3002 : Step(613): len = 39184.4, overlap = 31.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.2669e-05
PHY-3002 : Step(614): len = 39421.2, overlap = 30.75
PHY-3002 : Step(615): len = 39776.6, overlap = 30.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.15315e-05
PHY-3002 : Step(616): len = 40081.1, overlap = 30.5
PHY-3002 : Step(617): len = 40441, overlap = 28.25
PHY-3002 : Step(618): len = 41273.8, overlap = 27
PHY-3002 : Step(619): len = 42240.8, overlap = 24.5
PHY-3002 : Step(620): len = 42335.8, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024260s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (128.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000275616
PHY-3002 : Step(621): len = 48142.5, overlap = 18.5
PHY-3002 : Step(622): len = 47011.8, overlap = 21.5
PHY-3002 : Step(623): len = 46910.5, overlap = 21.25
PHY-3002 : Step(624): len = 46757.1, overlap = 21
PHY-3002 : Step(625): len = 46666.5, overlap = 19.5
PHY-3002 : Step(626): len = 46484.3, overlap = 17.75
PHY-3002 : Step(627): len = 46215.3, overlap = 18.5
PHY-3002 : Step(628): len = 46109.7, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000551233
PHY-3002 : Step(629): len = 46530.9, overlap = 16.5
PHY-3002 : Step(630): len = 46812.9, overlap = 16.25
PHY-3002 : Step(631): len = 46867.3, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00095642
PHY-3002 : Step(632): len = 47138, overlap = 16
PHY-3002 : Step(633): len = 47451.4, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004616s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 48103.3, Over = 0
PHY-3001 : Spreading special nets. 8 out of 1330 tiles have overflows.
PHY-3001 : 8 instances has been re-located, deltaX = 10, deltaY = 7.
PHY-3001 : Final: Len = 48901.3, Over = 0
RUN-1003 : finish command "place" in  1.816031s wall, 2.500000s user + 2.718750s system = 5.218750s CPU (287.4%)

RUN-1004 : used memory is 351 MB, reserved memory is 324 MB, peak memory is 554 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 403 to 324
PHY-1001 : Pin misalignment score is improved from 324 to 319
PHY-1001 : Pin misalignment score is improved from 319 to 318
PHY-1001 : Pin misalignment score is improved from 318 to 318
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 394 instances
RUN-1001 : 148 mslices, 148 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1087 nets
RUN-1001 : 603 nets have 2 pins
RUN-1001 : 339 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 139696, over cnt = 68(0%), over = 99, worst = 3
PHY-1002 : len = 139928, over cnt = 50(0%), over = 76, worst = 3
PHY-1002 : len = 139840, over cnt = 23(0%), over = 41, worst = 2
PHY-1002 : len = 139840, over cnt = 22(0%), over = 40, worst = 2
PHY-1002 : len = 126704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.243121s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (102.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 243 to 67
PHY-1001 : End pin swap;  0.027425s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (170.9%)

PHY-1001 : End global routing;  0.696651s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (100.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.114095s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (136.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 219896, over cnt = 143(0%), over = 144, worst = 2
PHY-1001 : End Routed; 3.028281s wall, 2.500000s user + 1.109375s system = 3.609375s CPU (119.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 217240, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 1; 0.114631s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (95.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 217064, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 2; 0.037509s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 217280, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 3; 0.035702s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (87.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 217488, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.035883s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (87.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 217568, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.036772s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 217632, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 217632
PHY-1001 : End DR Iter 6; 0.036367s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (128.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.313612s wall, 3.703125s user + 1.281250s system = 4.984375s CPU (115.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.140108s wall, 4.500000s user + 1.343750s system = 5.843750s CPU (113.7%)

RUN-1004 : used memory is 375 MB, reserved memory is 343 MB, peak memory is 554 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  581   out of   8640    6.72%
#reg                  423   out of   8640    4.90%
#le                   591
  #lut only           168   out of    591   28.43%
  #reg only            10   out of    591    1.69%
  #lut&reg            413   out of    591   69.88%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4958, tnet num: 1085, tinst num: 392, tnode num: 6073, tedge num: 8498.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1085 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 394
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1087, pip num: 13291
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1085 valid insts, and 34598 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.591669s wall, 9.656250s user + 0.468750s system = 10.125000s CPU (636.1%)

RUN-1004 : used memory is 508 MB, reserved memory is 476 MB, peak memory is 567 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: procedural assignment to a non-register 'sampling_enable' is not permitted in zaklad.v(448)
HDL-8007 ERROR: procedural assignment to a non-register 'sampling_enable' is not permitted in zaklad.v(452)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1005)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '<=' in zaklad.v(452)
HDL-5007 WARNING: empty statement in sequential block in zaklad.v(453)
HDL-8007 ERROR: procedural assignment to a non-register 'sampling_enable' is not permitted in zaklad.v(448)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1005)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '<=' in zaklad.v(453)
HDL-5007 WARNING: empty statement in sequential block in zaklad.v(454)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1006)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: procedural assignment to a non-register 'sampling_enable' is not permitted in zaklad.v(448)
HDL-8007 ERROR: procedural assignment to a non-register 'sampling_enable' is not permitted in zaklad.v(453)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1006)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near ':' in zaklad.v(457)
HDL-8007 ERROR: procedural assignment to a non-register 'sampling_enable' is not permitted in zaklad.v(448)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1007)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near ':' in zaklad.v(457)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1007)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1732/24 useful/useless nets, 1476/24 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 187 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1278 better
SYN-1014 : Optimize round 2
SYN-1032 : 1273/468 useful/useless nets, 1017/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          878
  #and                222
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                436
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |442    |436    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2034/1 useful/useless nets, 1801/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 299 (4.27), #lev = 12 (2.74)
SYN-3001 : Mapper mapped 976 instances into 314 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 423 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 310 LUT to BLE ...
SYN-4008 : Packed 310 LUT and 52 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 255 SEQ (2044 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1887 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 95 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 328/534 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  582   out of   8640    6.74%
#reg                  423   out of   8640    4.90%
#le                   594
  #lut only           171   out of    594   28.79%
  #reg only            12   out of    594    2.02%
  #lut&reg            411   out of    594   69.19%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |594   |582   |423   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.021167s wall, 4.078125s user + 0.281250s system = 4.359375s CPU (108.4%)

RUN-1004 : used memory is 355 MB, reserved memory is 327 MB, peak memory is 567 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 165 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 96 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 41 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 396 instances
RUN-1001 : 149 mslices, 149 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1088 nets
RUN-1001 : 596 nets have 2 pins
RUN-1001 : 349 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 394 instances, 298 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4956, tnet num: 1086, tinst num: 394, tnode num: 6066, tedge num: 8494.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.085264s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (91.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 189265
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.958611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(634): len = 173816, overlap = 72
PHY-3002 : Step(635): len = 140051, overlap = 72
PHY-3002 : Step(636): len = 129657, overlap = 72
PHY-3002 : Step(637): len = 107618, overlap = 72
PHY-3002 : Step(638): len = 99678.1, overlap = 72
PHY-3002 : Step(639): len = 89776.1, overlap = 72
PHY-3002 : Step(640): len = 84641.8, overlap = 72
PHY-3002 : Step(641): len = 75432.5, overlap = 65.25
PHY-3002 : Step(642): len = 71356.9, overlap = 65.25
PHY-3002 : Step(643): len = 64106.6, overlap = 69.75
PHY-3002 : Step(644): len = 60847.6, overlap = 69.75
PHY-3002 : Step(645): len = 56154.8, overlap = 69.75
PHY-3002 : Step(646): len = 53548.3, overlap = 70
PHY-3002 : Step(647): len = 49826.2, overlap = 69.25
PHY-3002 : Step(648): len = 47611.3, overlap = 69
PHY-3002 : Step(649): len = 44387.1, overlap = 74.5
PHY-3002 : Step(650): len = 42484.8, overlap = 74.75
PHY-3002 : Step(651): len = 39894.6, overlap = 76.75
PHY-3002 : Step(652): len = 38160.2, overlap = 78.25
PHY-3002 : Step(653): len = 36324.3, overlap = 81.25
PHY-3002 : Step(654): len = 35133.8, overlap = 80.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.19679e-06
PHY-3002 : Step(655): len = 36241, overlap = 76.75
PHY-3002 : Step(656): len = 36088.4, overlap = 61.25
PHY-3002 : Step(657): len = 35747.4, overlap = 62
PHY-3002 : Step(658): len = 35210.6, overlap = 65
PHY-3002 : Step(659): len = 34445.1, overlap = 66.5
PHY-3002 : Step(660): len = 33776.3, overlap = 66.75
PHY-3002 : Step(661): len = 32304.7, overlap = 78.75
PHY-3002 : Step(662): len = 31470.7, overlap = 78.75
PHY-3002 : Step(663): len = 30942.7, overlap = 76.75
PHY-3002 : Step(664): len = 31027.6, overlap = 80.25
PHY-3002 : Step(665): len = 30642.1, overlap = 83.75
PHY-3002 : Step(666): len = 30377.6, overlap = 86.5
PHY-3002 : Step(667): len = 29818.5, overlap = 85.75
PHY-3002 : Step(668): len = 29911.2, overlap = 84.25
PHY-3002 : Step(669): len = 30134.3, overlap = 84.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.39359e-06
PHY-3002 : Step(670): len = 31021.8, overlap = 84.5
PHY-3002 : Step(671): len = 30964.5, overlap = 84.75
PHY-3002 : Step(672): len = 31409.1, overlap = 84.75
PHY-3002 : Step(673): len = 31767.4, overlap = 73.75
PHY-3002 : Step(674): len = 31924.8, overlap = 76.5
PHY-3002 : Step(675): len = 31811, overlap = 79.5
PHY-3002 : Step(676): len = 31525.2, overlap = 84.25
PHY-3002 : Step(677): len = 31484.8, overlap = 79.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.78718e-06
PHY-3002 : Step(678): len = 32238.7, overlap = 73
PHY-3002 : Step(679): len = 32682.1, overlap = 70.5
PHY-3002 : Step(680): len = 32775.6, overlap = 70.5
PHY-3002 : Step(681): len = 32800.4, overlap = 70.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.45529e-06
PHY-3002 : Step(682): len = 33536.1, overlap = 58.5
PHY-3002 : Step(683): len = 34357.5, overlap = 53.5
PHY-3002 : Step(684): len = 34691.8, overlap = 48.5
PHY-3002 : Step(685): len = 34399.2, overlap = 53
PHY-3002 : Step(686): len = 34321.6, overlap = 53
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017846s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (350.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.83271e-07
PHY-3002 : Step(687): len = 37222.1, overlap = 23.75
PHY-3002 : Step(688): len = 36709, overlap = 26
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.66543e-07
PHY-3002 : Step(689): len = 36665.1, overlap = 26.25
PHY-3002 : Step(690): len = 36632.1, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.93309e-06
PHY-3002 : Step(691): len = 36656.7, overlap = 26.25
PHY-3002 : Step(692): len = 36656.7, overlap = 26.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.59462e-06
PHY-3002 : Step(693): len = 36657.8, overlap = 36
PHY-3002 : Step(694): len = 36916.8, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.18925e-06
PHY-3002 : Step(695): len = 36931.1, overlap = 35
PHY-3002 : Step(696): len = 36931.1, overlap = 35
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.24369e-06
PHY-3002 : Step(697): len = 37105.3, overlap = 35.25
PHY-3002 : Step(698): len = 37856.6, overlap = 32.75
PHY-3002 : Step(699): len = 38402.2, overlap = 31.5
PHY-3002 : Step(700): len = 38506, overlap = 29
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.04874e-05
PHY-3002 : Step(701): len = 38548.2, overlap = 29.5
PHY-3002 : Step(702): len = 38568.3, overlap = 29.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.91727e-05
PHY-3002 : Step(703): len = 38778.7, overlap = 28.75
PHY-3002 : Step(704): len = 40013.3, overlap = 27.75
PHY-3002 : Step(705): len = 40448.6, overlap = 26
PHY-3002 : Step(706): len = 40567.6, overlap = 25.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.83454e-05
PHY-3002 : Step(707): len = 40570, overlap = 26.75
PHY-3002 : Step(708): len = 40718.1, overlap = 26
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.57135e-05
PHY-3002 : Step(709): len = 41255.9, overlap = 26.5
PHY-3002 : Step(710): len = 41777.1, overlap = 24.5
PHY-3002 : Step(711): len = 42710, overlap = 24.5
PHY-3002 : Step(712): len = 42863.5, overlap = 24.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055603s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (168.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000187284
PHY-3002 : Step(713): len = 44460.6, overlap = 14.75
PHY-3002 : Step(714): len = 43731, overlap = 18.25
PHY-3002 : Step(715): len = 43562.5, overlap = 19.75
PHY-3002 : Step(716): len = 43499, overlap = 18.25
PHY-3002 : Step(717): len = 43541.7, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000374569
PHY-3002 : Step(718): len = 43752, overlap = 17.75
PHY-3002 : Step(719): len = 43951.2, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000597702
PHY-3002 : Step(720): len = 44077.4, overlap = 16.5
PHY-3002 : Step(721): len = 44313.5, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004378s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 45134.4, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 45204.4, Over = 0
RUN-1003 : finish command "place" in  1.913558s wall, 2.484375s user + 2.625000s system = 5.109375s CPU (267.0%)

RUN-1004 : used memory is 360 MB, reserved memory is 333 MB, peak memory is 567 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 402 to 332
PHY-1001 : Pin misalignment score is improved from 332 to 322
PHY-1001 : Pin misalignment score is improved from 322 to 321
PHY-1001 : Pin misalignment score is improved from 321 to 321
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 396 instances
RUN-1001 : 149 mslices, 149 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1088 nets
RUN-1001 : 596 nets have 2 pins
RUN-1001 : 349 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 132520, over cnt = 46(0%), over = 58, worst = 2
PHY-1002 : len = 132856, over cnt = 25(0%), over = 30, worst = 2
PHY-1002 : len = 132704, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 123616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.223400s wall, 0.265625s user + 0.093750s system = 0.359375s CPU (160.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 251 to 64
PHY-1001 : End pin swap;  0.026993s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.8%)

PHY-1001 : End global routing;  0.629164s wall, 0.687500s user + 0.109375s system = 0.796875s CPU (126.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.123032s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 212512, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End Routed; 3.660391s wall, 3.390625s user + 1.031250s system = 4.421875s CPU (120.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 209888, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.127752s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 209344, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 2; 0.031282s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (149.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 209240, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.023571s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 209272, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 209272
PHY-1001 : End DR Iter 4; 0.015114s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (516.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.885999s wall, 4.640625s user + 1.109375s system = 5.750000s CPU (117.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.637435s wall, 5.437500s user + 1.250000s system = 6.687500s CPU (118.6%)

RUN-1004 : used memory is 382 MB, reserved memory is 350 MB, peak memory is 567 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  582   out of   8640    6.74%
#reg                  423   out of   8640    4.90%
#le                   594
  #lut only           171   out of    594   28.79%
  #reg only            12   out of    594    2.02%
  #lut&reg            411   out of    594   69.19%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4956, tnet num: 1086, tinst num: 394, tnode num: 6066, tedge num: 8494.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 396
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1088, pip num: 12768
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1076 valid insts, and 33543 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.510473s wall, 9.750000s user + 0.359375s system = 10.109375s CPU (669.3%)

RUN-1004 : used memory is 511 MB, reserved memory is 479 MB, peak memory is 571 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 17 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg5_b1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 193 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1236 better
SYN-1014 : Optimize round 2
SYN-1032 : 1274/467 useful/useless nets, 1018/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 405 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          879
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                436
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |436    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2035/1 useful/useless nets, 1802/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 300 (4.27), #lev = 12 (2.75)
SYN-3001 : Mapper mapped 977 instances into 314 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 423 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 311 LUT to BLE ...
SYN-4008 : Packed 311 LUT and 52 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 256 SEQ (2044 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1886 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 96 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 329/535 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  582   out of   8640    6.74%
#reg                  423   out of   8640    4.90%
#le                   594
  #lut only           171   out of    594   28.79%
  #reg only            12   out of    594    2.02%
  #lut&reg            411   out of    594   69.19%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |594   |582   |423   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.086643s wall, 3.875000s user + 0.406250s system = 4.281250s CPU (104.8%)

RUN-1004 : used memory is 390 MB, reserved memory is 357 MB, peak memory is 571 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 165 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 96 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 41 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 396 instances
RUN-1001 : 149 mslices, 149 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1089 nets
RUN-1001 : 601 nets have 2 pins
RUN-1001 : 345 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 394 instances, 298 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4954, tnet num: 1087, tinst num: 394, tnode num: 6063, tedge num: 8488.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1087 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.089061s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (122.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 201091
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.958611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(722): len = 187265, overlap = 72
PHY-3002 : Step(723): len = 163305, overlap = 72
PHY-3002 : Step(724): len = 153139, overlap = 72
PHY-3002 : Step(725): len = 132372, overlap = 72
PHY-3002 : Step(726): len = 123952, overlap = 72
PHY-3002 : Step(727): len = 106326, overlap = 72
PHY-3002 : Step(728): len = 99323, overlap = 72
PHY-3002 : Step(729): len = 89204.9, overlap = 65.25
PHY-3002 : Step(730): len = 84040, overlap = 69.75
PHY-3002 : Step(731): len = 76951.6, overlap = 71.5
PHY-3002 : Step(732): len = 72875.4, overlap = 70.5
PHY-3002 : Step(733): len = 66320.6, overlap = 70.5
PHY-3002 : Step(734): len = 62829.7, overlap = 68.75
PHY-3002 : Step(735): len = 57760.5, overlap = 70
PHY-3002 : Step(736): len = 54859.9, overlap = 70
PHY-3002 : Step(737): len = 50731.5, overlap = 75
PHY-3002 : Step(738): len = 48327.2, overlap = 75.5
PHY-3002 : Step(739): len = 45024.7, overlap = 76.5
PHY-3002 : Step(740): len = 42972.5, overlap = 78.25
PHY-3002 : Step(741): len = 40524.2, overlap = 79
PHY-3002 : Step(742): len = 38935.4, overlap = 79.25
PHY-3002 : Step(743): len = 37009.8, overlap = 81.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.17657e-06
PHY-3002 : Step(744): len = 36568.8, overlap = 76
PHY-3002 : Step(745): len = 36134.7, overlap = 72.75
PHY-3002 : Step(746): len = 35919.6, overlap = 73.5
PHY-3002 : Step(747): len = 35678.5, overlap = 74.75
PHY-3002 : Step(748): len = 35357.7, overlap = 74.75
PHY-3002 : Step(749): len = 34848.1, overlap = 76.25
PHY-3002 : Step(750): len = 34272.8, overlap = 81.75
PHY-3002 : Step(751): len = 32927.3, overlap = 85.75
PHY-3002 : Step(752): len = 32248.2, overlap = 85.25
PHY-3002 : Step(753): len = 31522.8, overlap = 80.5
PHY-3002 : Step(754): len = 31054.2, overlap = 83
PHY-3002 : Step(755): len = 30272.3, overlap = 82.75
PHY-3002 : Step(756): len = 30488.6, overlap = 85.5
PHY-3002 : Step(757): len = 30299, overlap = 85
PHY-3002 : Step(758): len = 30042.3, overlap = 84.5
PHY-3002 : Step(759): len = 29565.4, overlap = 81.25
PHY-3002 : Step(760): len = 29708.9, overlap = 78.75
PHY-3002 : Step(761): len = 29897.4, overlap = 76.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.35314e-06
PHY-3002 : Step(762): len = 30669.3, overlap = 73.75
PHY-3002 : Step(763): len = 30638, overlap = 73.5
PHY-3002 : Step(764): len = 30629, overlap = 71.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.70627e-06
PHY-3002 : Step(765): len = 31870.4, overlap = 64.25
PHY-3002 : Step(766): len = 31923, overlap = 64.25
PHY-3002 : Step(767): len = 31911.1, overlap = 64.25
PHY-3002 : Step(768): len = 32106.6, overlap = 66.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.72929e-06
PHY-3002 : Step(769): len = 33056.1, overlap = 65.5
PHY-3002 : Step(770): len = 33834.2, overlap = 65.5
PHY-3002 : Step(771): len = 34361.3, overlap = 67.25
PHY-3002 : Step(772): len = 34353.4, overlap = 59.5
PHY-3002 : Step(773): len = 34495.2, overlap = 63.75
PHY-3002 : Step(774): len = 34684.7, overlap = 64
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009279s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (336.8%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.251e-07
PHY-3002 : Step(775): len = 37422.8, overlap = 22.75
PHY-3002 : Step(776): len = 36982.6, overlap = 22.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.0502e-06
PHY-3002 : Step(777): len = 37000, overlap = 22.75
PHY-3002 : Step(778): len = 36996.9, overlap = 23
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.00765e-06
PHY-3002 : Step(779): len = 36929.2, overlap = 37.25
PHY-3002 : Step(780): len = 36929.2, overlap = 37.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.78669e-06
PHY-3002 : Step(781): len = 37150.7, overlap = 37.25
PHY-3002 : Step(782): len = 37351.2, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.57338e-06
PHY-3002 : Step(783): len = 37450.7, overlap = 36
PHY-3002 : Step(784): len = 37832.8, overlap = 33.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.32707e-05
PHY-3002 : Step(785): len = 37796, overlap = 33.75
PHY-3002 : Step(786): len = 38056.3, overlap = 33
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.52445e-05
PHY-3002 : Step(787): len = 38111.2, overlap = 32.5
PHY-3002 : Step(788): len = 38413.9, overlap = 32
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.94848e-05
PHY-3002 : Step(789): len = 38421.3, overlap = 31.5
PHY-3002 : Step(790): len = 39439.4, overlap = 28.5
PHY-3002 : Step(791): len = 39766.3, overlap = 27.5
PHY-3002 : Step(792): len = 40349.9, overlap = 27.5
PHY-3002 : Step(793): len = 40624.6, overlap = 26
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.89696e-05
PHY-3002 : Step(794): len = 40716.2, overlap = 26.25
PHY-3002 : Step(795): len = 41004.6, overlap = 24.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031130s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (301.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00028178
PHY-3002 : Step(796): len = 48174.8, overlap = 21.25
PHY-3002 : Step(797): len = 46984, overlap = 19.75
PHY-3002 : Step(798): len = 46855.7, overlap = 19.5
PHY-3002 : Step(799): len = 46522, overlap = 20.25
PHY-3002 : Step(800): len = 46054.5, overlap = 18.75
PHY-3002 : Step(801): len = 45516.8, overlap = 18.5
PHY-3002 : Step(802): len = 45031, overlap = 20
PHY-3002 : Step(803): len = 44878.9, overlap = 20.5
PHY-3002 : Step(804): len = 44603.2, overlap = 18.25
PHY-3002 : Step(805): len = 44522.9, overlap = 18.75
PHY-3002 : Step(806): len = 44360, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000542257
PHY-3002 : Step(807): len = 44661.3, overlap = 18.25
PHY-3002 : Step(808): len = 45002.2, overlap = 17.75
PHY-3002 : Step(809): len = 45181.2, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00108451
PHY-3002 : Step(810): len = 45368, overlap = 17.25
PHY-3002 : Step(811): len = 45601.3, overlap = 16.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004254s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46229.4, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 1, deltaY = 2.
PHY-3001 : Final: Len = 46277.4, Over = 0
RUN-1003 : finish command "place" in  1.899429s wall, 2.453125s user + 2.937500s system = 5.390625s CPU (283.8%)

RUN-1004 : used memory is 390 MB, reserved memory is 357 MB, peak memory is 571 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 419 to 345
PHY-1001 : Pin misalignment score is improved from 345 to 340
PHY-1001 : Pin misalignment score is improved from 340 to 341
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 396 instances
RUN-1001 : 149 mslices, 149 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1089 nets
RUN-1001 : 601 nets have 2 pins
RUN-1001 : 345 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 138664, over cnt = 42(0%), over = 53, worst = 3
PHY-1002 : len = 139008, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 139024, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 133488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.221436s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (112.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 238 to 63
PHY-1001 : End pin swap;  0.026119s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (179.5%)

PHY-1001 : End global routing;  0.627354s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (107.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.092540s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (118.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 223288, over cnt = 80(0%), over = 80, worst = 1
PHY-1001 : End Routed; 3.736564s wall, 3.718750s user + 0.875000s system = 4.593750s CPU (122.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 219592, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 1; 0.088997s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (105.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 219288, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.046393s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (101.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 219376, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.013688s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (114.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 219408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.011889s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (262.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 219408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.011098s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (281.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 219408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.012894s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (242.4%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 219440, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 219440
PHY-1001 : End LB Iter 9; 0.010077s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (155.1%)

PHY-1001 : 3 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.932138s wall, 4.812500s user + 1.078125s system = 5.890625s CPU (119.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.670797s wall, 5.640625s user + 1.078125s system = 6.718750s CPU (118.5%)

RUN-1004 : used memory is 390 MB, reserved memory is 357 MB, peak memory is 571 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  584   out of   8640    6.76%
#reg                  423   out of   8640    4.90%
#le                   596
  #lut only           173   out of    596   29.03%
  #reg only            12   out of    596    2.01%
  #lut&reg            411   out of    596   68.96%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4954, tnet num: 1087, tinst num: 397, tnode num: 6063, tedge num: 8488.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1087 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 399
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1089, pip num: 13230
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1029 valid insts, and 34463 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.514231s wall, 9.390625s user + 0.375000s system = 9.765625s CPU (644.9%)

RUN-1004 : used memory is 519 MB, reserved memory is 487 MB, peak memory is 578 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 308 onehot mux instances.
SYN-1020 : Optimized 175 distributor mux.
SYN-1016 : Merged 289 instances.
SYN-1015 : Optimize round 1, 1143 better
SYN-1014 : Optimize round 2
SYN-1032 : 1217/441 useful/useless nets, 973/343 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 372 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          835
  #and                219
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                396
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |439    |396    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1964/1 useful/useless nets, 1743/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 287 (4.29), #lev = 12 (2.84)
SYN-3001 : Mapper mapped 973 instances into 301 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 383 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 21 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 298 LUT to BLE ...
SYN-4008 : Packed 298 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 311 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (311 nodes)...
SYN-4004 : #1: Packed 246 SEQ (1640 nodes)...
SYN-4004 : #2: Packed 297 SEQ (1474 nodes)...
SYN-4004 : #3: Packed 298 SEQ (769 nodes)...
SYN-4005 : Packed 298 SEQ with LUT/SLICE
SYN-4006 : 91 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 311/513 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  558   out of   8640    6.46%
#reg                  383   out of   8640    4.43%
#le                   566
  #lut only           183   out of    566   32.33%
  #reg only             8   out of    566    1.41%
  #lut&reg            375   out of    566   66.25%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |566   |558   |383   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.904031s wall, 3.562500s user + 0.468750s system = 4.031250s CPU (103.3%)

RUN-1004 : used memory is 377 MB, reserved memory is 349 MB, peak memory is 578 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 159 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 82 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 382 instances
RUN-1001 : 142 mslices, 142 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1034 nets
RUN-1001 : 578 nets have 2 pins
RUN-1001 : 320 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 380 instances, 284 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4754, tnet num: 1032, tinst num: 380, tnode num: 5793, tedge num: 8136.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1032 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.097177s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (112.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 180914
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960556
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(812): len = 168570, overlap = 72
PHY-3002 : Step(813): len = 141065, overlap = 72
PHY-3002 : Step(814): len = 131271, overlap = 72
PHY-3002 : Step(815): len = 117228, overlap = 72
PHY-3002 : Step(816): len = 110850, overlap = 72
PHY-3002 : Step(817): len = 100401, overlap = 72
PHY-3002 : Step(818): len = 95040.7, overlap = 72
PHY-3002 : Step(819): len = 86542.9, overlap = 72
PHY-3002 : Step(820): len = 81887.4, overlap = 65.25
PHY-3002 : Step(821): len = 75549.2, overlap = 67.5
PHY-3002 : Step(822): len = 71777, overlap = 69.75
PHY-3002 : Step(823): len = 66958.2, overlap = 69.75
PHY-3002 : Step(824): len = 63735.2, overlap = 69.75
PHY-3002 : Step(825): len = 59760.1, overlap = 70
PHY-3002 : Step(826): len = 56977.8, overlap = 71.25
PHY-3002 : Step(827): len = 53310.2, overlap = 70
PHY-3002 : Step(828): len = 50785.4, overlap = 70.5
PHY-3002 : Step(829): len = 47805.2, overlap = 71.75
PHY-3002 : Step(830): len = 45835, overlap = 72.5
PHY-3002 : Step(831): len = 43455.5, overlap = 77.5
PHY-3002 : Step(832): len = 41555.6, overlap = 78.5
PHY-3002 : Step(833): len = 39647.2, overlap = 78.75
PHY-3002 : Step(834): len = 37986.4, overlap = 80.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.41969e-06
PHY-3002 : Step(835): len = 38676.3, overlap = 73
PHY-3002 : Step(836): len = 39804.8, overlap = 74.25
PHY-3002 : Step(837): len = 39134.5, overlap = 74
PHY-3002 : Step(838): len = 37757.4, overlap = 72.25
PHY-3002 : Step(839): len = 37075.9, overlap = 66.5
PHY-3002 : Step(840): len = 35738.9, overlap = 55.75
PHY-3002 : Step(841): len = 34847.1, overlap = 56.25
PHY-3002 : Step(842): len = 33947.5, overlap = 62
PHY-3002 : Step(843): len = 32699.2, overlap = 78.75
PHY-3002 : Step(844): len = 31768.6, overlap = 77.75
PHY-3002 : Step(845): len = 31258.7, overlap = 78.25
PHY-3002 : Step(846): len = 30569.7, overlap = 85
PHY-3002 : Step(847): len = 30383, overlap = 80.75
PHY-3002 : Step(848): len = 30847, overlap = 83.75
PHY-3002 : Step(849): len = 31362.8, overlap = 86.75
PHY-3002 : Step(850): len = 31036.1, overlap = 85.75
PHY-3002 : Step(851): len = 30748.4, overlap = 85.75
PHY-3002 : Step(852): len = 30275.3, overlap = 86.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.83938e-06
PHY-3002 : Step(853): len = 31222.4, overlap = 80.25
PHY-3002 : Step(854): len = 31111.5, overlap = 80.25
PHY-3002 : Step(855): len = 31384.7, overlap = 78.25
PHY-3002 : Step(856): len = 31427.2, overlap = 76
PHY-3002 : Step(857): len = 31589.9, overlap = 75.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.67877e-06
PHY-3002 : Step(858): len = 32426.8, overlap = 70.75
PHY-3002 : Step(859): len = 32859.9, overlap = 67.75
PHY-3002 : Step(860): len = 33240.7, overlap = 67.75
PHY-3002 : Step(861): len = 33422.4, overlap = 65.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006970s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960556
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.44629e-07
PHY-3002 : Step(862): len = 36438.9, overlap = 22.5
PHY-3002 : Step(863): len = 36138.8, overlap = 25.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.89258e-07
PHY-3002 : Step(864): len = 36127.9, overlap = 25.25
PHY-3002 : Step(865): len = 36029.8, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.77852e-06
PHY-3002 : Step(866): len = 36065.6, overlap = 25.25
PHY-3002 : Step(867): len = 36065.6, overlap = 25.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960556
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.71909e-06
PHY-3002 : Step(868): len = 36058.4, overlap = 38.5
PHY-3002 : Step(869): len = 36215.1, overlap = 38.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.43817e-06
PHY-3002 : Step(870): len = 36274.7, overlap = 38
PHY-3002 : Step(871): len = 36331.4, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.94611e-06
PHY-3002 : Step(872): len = 36653.2, overlap = 36.5
PHY-3002 : Step(873): len = 36747.9, overlap = 36
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.06073e-05
PHY-3002 : Step(874): len = 36825, overlap = 35.25
PHY-3002 : Step(875): len = 36935.4, overlap = 35.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.13768e-05
PHY-3002 : Step(876): len = 37096.1, overlap = 34
PHY-3002 : Step(877): len = 38041.1, overlap = 31.5
PHY-3002 : Step(878): len = 38551.2, overlap = 30.25
PHY-3002 : Step(879): len = 38802.2, overlap = 28.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.27535e-05
PHY-3002 : Step(880): len = 38856.1, overlap = 28.75
PHY-3002 : Step(881): len = 39537.8, overlap = 28.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.5507e-05
PHY-3002 : Step(882): len = 39764.8, overlap = 27.25
PHY-3002 : Step(883): len = 39954.3, overlap = 26.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.74829e-05
PHY-3002 : Step(884): len = 40683.8, overlap = 26.25
PHY-3002 : Step(885): len = 41079.6, overlap = 25
PHY-3002 : Step(886): len = 41973.5, overlap = 23
PHY-3002 : Step(887): len = 42379.8, overlap = 22.25
PHY-3002 : Step(888): len = 42461.2, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058846s wall, 0.093750s user + 0.078125s system = 0.171875s CPU (292.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960556
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000228125
PHY-3002 : Step(889): len = 44222.9, overlap = 8.75
PHY-3002 : Step(890): len = 43362.1, overlap = 16.5
PHY-3002 : Step(891): len = 43382.6, overlap = 16.5
PHY-3002 : Step(892): len = 43252.6, overlap = 16.5
PHY-3002 : Step(893): len = 43056, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000456251
PHY-3002 : Step(894): len = 43267, overlap = 17.75
PHY-3002 : Step(895): len = 43394, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000701296
PHY-3002 : Step(896): len = 43492, overlap = 16.75
PHY-3002 : Step(897): len = 43575, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004295s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 44468.4, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 44524.4, Over = 0
RUN-1003 : finish command "place" in  1.842291s wall, 2.250000s user + 2.921875s system = 5.171875s CPU (280.7%)

RUN-1004 : used memory is 377 MB, reserved memory is 350 MB, peak memory is 578 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 396 to 331
PHY-1001 : Pin misalignment score is improved from 331 to 324
PHY-1001 : Pin misalignment score is improved from 324 to 324
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 382 instances
RUN-1001 : 142 mslices, 142 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1034 nets
RUN-1001 : 578 nets have 2 pins
RUN-1001 : 320 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 128600, over cnt = 43(0%), over = 52, worst = 3
PHY-1002 : len = 128792, over cnt = 18(0%), over = 24, worst = 3
PHY-1002 : len = 128944, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 127560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.209116s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (112.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 244 to 70
PHY-1001 : End pin swap;  0.025413s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.5%)

PHY-1001 : End global routing;  0.604085s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (111.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.116413s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 208296, over cnt = 105(0%), over = 105, worst = 1
PHY-1001 : End Routed; 2.738527s wall, 2.187500s user + 1.078125s system = 3.265625s CPU (119.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 205664, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 1; 0.129259s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (120.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 204464, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 2; 0.057353s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (109.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 204616, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.026375s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 204600, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 204600
PHY-1001 : End DR Iter 4; 0.011646s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.917708s wall, 3.312500s user + 1.218750s system = 4.531250s CPU (115.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.620539s wall, 4.031250s user + 1.265625s system = 5.296875s CPU (114.6%)

RUN-1004 : used memory is 393 MB, reserved memory is 362 MB, peak memory is 578 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  558   out of   8640    6.46%
#reg                  383   out of   8640    4.43%
#le                   566
  #lut only           183   out of    566   32.33%
  #reg only             8   out of    566    1.41%
  #lut&reg            375   out of    566   66.25%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4754, tnet num: 1032, tinst num: 380, tnode num: 5793, tedge num: 8136.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1032 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 382
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1034, pip num: 12511
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1040 valid insts, and 32731 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.779412s wall, 11.546875s user + 0.359375s system = 11.906250s CPU (669.1%)

RUN-1004 : used memory is 523 MB, reserved memory is 491 MB, peak memory is 583 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near 'reg' in zaklad.v(210)
HDL-8007 ERROR: Verilog 2000 keyword reg used in incorrect context in zaklad.v(210)
HDL-8007 ERROR: 'trigger_read_address' is not declared in zaklad.v(476)
HDL-8007 ERROR: 'trigger_read_address' is not declared in zaklad.v(633)
HDL-8007 ERROR: 'trigger_read_address' is not declared in zaklad.v(636)
HDL-8007 ERROR: 'trigger_read_address' is not declared in zaklad.v(651)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1008)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 308 onehot mux instances.
SYN-1020 : Optimized 175 distributor mux.
SYN-1016 : Merged 289 instances.
SYN-1015 : Optimize round 1, 1143 better
SYN-1014 : Optimize round 2
SYN-1032 : 1217/441 useful/useless nets, 973/343 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 372 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          835
  #and                219
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                396
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |439    |396    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 308 onehot mux instances.
SYN-1020 : Optimized 180 distributor mux.
SYN-1016 : Merged 289 instances.
SYN-1015 : Optimize round 1, 1148 better
SYN-1014 : Optimize round 2
SYN-1032 : 1217/441 useful/useless nets, 973/343 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 372 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          835
  #and                219
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                396
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |439    |396    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1964/1 useful/useless nets, 1743/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 289 (4.27), #lev = 12 (2.70)
SYN-3001 : Mapper mapped 973 instances into 303 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 383 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 21 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 300 LUT to BLE ...
SYN-4008 : Packed 300 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 311 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (311 nodes)...
SYN-4004 : #1: Packed 248 SEQ (1579 nodes)...
SYN-4004 : #2: Packed 297 SEQ (1411 nodes)...
SYN-4004 : #3: Packed 298 SEQ (769 nodes)...
SYN-4005 : Packed 298 SEQ with LUT/SLICE
SYN-4006 : 93 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 313/515 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  561   out of   8640    6.49%
#reg                  383   out of   8640    4.43%
#le                   571
  #lut only           188   out of    571   32.92%
  #reg only            10   out of    571    1.75%
  #lut&reg            373   out of    571   65.32%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |571   |561   |383   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.257932s wall, 3.062500s user + 0.562500s system = 3.625000s CPU (111.3%)

RUN-1004 : used memory is 404 MB, reserved memory is 372 MB, peak memory is 583 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 159 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 81 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 41 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 385 instances
RUN-1001 : 144 mslices, 143 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1036 nets
RUN-1001 : 566 nets have 2 pins
RUN-1001 : 334 nets have [3 - 5] pins
RUN-1001 : 75 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 383 instances, 287 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4759, tnet num: 1034, tinst num: 383, tnode num: 5794, tedge num: 8144.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1034 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.085059s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (110.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 186465
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960139
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(898): len = 161554, overlap = 72
PHY-3002 : Step(899): len = 153224, overlap = 72
PHY-3002 : Step(900): len = 141765, overlap = 72
PHY-3002 : Step(901): len = 133864, overlap = 72
PHY-3002 : Step(902): len = 123135, overlap = 72
PHY-3002 : Step(903): len = 116212, overlap = 72
PHY-3002 : Step(904): len = 106240, overlap = 72
PHY-3002 : Step(905): len = 100284, overlap = 72
PHY-3002 : Step(906): len = 92077.6, overlap = 72
PHY-3002 : Step(907): len = 87127, overlap = 72
PHY-3002 : Step(908): len = 79908.6, overlap = 65.25
PHY-3002 : Step(909): len = 75666.2, overlap = 67.5
PHY-3002 : Step(910): len = 69807.4, overlap = 69.75
PHY-3002 : Step(911): len = 66169.4, overlap = 69.75
PHY-3002 : Step(912): len = 61106.7, overlap = 69.75
PHY-3002 : Step(913): len = 57947.2, overlap = 69.75
PHY-3002 : Step(914): len = 53641.5, overlap = 67.5
PHY-3002 : Step(915): len = 50999, overlap = 67.75
PHY-3002 : Step(916): len = 47366.6, overlap = 73
PHY-3002 : Step(917): len = 45111.5, overlap = 73
PHY-3002 : Step(918): len = 41791.5, overlap = 72.5
PHY-3002 : Step(919): len = 39705.2, overlap = 72.75
PHY-3002 : Step(920): len = 37392.8, overlap = 74
PHY-3002 : Step(921): len = 35871.7, overlap = 75.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.13852e-06
PHY-3002 : Step(922): len = 35837, overlap = 77
PHY-3002 : Step(923): len = 35510, overlap = 61.75
PHY-3002 : Step(924): len = 35222.8, overlap = 64
PHY-3002 : Step(925): len = 35081.3, overlap = 62.5
PHY-3002 : Step(926): len = 34760.6, overlap = 64
PHY-3002 : Step(927): len = 34387.9, overlap = 66.5
PHY-3002 : Step(928): len = 33705.8, overlap = 69.25
PHY-3002 : Step(929): len = 32763.8, overlap = 71.75
PHY-3002 : Step(930): len = 31902.8, overlap = 79.5
PHY-3002 : Step(931): len = 31211.4, overlap = 76
PHY-3002 : Step(932): len = 30281.4, overlap = 77.75
PHY-3002 : Step(933): len = 30220.5, overlap = 78
PHY-3002 : Step(934): len = 30119.5, overlap = 83.5
PHY-3002 : Step(935): len = 29852.4, overlap = 84.75
PHY-3002 : Step(936): len = 29480.8, overlap = 83
PHY-3002 : Step(937): len = 28902.9, overlap = 83.5
PHY-3002 : Step(938): len = 28813.9, overlap = 85
PHY-3002 : Step(939): len = 29046, overlap = 80.5
PHY-3002 : Step(940): len = 28873, overlap = 80.25
PHY-3002 : Step(941): len = 28616.3, overlap = 78.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.27705e-06
PHY-3002 : Step(942): len = 29422.1, overlap = 75.75
PHY-3002 : Step(943): len = 29492.8, overlap = 75.75
PHY-3002 : Step(944): len = 30116.4, overlap = 68.25
PHY-3002 : Step(945): len = 30289.4, overlap = 68.25
PHY-3002 : Step(946): len = 30534.1, overlap = 70
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.5541e-06
PHY-3002 : Step(947): len = 31132.7, overlap = 65.5
PHY-3002 : Step(948): len = 31334.8, overlap = 63.25
PHY-3002 : Step(949): len = 31318, overlap = 62.5
PHY-3002 : Step(950): len = 31377.5, overlap = 59.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006938s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (675.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960139
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.07526e-07
PHY-3002 : Step(951): len = 36042.2, overlap = 22
PHY-3002 : Step(952): len = 35800.4, overlap = 21.75
PHY-3002 : Step(953): len = 35635.5, overlap = 21
PHY-3002 : Step(954): len = 35643.1, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.15052e-07
PHY-3002 : Step(955): len = 35643.6, overlap = 21
PHY-3002 : Step(956): len = 35731.5, overlap = 21.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.6301e-06
PHY-3002 : Step(957): len = 35707.5, overlap = 21
PHY-3002 : Step(958): len = 35707.5, overlap = 21
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960139
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.64128e-06
PHY-3002 : Step(959): len = 35677.8, overlap = 34.25
PHY-3002 : Step(960): len = 35755.8, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.28255e-06
PHY-3002 : Step(961): len = 35771.3, overlap = 34
PHY-3002 : Step(962): len = 35893.6, overlap = 33.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.55501e-06
PHY-3002 : Step(963): len = 35886.4, overlap = 33.5
PHY-3002 : Step(964): len = 35987.7, overlap = 33.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.17666e-06
PHY-3002 : Step(965): len = 35970.2, overlap = 33.75
PHY-3002 : Step(966): len = 36623.5, overlap = 33.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.03533e-05
PHY-3002 : Step(967): len = 36668.3, overlap = 33.5
PHY-3002 : Step(968): len = 36737.7, overlap = 33.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.32516e-05
PHY-3002 : Step(969): len = 36779.4, overlap = 33.25
PHY-3002 : Step(970): len = 38175.2, overlap = 29.5
PHY-3002 : Step(971): len = 38601.4, overlap = 27.75
PHY-3002 : Step(972): len = 39012.2, overlap = 25.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.65032e-05
PHY-3002 : Step(973): len = 38950.1, overlap = 25.5
PHY-3002 : Step(974): len = 38980.5, overlap = 25.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.30064e-05
PHY-3002 : Step(975): len = 39288.2, overlap = 24.75
PHY-3002 : Step(976): len = 39657.6, overlap = 23.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.82848e-05
PHY-3002 : Step(977): len = 39947.9, overlap = 23.25
PHY-3002 : Step(978): len = 40498, overlap = 21.25
PHY-3002 : Step(979): len = 41208.3, overlap = 21
PHY-3002 : Step(980): len = 41872.3, overlap = 20.25
PHY-3002 : Step(981): len = 42023.7, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.069132s wall, 0.078125s user + 0.140625s system = 0.218750s CPU (316.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960139
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000189754
PHY-3002 : Step(982): len = 42727.8, overlap = 11.75
PHY-3002 : Step(983): len = 42209.2, overlap = 16.5
PHY-3002 : Step(984): len = 42091.9, overlap = 17.25
PHY-3002 : Step(985): len = 41934.7, overlap = 18.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000379507
PHY-3002 : Step(986): len = 42230.7, overlap = 17.25
PHY-3002 : Step(987): len = 42412.1, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000707524
PHY-3002 : Step(988): len = 42505.1, overlap = 17.25
PHY-3002 : Step(989): len = 42586.7, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004285s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43272.5, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 3, deltaY = 1.
PHY-3001 : Final: Len = 43462.5, Over = 0
RUN-1003 : finish command "place" in  1.985396s wall, 2.906250s user + 2.953125s system = 5.859375s CPU (295.1%)

RUN-1004 : used memory is 404 MB, reserved memory is 372 MB, peak memory is 583 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 395 to 329
PHY-1001 : Pin misalignment score is improved from 329 to 319
PHY-1001 : Pin misalignment score is improved from 319 to 319
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 385 instances
RUN-1001 : 144 mslices, 143 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1036 nets
RUN-1001 : 566 nets have 2 pins
RUN-1001 : 334 nets have [3 - 5] pins
RUN-1001 : 75 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 122496, over cnt = 43(0%), over = 62, worst = 2
PHY-1002 : len = 122744, over cnt = 27(0%), over = 41, worst = 2
PHY-1002 : len = 122864, over cnt = 17(0%), over = 30, worst = 2
PHY-1002 : len = 122880, over cnt = 16(0%), over = 29, worst = 2
PHY-1002 : len = 116880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.217759s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (114.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 253 to 68
PHY-1001 : End pin swap;  0.027125s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.2%)

PHY-1001 : End global routing;  0.617844s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (103.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.091190s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 205280, over cnt = 87(0%), over = 87, worst = 1
PHY-1001 : End Routed; 2.903811s wall, 2.890625s user + 1.343750s system = 4.234375s CPU (145.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 203456, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : End DR Iter 1; 0.100698s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 203152, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.025476s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (61.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 203120, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.019354s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (161.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 203184, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 203184
PHY-1001 : End DR Iter 4; 0.021556s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.002527s wall, 4.031250s user + 1.453125s system = 5.484375s CPU (137.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.720305s wall, 4.734375s user + 1.500000s system = 6.234375s CPU (132.1%)

RUN-1004 : used memory is 402 MB, reserved memory is 370 MB, peak memory is 583 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  561   out of   8640    6.49%
#reg                  383   out of   8640    4.43%
#le                   571
  #lut only           188   out of    571   32.92%
  #reg only            10   out of    571    1.75%
  #lut&reg            373   out of    571   65.32%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4759, tnet num: 1034, tinst num: 383, tnode num: 5794, tedge num: 8144.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1034 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 385
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1036, pip num: 12394
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1092 valid insts, and 32471 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.430387s wall, 9.046875s user + 0.453125s system = 9.500000s CPU (664.2%)

RUN-1004 : used memory is 527 MB, reserved memory is 496 MB, peak memory is 590 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 308 onehot mux instances.
SYN-1020 : Optimized 175 distributor mux.
SYN-1016 : Merged 289 instances.
SYN-1015 : Optimize round 1, 1143 better
SYN-1014 : Optimize round 2
SYN-1032 : 1217/441 useful/useless nets, 973/343 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 372 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          835
  #and                219
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                396
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |439    |396    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1964/1 useful/useless nets, 1743/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 287 (4.29), #lev = 12 (2.84)
SYN-3001 : Mapper mapped 973 instances into 301 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 383 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 21 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 298 LUT to BLE ...
SYN-4008 : Packed 298 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 311 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (311 nodes)...
SYN-4004 : #1: Packed 246 SEQ (1640 nodes)...
SYN-4004 : #2: Packed 297 SEQ (1474 nodes)...
SYN-4004 : #3: Packed 298 SEQ (769 nodes)...
SYN-4005 : Packed 298 SEQ with LUT/SLICE
SYN-4006 : 91 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 311/513 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  558   out of   8640    6.46%
#reg                  383   out of   8640    4.43%
#le                   566
  #lut only           183   out of    566   32.33%
  #reg only             8   out of    566    1.41%
  #lut&reg            375   out of    566   66.25%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |566   |558   |383   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.583455s wall, 3.343750s user + 0.500000s system = 3.843750s CPU (107.3%)

RUN-1004 : used memory is 388 MB, reserved memory is 359 MB, peak memory is 590 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 159 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 82 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 382 instances
RUN-1001 : 142 mslices, 142 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1034 nets
RUN-1001 : 578 nets have 2 pins
RUN-1001 : 320 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 380 instances, 284 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4754, tnet num: 1032, tinst num: 380, tnode num: 5793, tedge num: 8136.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1032 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.082594s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (170.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 180914
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960556
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(990): len = 168570, overlap = 72
PHY-3002 : Step(991): len = 141065, overlap = 72
PHY-3002 : Step(992): len = 131271, overlap = 72
PHY-3002 : Step(993): len = 117228, overlap = 72
PHY-3002 : Step(994): len = 110850, overlap = 72
PHY-3002 : Step(995): len = 100401, overlap = 72
PHY-3002 : Step(996): len = 95040.7, overlap = 72
PHY-3002 : Step(997): len = 86542.9, overlap = 72
PHY-3002 : Step(998): len = 81887.4, overlap = 65.25
PHY-3002 : Step(999): len = 75549.2, overlap = 67.5
PHY-3002 : Step(1000): len = 71777, overlap = 69.75
PHY-3002 : Step(1001): len = 66958.2, overlap = 69.75
PHY-3002 : Step(1002): len = 63735.2, overlap = 69.75
PHY-3002 : Step(1003): len = 59760.1, overlap = 70
PHY-3002 : Step(1004): len = 56977.8, overlap = 71.25
PHY-3002 : Step(1005): len = 53310.2, overlap = 70
PHY-3002 : Step(1006): len = 50785.4, overlap = 70.5
PHY-3002 : Step(1007): len = 47805.2, overlap = 71.75
PHY-3002 : Step(1008): len = 45835, overlap = 72.5
PHY-3002 : Step(1009): len = 43455.5, overlap = 77.5
PHY-3002 : Step(1010): len = 41555.6, overlap = 78.5
PHY-3002 : Step(1011): len = 39647.2, overlap = 78.75
PHY-3002 : Step(1012): len = 37986.4, overlap = 80.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.41969e-06
PHY-3002 : Step(1013): len = 38676.3, overlap = 73
PHY-3002 : Step(1014): len = 39804.8, overlap = 74.25
PHY-3002 : Step(1015): len = 39134.5, overlap = 74
PHY-3002 : Step(1016): len = 37757.4, overlap = 72.25
PHY-3002 : Step(1017): len = 37075.9, overlap = 66.5
PHY-3002 : Step(1018): len = 35738.9, overlap = 55.75
PHY-3002 : Step(1019): len = 34847.1, overlap = 56.25
PHY-3002 : Step(1020): len = 33947.5, overlap = 62
PHY-3002 : Step(1021): len = 32699.2, overlap = 78.75
PHY-3002 : Step(1022): len = 31768.6, overlap = 77.75
PHY-3002 : Step(1023): len = 31258.7, overlap = 78.25
PHY-3002 : Step(1024): len = 30569.7, overlap = 85
PHY-3002 : Step(1025): len = 30383, overlap = 80.75
PHY-3002 : Step(1026): len = 30847, overlap = 83.75
PHY-3002 : Step(1027): len = 31362.8, overlap = 86.75
PHY-3002 : Step(1028): len = 31036.1, overlap = 85.75
PHY-3002 : Step(1029): len = 30748.4, overlap = 85.75
PHY-3002 : Step(1030): len = 30275.3, overlap = 86.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.83938e-06
PHY-3002 : Step(1031): len = 31222.4, overlap = 80.25
PHY-3002 : Step(1032): len = 31111.5, overlap = 80.25
PHY-3002 : Step(1033): len = 31384.7, overlap = 78.25
PHY-3002 : Step(1034): len = 31427.2, overlap = 76
PHY-3002 : Step(1035): len = 31589.9, overlap = 75.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.67877e-06
PHY-3002 : Step(1036): len = 32426.8, overlap = 70.75
PHY-3002 : Step(1037): len = 32859.9, overlap = 67.75
PHY-3002 : Step(1038): len = 33240.7, overlap = 67.75
PHY-3002 : Step(1039): len = 33422.4, overlap = 65.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008487s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960556
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.44629e-07
PHY-3002 : Step(1040): len = 36438.9, overlap = 22.5
PHY-3002 : Step(1041): len = 36138.8, overlap = 25.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.89258e-07
PHY-3002 : Step(1042): len = 36127.9, overlap = 25.25
PHY-3002 : Step(1043): len = 36029.8, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.77852e-06
PHY-3002 : Step(1044): len = 36065.6, overlap = 25.25
PHY-3002 : Step(1045): len = 36065.6, overlap = 25.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960556
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.71909e-06
PHY-3002 : Step(1046): len = 36058.4, overlap = 38.5
PHY-3002 : Step(1047): len = 36215.1, overlap = 38.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.43817e-06
PHY-3002 : Step(1048): len = 36274.7, overlap = 38
PHY-3002 : Step(1049): len = 36331.4, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.94611e-06
PHY-3002 : Step(1050): len = 36653.2, overlap = 36.5
PHY-3002 : Step(1051): len = 36747.9, overlap = 36
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.06073e-05
PHY-3002 : Step(1052): len = 36825, overlap = 35.25
PHY-3002 : Step(1053): len = 36935.4, overlap = 35.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.13768e-05
PHY-3002 : Step(1054): len = 37096.1, overlap = 34
PHY-3002 : Step(1055): len = 38041.1, overlap = 31.5
PHY-3002 : Step(1056): len = 38551.2, overlap = 30.25
PHY-3002 : Step(1057): len = 38802.2, overlap = 28.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.27535e-05
PHY-3002 : Step(1058): len = 38856.1, overlap = 28.75
PHY-3002 : Step(1059): len = 39537.8, overlap = 28.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.5507e-05
PHY-3002 : Step(1060): len = 39764.8, overlap = 27.25
PHY-3002 : Step(1061): len = 39954.3, overlap = 26.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.74829e-05
PHY-3002 : Step(1062): len = 40683.8, overlap = 26.25
PHY-3002 : Step(1063): len = 41079.6, overlap = 25
PHY-3002 : Step(1064): len = 41973.5, overlap = 23
PHY-3002 : Step(1065): len = 42379.8, overlap = 22.25
PHY-3002 : Step(1066): len = 42461.2, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.063780s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (147.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960556
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000228125
PHY-3002 : Step(1067): len = 44222.9, overlap = 8.75
PHY-3002 : Step(1068): len = 43362.1, overlap = 16.5
PHY-3002 : Step(1069): len = 43382.6, overlap = 16.5
PHY-3002 : Step(1070): len = 43252.6, overlap = 16.5
PHY-3002 : Step(1071): len = 43056, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000456251
PHY-3002 : Step(1072): len = 43267, overlap = 17.75
PHY-3002 : Step(1073): len = 43394, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000701296
PHY-3002 : Step(1074): len = 43492, overlap = 16.75
PHY-3002 : Step(1075): len = 43575, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004451s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (351.1%)

PHY-3001 : Legalized: Len = 44468.4, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 44524.4, Over = 0
RUN-1003 : finish command "place" in  1.857453s wall, 2.203125s user + 2.578125s system = 4.781250s CPU (257.4%)

RUN-1004 : used memory is 393 MB, reserved memory is 363 MB, peak memory is 590 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 396 to 331
PHY-1001 : Pin misalignment score is improved from 331 to 324
PHY-1001 : Pin misalignment score is improved from 324 to 324
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 382 instances
RUN-1001 : 142 mslices, 142 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1034 nets
RUN-1001 : 578 nets have 2 pins
RUN-1001 : 320 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 128600, over cnt = 43(0%), over = 52, worst = 3
PHY-1002 : len = 128792, over cnt = 18(0%), over = 24, worst = 3
PHY-1002 : len = 128944, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 127560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.211409s wall, 0.187500s user + 0.078125s system = 0.265625s CPU (125.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 244 to 70
PHY-1001 : End pin swap;  0.025408s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (184.5%)

PHY-1001 : End global routing;  0.603309s wall, 0.593750s user + 0.109375s system = 0.703125s CPU (116.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.116280s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (107.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 208296, over cnt = 105(0%), over = 105, worst = 1
PHY-1001 : End Routed; 2.832166s wall, 2.406250s user + 1.078125s system = 3.484375s CPU (123.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 205664, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 1; 0.249650s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (125.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 204464, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 2; 0.107659s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (116.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 204616, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.041406s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (75.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 204600, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 204600
PHY-1001 : End DR Iter 4; 0.021078s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.397958s wall, 3.984375s user + 1.203125s system = 5.187500s CPU (118.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.105472s wall, 4.703125s user + 1.312500s system = 6.015625s CPU (117.8%)

RUN-1004 : used memory is 405 MB, reserved memory is 375 MB, peak memory is 590 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  558   out of   8640    6.46%
#reg                  383   out of   8640    4.43%
#le                   566
  #lut only           183   out of    566   32.33%
  #reg only             8   out of    566    1.41%
  #lut&reg            375   out of    566   66.25%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4754, tnet num: 1032, tinst num: 380, tnode num: 5793, tedge num: 8136.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1032 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 382
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1034, pip num: 12511
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1040 valid insts, and 32731 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.516611s wall, 9.687500s user + 0.328125s system = 10.015625s CPU (660.4%)

RUN-1004 : used memory is 531 MB, reserved memory is 500 MB, peak memory is 591 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 282 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1082 better
SYN-1014 : Optimize round 2
SYN-1032 : 1174/454 useful/useless nets, 930/317 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 346 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          818
  #and                215
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                383
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |435    |383    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1921/1 useful/useless nets, 1700/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 270 (4.16), #lev = 9 (2.98)
SYN-3001 : Mapper mapped 943 instances into 285 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 370 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 281 LUT to BLE ...
SYN-4008 : Packed 281 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 298 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (298 nodes)...
SYN-4004 : #1: Packed 231 SEQ (1640 nodes)...
SYN-4004 : #2: Packed 284 SEQ (1489 nodes)...
SYN-4004 : #3: Packed 285 SEQ (736 nodes)...
SYN-4005 : Packed 285 SEQ with LUT/SLICE
SYN-4006 : 101 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 294/496 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  529   out of   8640    6.12%
#reg                  370   out of   8640    4.28%
#le                   540
  #lut only           170   out of    540   31.48%
  #reg only            11   out of    540    2.04%
  #lut&reg            359   out of    540   66.48%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |540   |529   |370   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.771381s wall, 1.703125s user + 0.125000s system = 1.828125s CPU (103.2%)

RUN-1004 : used memory is 412 MB, reserved memory is 381 MB, peak memory is 591 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 151 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 76 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 370 instances
RUN-1001 : 136 mslices, 136 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1004 nets
RUN-1001 : 577 nets have 2 pins
RUN-1001 : 302 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 368 instances, 272 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4545, tnet num: 1002, tinst num: 368, tnode num: 5563, tedge num: 7773.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1002 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080227s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (175.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 195047
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1076): len = 166215, overlap = 72
PHY-3002 : Step(1077): len = 155899, overlap = 72
PHY-3002 : Step(1078): len = 148505, overlap = 72
PHY-3002 : Step(1079): len = 136957, overlap = 72
PHY-3002 : Step(1080): len = 129560, overlap = 72
PHY-3002 : Step(1081): len = 118619, overlap = 72
PHY-3002 : Step(1082): len = 112327, overlap = 72
PHY-3002 : Step(1083): len = 102028, overlap = 72
PHY-3002 : Step(1084): len = 95987.8, overlap = 72
PHY-3002 : Step(1085): len = 88479.9, overlap = 72
PHY-3002 : Step(1086): len = 83370.5, overlap = 65.25
PHY-3002 : Step(1087): len = 77334.1, overlap = 65.25
PHY-3002 : Step(1088): len = 72936.2, overlap = 67.5
PHY-3002 : Step(1089): len = 67841.2, overlap = 69.75
PHY-3002 : Step(1090): len = 64090.3, overlap = 69.75
PHY-3002 : Step(1091): len = 59848.9, overlap = 69.75
PHY-3002 : Step(1092): len = 56692, overlap = 67.75
PHY-3002 : Step(1093): len = 52859.9, overlap = 67.5
PHY-3002 : Step(1094): len = 50003, overlap = 67.5
PHY-3002 : Step(1095): len = 46867.4, overlap = 69.75
PHY-3002 : Step(1096): len = 44669.9, overlap = 72
PHY-3002 : Step(1097): len = 42306.7, overlap = 72
PHY-3002 : Step(1098): len = 40565.7, overlap = 72
PHY-3002 : Step(1099): len = 38711.7, overlap = 72.5
PHY-3002 : Step(1100): len = 37358, overlap = 72.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.17098e-06
PHY-3002 : Step(1101): len = 37891.8, overlap = 68.25
PHY-3002 : Step(1102): len = 37604.6, overlap = 65.5
PHY-3002 : Step(1103): len = 37542.6, overlap = 66
PHY-3002 : Step(1104): len = 37166.5, overlap = 64
PHY-3002 : Step(1105): len = 36731.1, overlap = 59.25
PHY-3002 : Step(1106): len = 36231.2, overlap = 59.5
PHY-3002 : Step(1107): len = 35603.7, overlap = 55.25
PHY-3002 : Step(1108): len = 34957.1, overlap = 55.75
PHY-3002 : Step(1109): len = 33970, overlap = 57.75
PHY-3002 : Step(1110): len = 33156.3, overlap = 59.75
PHY-3002 : Step(1111): len = 32186.3, overlap = 66
PHY-3002 : Step(1112): len = 31392.4, overlap = 68.25
PHY-3002 : Step(1113): len = 30826.3, overlap = 68.5
PHY-3002 : Step(1114): len = 30109.1, overlap = 69.25
PHY-3002 : Step(1115): len = 29877, overlap = 70
PHY-3002 : Step(1116): len = 29817, overlap = 73.75
PHY-3002 : Step(1117): len = 29711.6, overlap = 80.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.34197e-06
PHY-3002 : Step(1118): len = 30431.6, overlap = 80.25
PHY-3002 : Step(1119): len = 30347, overlap = 80.25
PHY-3002 : Step(1120): len = 31173.5, overlap = 81
PHY-3002 : Step(1121): len = 31355.2, overlap = 81
PHY-3002 : Step(1122): len = 31417.9, overlap = 75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.68393e-06
PHY-3002 : Step(1123): len = 32152.8, overlap = 70.25
PHY-3002 : Step(1124): len = 32374.5, overlap = 68
PHY-3002 : Step(1125): len = 32715.9, overlap = 67
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003423s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.98233e-07
PHY-3002 : Step(1126): len = 35912.3, overlap = 20.25
PHY-3002 : Step(1127): len = 35756.8, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.96466e-07
PHY-3002 : Step(1128): len = 35682.4, overlap = 20.5
PHY-3002 : Step(1129): len = 35663, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.99293e-06
PHY-3002 : Step(1130): len = 35699.5, overlap = 20.5
PHY-3002 : Step(1131): len = 35848.8, overlap = 19.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.98586e-06
PHY-3002 : Step(1132): len = 35843.8, overlap = 19.75
PHY-3002 : Step(1133): len = 35967.3, overlap = 19.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.20014e-06
PHY-3002 : Step(1134): len = 35996.6, overlap = 19.5
PHY-3002 : Step(1135): len = 35996.6, overlap = 19.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.19775e-06
PHY-3002 : Step(1136): len = 35965.8, overlap = 30.75
PHY-3002 : Step(1137): len = 35965.8, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.04877e-06
PHY-3002 : Step(1138): len = 36348.5, overlap = 29.5
PHY-3002 : Step(1139): len = 36657.1, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.09754e-06
PHY-3002 : Step(1140): len = 36643.6, overlap = 27.75
PHY-3002 : Step(1141): len = 36774.7, overlap = 27.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.61951e-05
PHY-3002 : Step(1142): len = 37069.5, overlap = 27.5
PHY-3002 : Step(1143): len = 37124.2, overlap = 27.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.92184e-05
PHY-3002 : Step(1144): len = 37408.5, overlap = 27.5
PHY-3002 : Step(1145): len = 38298, overlap = 24.75
PHY-3002 : Step(1146): len = 38675.6, overlap = 24
PHY-3002 : Step(1147): len = 38707.2, overlap = 24.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.84368e-05
PHY-3002 : Step(1148): len = 38974, overlap = 24
PHY-3002 : Step(1149): len = 39326.9, overlap = 23.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.68736e-05
PHY-3002 : Step(1150): len = 39535.3, overlap = 23.5
PHY-3002 : Step(1151): len = 39523.7, overlap = 23.25
PHY-3002 : Step(1152): len = 40101.5, overlap = 22.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000128784
PHY-3002 : Step(1153): len = 40276.8, overlap = 21.75
PHY-3002 : Step(1154): len = 40891.3, overlap = 21.75
PHY-3002 : Step(1155): len = 41493.8, overlap = 20.25
PHY-3002 : Step(1156): len = 41833, overlap = 22
PHY-3002 : Step(1157): len = 41906.7, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.078865s wall, 0.062500s user + 0.093750s system = 0.156250s CPU (198.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000235808
PHY-3002 : Step(1158): len = 42931.5, overlap = 8.5
PHY-3002 : Step(1159): len = 42058.4, overlap = 16.25
PHY-3002 : Step(1160): len = 41864.6, overlap = 16.5
PHY-3002 : Step(1161): len = 41734.5, overlap = 16.5
PHY-3002 : Step(1162): len = 41669.6, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000471616
PHY-3002 : Step(1163): len = 41878.1, overlap = 17
PHY-3002 : Step(1164): len = 42070.1, overlap = 17
PHY-3002 : Step(1165): len = 42130.9, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000943232
PHY-3002 : Step(1166): len = 42282.6, overlap = 17
PHY-3002 : Step(1167): len = 42393.5, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004282s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43181.1, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 4, deltaY = 1.
PHY-3001 : Final: Len = 43373.3, Over = 0
RUN-1003 : finish command "place" in  1.992545s wall, 2.734375s user + 2.500000s system = 5.234375s CPU (262.7%)

RUN-1004 : used memory is 412 MB, reserved memory is 381 MB, peak memory is 591 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 346 to 287
PHY-1001 : Pin misalignment score is improved from 287 to 285
PHY-1001 : Pin misalignment score is improved from 285 to 284
PHY-1001 : Pin misalignment score is improved from 284 to 284
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 370 instances
RUN-1001 : 136 mslices, 136 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1004 nets
RUN-1001 : 577 nets have 2 pins
RUN-1001 : 302 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 126632, over cnt = 54(0%), over = 66, worst = 2
PHY-1002 : len = 126840, over cnt = 38(0%), over = 44, worst = 2
PHY-1002 : len = 126928, over cnt = 17(0%), over = 23, worst = 2
PHY-1002 : len = 118592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.213892s wall, 0.203125s user + 0.078125s system = 0.281250s CPU (131.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 218 to 67
PHY-1001 : End pin swap;  0.023976s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.2%)

PHY-1001 : End global routing;  0.601895s wall, 0.609375s user + 0.078125s system = 0.687500s CPU (114.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.142374s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 206480, over cnt = 68(0%), over = 68, worst = 1
PHY-1001 : End Routed; 2.765128s wall, 2.546875s user + 1.296875s system = 3.843750s CPU (139.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 204280, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 1; 0.149762s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (93.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 204008, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.042196s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (148.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 204008, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 204008
PHY-1001 : End DR Iter 3; 0.016986s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (276.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.943508s wall, 3.640625s user + 1.453125s system = 5.093750s CPU (129.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.655600s wall, 4.375000s user + 1.546875s system = 5.921875s CPU (127.2%)

RUN-1004 : used memory is 412 MB, reserved memory is 380 MB, peak memory is 591 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  529   out of   8640    6.12%
#reg                  370   out of   8640    4.28%
#le                   540
  #lut only           170   out of    540   31.48%
  #reg only            11   out of    540    2.04%
  #lut&reg            359   out of    540   66.48%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4545, tnet num: 1002, tinst num: 368, tnode num: 5563, tedge num: 7773.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1002 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 370
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1004, pip num: 12192
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1056 valid insts, and 31658 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.593711s wall, 9.312500s user + 0.296875s system = 9.609375s CPU (603.0%)

RUN-1004 : used memory is 539 MB, reserved memory is 509 MB, peak memory is 601 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1581/48 useful/useless nets, 1337/48 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 284 onehot mux instances.
SYN-1020 : Optimized 163 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1184 better
SYN-1014 : Optimize round 2
SYN-1032 : 1179/455 useful/useless nets, 935/319 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 348 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          821
  #and                217
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                384
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |437    |384    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1927/2 useful/useless nets, 1706/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 271 (4.20), #lev = 9 (2.89)
SYN-3001 : Mapper mapped 947 instances into 286 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 371 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 282 LUT to BLE ...
SYN-4008 : Packed 282 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 299 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (299 nodes)...
SYN-4004 : #1: Packed 233 SEQ (1612 nodes)...
SYN-4004 : #2: Packed 285 SEQ (1459 nodes)...
SYN-4004 : #3: Packed 286 SEQ (736 nodes)...
SYN-4005 : Packed 286 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 295/497 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  534   out of   8640    6.18%
#reg                  371   out of   8640    4.29%
#le                   546
  #lut only           175   out of    546   32.05%
  #reg only            12   out of    546    2.20%
  #lut&reg            359   out of    546   65.75%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |546   |534   |371   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.814911s wall, 1.781250s user + 0.234375s system = 2.015625s CPU (111.1%)

RUN-1004 : used memory is 418 MB, reserved memory is 387 MB, peak memory is 601 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 147 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 75 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 372 instances
RUN-1001 : 137 mslices, 137 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1006 nets
RUN-1001 : 572 nets have 2 pins
RUN-1001 : 314 nets have [3 - 5] pins
RUN-1001 : 58 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 370 instances, 274 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4569, tnet num: 1004, tinst num: 370, tnode num: 5576, tedge num: 7824.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081464s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 176758
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1168): len = 102082, overlap = 72
PHY-3002 : Step(1169): len = 66992.4, overlap = 70.5
PHY-3002 : Step(1170): len = 59782.4, overlap = 70.75
PHY-3002 : Step(1171): len = 56511.6, overlap = 71.25
PHY-3002 : Step(1172): len = 52092, overlap = 71.5
PHY-3002 : Step(1173): len = 49795, overlap = 69.5
PHY-3002 : Step(1174): len = 47010.6, overlap = 70
PHY-3002 : Step(1175): len = 45238.8, overlap = 70.5
PHY-3002 : Step(1176): len = 43249.4, overlap = 70.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23492e-06
PHY-3002 : Step(1177): len = 42465.5, overlap = 65
PHY-3002 : Step(1178): len = 41096, overlap = 65
PHY-3002 : Step(1179): len = 40688.3, overlap = 67.75
PHY-3002 : Step(1180): len = 40127.5, overlap = 65.25
PHY-3002 : Step(1181): len = 39264.3, overlap = 60.5
PHY-3002 : Step(1182): len = 38290.1, overlap = 53.75
PHY-3002 : Step(1183): len = 36995.9, overlap = 53
PHY-3002 : Step(1184): len = 35839.1, overlap = 49.25
PHY-3002 : Step(1185): len = 34299.4, overlap = 55.75
PHY-3002 : Step(1186): len = 33245.9, overlap = 62
PHY-3002 : Step(1187): len = 32098.5, overlap = 62
PHY-3002 : Step(1188): len = 31278.5, overlap = 66.25
PHY-3002 : Step(1189): len = 30615.6, overlap = 68.25
PHY-3002 : Step(1190): len = 30349.4, overlap = 69
PHY-3002 : Step(1191): len = 30194.6, overlap = 69
PHY-3002 : Step(1192): len = 30055.1, overlap = 69.75
PHY-3002 : Step(1193): len = 30102.2, overlap = 68
PHY-3002 : Step(1194): len = 30282.6, overlap = 71.25
PHY-3002 : Step(1195): len = 30335.4, overlap = 73.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.46985e-06
PHY-3002 : Step(1196): len = 31070.9, overlap = 73.25
PHY-3002 : Step(1197): len = 31081.1, overlap = 73.25
PHY-3002 : Step(1198): len = 30981.4, overlap = 72.5
PHY-3002 : Step(1199): len = 30909.8, overlap = 73.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.93969e-06
PHY-3002 : Step(1200): len = 32367.8, overlap = 62
PHY-3002 : Step(1201): len = 32439.3, overlap = 62
PHY-3002 : Step(1202): len = 32475.5, overlap = 61.75
PHY-3002 : Step(1203): len = 32663.2, overlap = 61.5
PHY-3002 : Step(1204): len = 32663.2, overlap = 61.5
PHY-3002 : Step(1205): len = 32518.1, overlap = 61.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004867s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.96744e-07
PHY-3002 : Step(1206): len = 35940.3, overlap = 17.75
PHY-3002 : Step(1207): len = 35780, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.93488e-07
PHY-3002 : Step(1208): len = 35713.2, overlap = 18.75
PHY-3002 : Step(1209): len = 35713.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.98698e-06
PHY-3002 : Step(1210): len = 35775.1, overlap = 18.75
PHY-3002 : Step(1211): len = 35903.7, overlap = 18.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.36611e-06
PHY-3002 : Step(1212): len = 35833.5, overlap = 33
PHY-3002 : Step(1213): len = 35953.7, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.73222e-06
PHY-3002 : Step(1214): len = 35961.3, overlap = 31.75
PHY-3002 : Step(1215): len = 36300.7, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.34644e-05
PHY-3002 : Step(1216): len = 36257.5, overlap = 30
PHY-3002 : Step(1217): len = 37007.2, overlap = 28.25
PHY-3002 : Step(1218): len = 37105.1, overlap = 28.5
PHY-3002 : Step(1219): len = 37133.9, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.69289e-05
PHY-3002 : Step(1220): len = 37213.1, overlap = 27.75
PHY-3002 : Step(1221): len = 37494, overlap = 26
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.17534e-05
PHY-3002 : Step(1222): len = 37610, overlap = 25.75
PHY-3002 : Step(1223): len = 38121.4, overlap = 24.5
PHY-3002 : Step(1224): len = 38961.3, overlap = 22.75
PHY-3002 : Step(1225): len = 39355.7, overlap = 20.75
PHY-3002 : Step(1226): len = 39314.3, overlap = 21
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.35068e-05
PHY-3002 : Step(1227): len = 39485.4, overlap = 21
PHY-3002 : Step(1228): len = 39592, overlap = 21
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041272s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (378.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000186856
PHY-3002 : Step(1229): len = 41044.3, overlap = 17.75
PHY-3002 : Step(1230): len = 40792.9, overlap = 17.75
PHY-3002 : Step(1231): len = 40839.7, overlap = 19
PHY-3002 : Step(1232): len = 40762.9, overlap = 19.75
PHY-3002 : Step(1233): len = 40730.9, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000373712
PHY-3002 : Step(1234): len = 40849.2, overlap = 18.5
PHY-3002 : Step(1235): len = 41040, overlap = 18.75
PHY-3002 : Step(1236): len = 41197, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000664751
PHY-3002 : Step(1237): len = 41372.6, overlap = 16.5
PHY-3002 : Step(1238): len = 41465.6, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004268s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 42142.8, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 42200.8, Over = 0
RUN-1003 : finish command "place" in  1.650326s wall, 2.140625s user + 2.562500s system = 4.703125s CPU (285.0%)

RUN-1004 : used memory is 418 MB, reserved memory is 387 MB, peak memory is 601 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 344 to 284
PHY-1001 : Pin misalignment score is improved from 284 to 279
PHY-1001 : Pin misalignment score is improved from 279 to 279
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 372 instances
RUN-1001 : 137 mslices, 137 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1006 nets
RUN-1001 : 572 nets have 2 pins
RUN-1001 : 314 nets have [3 - 5] pins
RUN-1001 : 58 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 121728, over cnt = 54(0%), over = 65, worst = 2
PHY-1002 : len = 121936, over cnt = 38(0%), over = 46, worst = 2
PHY-1002 : len = 121208, over cnt = 13(0%), over = 17, worst = 2
PHY-1002 : len = 112592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.218084s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (107.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 234 to 67
PHY-1001 : End pin swap;  0.026367s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.5%)

PHY-1001 : End global routing;  0.615158s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (104.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.086293s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (144.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.107140s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 201024, over cnt = 89(0%), over = 89, worst = 1
PHY-1001 : End Routed; 2.965114s wall, 2.734375s user + 0.875000s system = 3.609375s CPU (121.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 198600, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End DR Iter 1; 0.171191s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (118.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 198320, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.039543s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 198416, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 198416
PHY-1001 : End DR Iter 3; 0.020280s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.258622s wall, 4.031250s user + 1.015625s system = 5.046875s CPU (118.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.968612s wall, 4.734375s user + 1.046875s system = 5.781250s CPU (116.4%)

RUN-1004 : used memory is 420 MB, reserved memory is 389 MB, peak memory is 601 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  534   out of   8640    6.18%
#reg                  371   out of   8640    4.29%
#le                   546
  #lut only           175   out of    546   32.05%
  #reg only            12   out of    546    2.20%
  #lut&reg            359   out of    546   65.75%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4569, tnet num: 1004, tinst num: 370, tnode num: 5576, tedge num: 7824.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 372
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1006, pip num: 12088
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1059 valid insts, and 31443 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.466618s wall, 9.546875s user + 0.343750s system = 9.890625s CPU (674.4%)

RUN-1004 : used memory is 547 MB, reserved memory is 516 MB, peak memory is 608 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 282 onehot mux instances.
SYN-1020 : Optimized 163 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1083 better
SYN-1014 : Optimize round 2
SYN-1032 : 1174/454 useful/useless nets, 930/317 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 346 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          818
  #and                215
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                383
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |435    |383    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1921/1 useful/useless nets, 1700/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 266 (4.15), #lev = 9 (2.94)
SYN-3001 : Mapper mapped 943 instances into 281 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1209/13 useful/useless nets, 1000/14 useful/useless insts
SYN-1015 : Optimize round 1, 27 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 370 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 120 adder to BLE ...
SYN-4008 : Packed 120 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 277 LUT to BLE ...
SYN-4008 : Packed 277 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 298 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (298 nodes)...
SYN-4004 : #1: Packed 227 SEQ (1696 nodes)...
SYN-4004 : #2: Packed 284 SEQ (1549 nodes)...
SYN-4004 : #3: Packed 285 SEQ (736 nodes)...
SYN-4005 : Packed 285 SEQ with LUT/SLICE
SYN-4006 : 86 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 290/485 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  509   out of   8640    5.89%
#reg                  370   out of   8640    4.28%
#le                   521
  #lut only           151   out of    521   28.98%
  #reg only            12   out of    521    2.30%
  #lut&reg            358   out of    521   68.71%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |521   |509   |370   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.844904s wall, 1.812500s user + 0.187500s system = 2.000000s CPU (108.4%)

RUN-1004 : used memory is 428 MB, reserved memory is 397 MB, peak memory is 608 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 146 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 75 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 360 instances
RUN-1001 : 131 mslices, 131 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 981 nets
RUN-1001 : 570 nets have 2 pins
RUN-1001 : 286 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 358 instances, 262 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4449, tnet num: 979, tinst num: 358, tnode num: 5451, tedge num: 7590.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075227s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (83.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 175474
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1239): len = 140909, overlap = 72
PHY-3002 : Step(1240): len = 125351, overlap = 72
PHY-3002 : Step(1241): len = 118768, overlap = 72
PHY-3002 : Step(1242): len = 107724, overlap = 72
PHY-3002 : Step(1243): len = 101523, overlap = 72
PHY-3002 : Step(1244): len = 92257.3, overlap = 72
PHY-3002 : Step(1245): len = 87072.5, overlap = 72
PHY-3002 : Step(1246): len = 80380.9, overlap = 72
PHY-3002 : Step(1247): len = 76329.2, overlap = 72
PHY-3002 : Step(1248): len = 70512, overlap = 65.25
PHY-3002 : Step(1249): len = 67017.9, overlap = 65.25
PHY-3002 : Step(1250): len = 62497.8, overlap = 67.5
PHY-3002 : Step(1251): len = 59599.1, overlap = 69.75
PHY-3002 : Step(1252): len = 55831.7, overlap = 69.75
PHY-3002 : Step(1253): len = 53124.2, overlap = 70
PHY-3002 : Step(1254): len = 50288.4, overlap = 68.25
PHY-3002 : Step(1255): len = 47870.7, overlap = 68.25
PHY-3002 : Step(1256): len = 45574.9, overlap = 68.5
PHY-3002 : Step(1257): len = 43331.9, overlap = 69.25
PHY-3002 : Step(1258): len = 41366.4, overlap = 72.25
PHY-3002 : Step(1259): len = 39308.3, overlap = 76.5
PHY-3002 : Step(1260): len = 37578.9, overlap = 78
PHY-3002 : Step(1261): len = 35760.8, overlap = 78
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.38713e-06
PHY-3002 : Step(1262): len = 36103.8, overlap = 74
PHY-3002 : Step(1263): len = 38030.5, overlap = 66.5
PHY-3002 : Step(1264): len = 37298.5, overlap = 66.75
PHY-3002 : Step(1265): len = 35790.2, overlap = 65.25
PHY-3002 : Step(1266): len = 35144.5, overlap = 67
PHY-3002 : Step(1267): len = 34163.7, overlap = 61.5
PHY-3002 : Step(1268): len = 33311.2, overlap = 58.25
PHY-3002 : Step(1269): len = 32441.8, overlap = 60
PHY-3002 : Step(1270): len = 31744.5, overlap = 63
PHY-3002 : Step(1271): len = 31600.3, overlap = 60.75
PHY-3002 : Step(1272): len = 31224.4, overlap = 65.25
PHY-3002 : Step(1273): len = 30824.3, overlap = 65.25
PHY-3002 : Step(1274): len = 30231.7, overlap = 68.75
PHY-3002 : Step(1275): len = 30025.2, overlap = 68.5
PHY-3002 : Step(1276): len = 29948.3, overlap = 68.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.77425e-06
PHY-3002 : Step(1277): len = 31248, overlap = 61.75
PHY-3002 : Step(1278): len = 31604.5, overlap = 59.5
PHY-3002 : Step(1279): len = 31479, overlap = 62
PHY-3002 : Step(1280): len = 31343.5, overlap = 66.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.5485e-06
PHY-3002 : Step(1281): len = 32303.3, overlap = 62
PHY-3002 : Step(1282): len = 32262.1, overlap = 62
PHY-3002 : Step(1283): len = 32367.8, overlap = 59.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003777s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.88771e-07
PHY-3002 : Step(1284): len = 35981.4, overlap = 16.75
PHY-3002 : Step(1285): len = 35981.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.17754e-06
PHY-3002 : Step(1286): len = 35917.3, overlap = 16.5
PHY-3002 : Step(1287): len = 35917.3, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.35509e-06
PHY-3002 : Step(1288): len = 35877.8, overlap = 16.5
PHY-3002 : Step(1289): len = 35943.1, overlap = 16.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.59546e-06
PHY-3002 : Step(1290): len = 35911.3, overlap = 32
PHY-3002 : Step(1291): len = 36388.6, overlap = 30.75
PHY-3002 : Step(1292): len = 36598.2, overlap = 28.75
PHY-3002 : Step(1293): len = 36601.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.19092e-06
PHY-3002 : Step(1294): len = 36543.3, overlap = 28.25
PHY-3002 : Step(1295): len = 36452.2, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.43818e-05
PHY-3002 : Step(1296): len = 36552.2, overlap = 26.75
PHY-3002 : Step(1297): len = 37249.3, overlap = 25.25
PHY-3002 : Step(1298): len = 37488.8, overlap = 24
PHY-3002 : Step(1299): len = 37542.2, overlap = 24.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.87637e-05
PHY-3002 : Step(1300): len = 37576.8, overlap = 24
PHY-3002 : Step(1301): len = 38140, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025458s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (184.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000262673
PHY-3002 : Step(1302): len = 43653.7, overlap = 13
PHY-3002 : Step(1303): len = 42366.1, overlap = 15.5
PHY-3002 : Step(1304): len = 42174.3, overlap = 16.25
PHY-3002 : Step(1305): len = 41730.2, overlap = 16.5
PHY-3002 : Step(1306): len = 41496, overlap = 16.25
PHY-3002 : Step(1307): len = 41426.1, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000525346
PHY-3002 : Step(1308): len = 41635.2, overlap = 16.75
PHY-3002 : Step(1309): len = 41787.5, overlap = 17
PHY-3002 : Step(1310): len = 41743.4, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000900998
PHY-3002 : Step(1311): len = 41916.3, overlap = 17
PHY-3002 : Step(1312): len = 42058, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004351s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (359.1%)

PHY-3001 : Legalized: Len = 42546.8, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 2, deltaY = 1.
PHY-3001 : Final: Len = 42580.8, Over = 0
RUN-1003 : finish command "place" in  1.611687s wall, 2.468750s user + 2.703125s system = 5.171875s CPU (320.9%)

RUN-1004 : used memory is 428 MB, reserved memory is 397 MB, peak memory is 608 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 335 to 268
PHY-1001 : Pin misalignment score is improved from 268 to 268
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 360 instances
RUN-1001 : 131 mslices, 131 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 981 nets
RUN-1001 : 570 nets have 2 pins
RUN-1001 : 286 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 126488, over cnt = 54(0%), over = 60, worst = 2
PHY-1002 : len = 126656, over cnt = 40(0%), over = 44, worst = 2
PHY-1002 : len = 126800, over cnt = 28(0%), over = 32, worst = 2
PHY-1002 : len = 126672, over cnt = 24(0%), over = 28, worst = 2
PHY-1002 : len = 118288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.219360s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (128.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 214 to 51
PHY-1001 : End pin swap;  0.023666s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.0%)

PHY-1001 : End global routing;  0.598140s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (114.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.099108s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (110.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 211832, over cnt = 93(0%), over = 93, worst = 1
PHY-1001 : End Routed; 2.898542s wall, 2.781250s user + 0.812500s system = 3.593750s CPU (124.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 208856, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 1; 0.180988s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (103.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 207744, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.068271s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (183.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 207672, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.020500s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 207704, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 207704
PHY-1001 : End DR Iter 4; 0.014759s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (423.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.158825s wall, 4.015625s user + 1.000000s system = 5.015625s CPU (120.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.840498s wall, 4.781250s user + 1.015625s system = 5.796875s CPU (119.8%)

RUN-1004 : used memory is 429 MB, reserved memory is 398 MB, peak memory is 608 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  509   out of   8640    5.89%
#reg                  370   out of   8640    4.28%
#le                   521
  #lut only           151   out of    521   28.98%
  #reg only            12   out of    521    2.30%
  #lut&reg            358   out of    521   68.71%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4449, tnet num: 979, tinst num: 358, tnode num: 5451, tedge num: 7590.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 360
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 981, pip num: 12118
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1050 valid insts, and 31351 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.540510s wall, 9.921875s user + 0.312500s system = 10.234375s CPU (664.3%)

RUN-1004 : used memory is 549 MB, reserved memory is 518 MB, peak memory is 614 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 282 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1082 better
SYN-1014 : Optimize round 2
SYN-1032 : 1174/454 useful/useless nets, 930/317 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 346 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          818
  #and                215
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                383
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |435    |383    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1921/1 useful/useless nets, 1700/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 268 (4.16), #lev = 9 (2.97)
SYN-3001 : Mapper mapped 943 instances into 283 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 370 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 279 LUT to BLE ...
SYN-4008 : Packed 279 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 298 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (298 nodes)...
SYN-4004 : #1: Packed 231 SEQ (1640 nodes)...
SYN-4004 : #2: Packed 284 SEQ (1489 nodes)...
SYN-4004 : #3: Packed 285 SEQ (736 nodes)...
SYN-4005 : Packed 285 SEQ with LUT/SLICE
SYN-4006 : 99 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 292/494 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  527   out of   8640    6.10%
#reg                  370   out of   8640    4.28%
#le                   538
  #lut only           168   out of    538   31.23%
  #reg only            11   out of    538    2.04%
  #lut&reg            359   out of    538   66.73%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |538   |527   |370   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.815570s wall, 1.765625s user + 0.218750s system = 1.984375s CPU (109.3%)

RUN-1004 : used memory is 404 MB, reserved memory is 377 MB, peak memory is 614 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 151 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 76 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 369 instances
RUN-1001 : 135 mslices, 136 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 996 nets
RUN-1001 : 569 nets have 2 pins
RUN-1001 : 302 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 367 instances, 271 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4529, tnet num: 994, tinst num: 367, tnode num: 5547, tedge num: 7736.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.079428s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (137.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 169681
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1313): len = 152492, overlap = 72
PHY-3002 : Step(1314): len = 132948, overlap = 72
PHY-3002 : Step(1315): len = 125174, overlap = 72
PHY-3002 : Step(1316): len = 108688, overlap = 72
PHY-3002 : Step(1317): len = 102382, overlap = 72
PHY-3002 : Step(1318): len = 93984.3, overlap = 72
PHY-3002 : Step(1319): len = 89220.8, overlap = 72
PHY-3002 : Step(1320): len = 81737.4, overlap = 72
PHY-3002 : Step(1321): len = 77726.2, overlap = 72
PHY-3002 : Step(1322): len = 71855.7, overlap = 65.25
PHY-3002 : Step(1323): len = 68414.3, overlap = 69.75
PHY-3002 : Step(1324): len = 63405.4, overlap = 69.75
PHY-3002 : Step(1325): len = 60329.2, overlap = 69.75
PHY-3002 : Step(1326): len = 56585.7, overlap = 67.5
PHY-3002 : Step(1327): len = 53889.9, overlap = 67.5
PHY-3002 : Step(1328): len = 51196.6, overlap = 68
PHY-3002 : Step(1329): len = 48927.9, overlap = 68.75
PHY-3002 : Step(1330): len = 46752.9, overlap = 69.25
PHY-3002 : Step(1331): len = 44738, overlap = 71.25
PHY-3002 : Step(1332): len = 42809.4, overlap = 71.25
PHY-3002 : Step(1333): len = 40894.3, overlap = 74.75
PHY-3002 : Step(1334): len = 39177.7, overlap = 75.25
PHY-3002 : Step(1335): len = 37471.2, overlap = 76.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09132e-06
PHY-3002 : Step(1336): len = 37569, overlap = 76.5
PHY-3002 : Step(1337): len = 37369.7, overlap = 65.75
PHY-3002 : Step(1338): len = 37209.3, overlap = 65.75
PHY-3002 : Step(1339): len = 37097.9, overlap = 66
PHY-3002 : Step(1340): len = 36782, overlap = 62
PHY-3002 : Step(1341): len = 36437.7, overlap = 62.5
PHY-3002 : Step(1342): len = 35689.4, overlap = 58.75
PHY-3002 : Step(1343): len = 34550.1, overlap = 60
PHY-3002 : Step(1344): len = 33451.6, overlap = 60.5
PHY-3002 : Step(1345): len = 31765.7, overlap = 75.75
PHY-3002 : Step(1346): len = 30624.6, overlap = 76.75
PHY-3002 : Step(1347): len = 29781.1, overlap = 79
PHY-3002 : Step(1348): len = 29493, overlap = 77.5
PHY-3002 : Step(1349): len = 29397.9, overlap = 76.75
PHY-3002 : Step(1350): len = 29510.5, overlap = 76.25
PHY-3002 : Step(1351): len = 29760.3, overlap = 74.25
PHY-3002 : Step(1352): len = 29539.7, overlap = 77.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.18264e-06
PHY-3002 : Step(1353): len = 30144.3, overlap = 76
PHY-3002 : Step(1354): len = 30070.8, overlap = 73.75
PHY-3002 : Step(1355): len = 30573.9, overlap = 76
PHY-3002 : Step(1356): len = 30557.7, overlap = 76
PHY-3002 : Step(1357): len = 30611, overlap = 76
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.36528e-06
PHY-3002 : Step(1358): len = 31690.7, overlap = 67.25
PHY-3002 : Step(1359): len = 31722.6, overlap = 65
PHY-3002 : Step(1360): len = 32067.5, overlap = 70.25
PHY-3002 : Step(1361): len = 32398.4, overlap = 74.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.65186e-07
PHY-3002 : Step(1362): len = 35926.4, overlap = 19.75
PHY-3002 : Step(1363): len = 35880.7, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.30371e-07
PHY-3002 : Step(1364): len = 35769.2, overlap = 19.75
PHY-3002 : Step(1365): len = 35769.2, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.86074e-06
PHY-3002 : Step(1366): len = 35832.6, overlap = 19.5
PHY-3002 : Step(1367): len = 35911.4, overlap = 19.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.02695e-06
PHY-3002 : Step(1368): len = 35845.5, overlap = 32.5
PHY-3002 : Step(1369): len = 35845.5, overlap = 32.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.62371e-06
PHY-3002 : Step(1370): len = 35931.1, overlap = 32.75
PHY-3002 : Step(1371): len = 36457.8, overlap = 29
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.24742e-06
PHY-3002 : Step(1372): len = 36540.6, overlap = 29.5
PHY-3002 : Step(1373): len = 36607.2, overlap = 29.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.27708e-05
PHY-3002 : Step(1374): len = 36798.7, overlap = 28.25
PHY-3002 : Step(1375): len = 37014.4, overlap = 28.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.833e-05
PHY-3002 : Step(1376): len = 37178, overlap = 28.75
PHY-3002 : Step(1377): len = 37672.3, overlap = 27.75
PHY-3002 : Step(1378): len = 38511.8, overlap = 25.75
PHY-3002 : Step(1379): len = 38793.7, overlap = 24.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.66601e-05
PHY-3002 : Step(1380): len = 38787.9, overlap = 24.5
PHY-3002 : Step(1381): len = 38798.9, overlap = 24.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.03118e-05
PHY-3002 : Step(1382): len = 39451.6, overlap = 23.75
PHY-3002 : Step(1383): len = 40028.1, overlap = 23.5
PHY-3002 : Step(1384): len = 40423.1, overlap = 23.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043852s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (285.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00022415
PHY-3002 : Step(1385): len = 43269.2, overlap = 8.25
PHY-3002 : Step(1386): len = 42241.6, overlap = 14
PHY-3002 : Step(1387): len = 42077.2, overlap = 16.5
PHY-3002 : Step(1388): len = 42067.5, overlap = 16.75
PHY-3002 : Step(1389): len = 41892.4, overlap = 17
PHY-3002 : Step(1390): len = 41822.2, overlap = 15.75
PHY-3002 : Step(1391): len = 41761.7, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0004483
PHY-3002 : Step(1392): len = 42042.1, overlap = 15.25
PHY-3002 : Step(1393): len = 42270.5, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000859692
PHY-3002 : Step(1394): len = 42406.8, overlap = 14
PHY-3002 : Step(1395): len = 42671.1, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004112s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 42993.6, Over = 0
PHY-3001 : Spreading special nets. 5 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 6, deltaY = 6.
PHY-3001 : Final: Len = 43633.6, Over = 0
RUN-1003 : finish command "place" in  1.798954s wall, 2.765625s user + 2.484375s system = 5.250000s CPU (291.8%)

RUN-1004 : used memory is 410 MB, reserved memory is 382 MB, peak memory is 614 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 353 to 289
PHY-1001 : Pin misalignment score is improved from 289 to 284
PHY-1001 : Pin misalignment score is improved from 284 to 284
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 369 instances
RUN-1001 : 135 mslices, 136 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 996 nets
RUN-1001 : 569 nets have 2 pins
RUN-1001 : 302 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 126104, over cnt = 67(0%), over = 82, worst = 2
PHY-1002 : len = 126336, over cnt = 50(0%), over = 56, worst = 2
PHY-1002 : len = 126440, over cnt = 24(0%), over = 29, worst = 2
PHY-1002 : len = 126416, over cnt = 23(0%), over = 28, worst = 2
PHY-1002 : len = 115696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.234369s wall, 0.203125s user + 0.109375s system = 0.312500s CPU (133.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 216 to 59
PHY-1001 : End pin swap;  0.023506s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.5%)

PHY-1001 : End global routing;  0.622872s wall, 0.593750s user + 0.125000s system = 0.718750s CPU (115.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.115010s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 208800, over cnt = 142(0%), over = 142, worst = 1
PHY-1001 : End Routed; 2.890603s wall, 2.593750s user + 0.890625s system = 3.484375s CPU (120.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 204440, over cnt = 58(0%), over = 58, worst = 1
PHY-1001 : End DR Iter 1; 0.265010s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (100.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 203064, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 2; 0.067848s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (184.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 202832, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.020596s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 202928, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 202928
PHY-1001 : End DR Iter 4; 0.013229s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (236.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.228583s wall, 3.890625s user + 1.015625s system = 4.906250s CPU (116.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.948618s wall, 4.578125s user + 1.171875s system = 5.750000s CPU (116.2%)

RUN-1004 : used memory is 425 MB, reserved memory is 395 MB, peak memory is 614 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  527   out of   8640    6.10%
#reg                  370   out of   8640    4.28%
#le                   538
  #lut only           168   out of    538   31.23%
  #reg only            11   out of    538    2.04%
  #lut&reg            359   out of    538   66.73%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4529, tnet num: 994, tinst num: 367, tnode num: 5547, tedge num: 7736.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 369
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 996, pip num: 12420
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1068 valid insts, and 32178 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.516901s wall, 9.578125s user + 0.312500s system = 9.890625s CPU (652.0%)

RUN-1004 : used memory is 548 MB, reserved memory is 518 MB, peak memory is 614 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 282 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1082 better
SYN-1014 : Optimize round 2
SYN-1032 : 1170/454 useful/useless nets, 926/318 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 347 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          814
  #and                213
  #nand                 0
  #or                 175
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                20
  #FADD                 0
  #DFF                383
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              51
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |431    |383    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 604 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1931/1 useful/useless nets, 1710/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 280 (4.09), #lev = 9 (2.95)
SYN-3001 : Mapper mapped 953 instances into 295 LUTs, name keeping = 41%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 370 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 291 LUT to BLE ...
SYN-4008 : Packed 291 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 298 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (298 nodes)...
SYN-4004 : #1: Packed 241 SEQ (1400 nodes)...
SYN-4004 : #2: Packed 284 SEQ (1239 nodes)...
SYN-4004 : #3: Packed 285 SEQ (736 nodes)...
SYN-4005 : Packed 285 SEQ with LUT/SLICE
SYN-4006 : 109 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 304/506 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  537   out of   8640    6.22%
#reg                  370   out of   8640    4.28%
#le                   548
  #lut only           178   out of    548   32.48%
  #reg only            11   out of    548    2.01%
  #lut&reg            359   out of    548   65.51%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |548   |537   |370   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.867384s wall, 1.843750s user + 0.156250s system = 2.000000s CPU (107.1%)

RUN-1004 : used memory is 429 MB, reserved memory is 398 MB, peak memory is 614 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 154 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 76 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 374 instances
RUN-1001 : 138 mslices, 138 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1008 nets
RUN-1001 : 570 nets have 2 pins
RUN-1001 : 306 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 372 instances, 276 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4568, tnet num: 1006, tinst num: 372, tnode num: 5590, tedge num: 7788.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081838s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 168481
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1396): len = 159097, overlap = 72
PHY-3002 : Step(1397): len = 141125, overlap = 72
PHY-3002 : Step(1398): len = 133379, overlap = 72
PHY-3002 : Step(1399): len = 120223, overlap = 72
PHY-3002 : Step(1400): len = 114113, overlap = 72
PHY-3002 : Step(1401): len = 101736, overlap = 72
PHY-3002 : Step(1402): len = 96391, overlap = 72
PHY-3002 : Step(1403): len = 87053.2, overlap = 72
PHY-3002 : Step(1404): len = 82529, overlap = 65.25
PHY-3002 : Step(1405): len = 75832.8, overlap = 65.25
PHY-3002 : Step(1406): len = 72119.7, overlap = 65.25
PHY-3002 : Step(1407): len = 66859.9, overlap = 69.75
PHY-3002 : Step(1408): len = 63600.1, overlap = 69.75
PHY-3002 : Step(1409): len = 59166.6, overlap = 69.75
PHY-3002 : Step(1410): len = 56376.9, overlap = 69.75
PHY-3002 : Step(1411): len = 52727.8, overlap = 68
PHY-3002 : Step(1412): len = 50373.3, overlap = 68.5
PHY-3002 : Step(1413): len = 47502, overlap = 73.5
PHY-3002 : Step(1414): len = 45554.7, overlap = 74
PHY-3002 : Step(1415): len = 43272.4, overlap = 75.5
PHY-3002 : Step(1416): len = 41560.2, overlap = 76.25
PHY-3002 : Step(1417): len = 39731.1, overlap = 76.75
PHY-3002 : Step(1418): len = 38132, overlap = 76.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.40585e-06
PHY-3002 : Step(1419): len = 38343, overlap = 77
PHY-3002 : Step(1420): len = 40599.9, overlap = 62.25
PHY-3002 : Step(1421): len = 39853.2, overlap = 62.25
PHY-3002 : Step(1422): len = 38355.2, overlap = 59
PHY-3002 : Step(1423): len = 37582.4, overlap = 61.5
PHY-3002 : Step(1424): len = 36381.5, overlap = 60.5
PHY-3002 : Step(1425): len = 35570.3, overlap = 58.5
PHY-3002 : Step(1426): len = 34637.1, overlap = 63
PHY-3002 : Step(1427): len = 34009.6, overlap = 63.75
PHY-3002 : Step(1428): len = 33383.3, overlap = 61.25
PHY-3002 : Step(1429): len = 32634.4, overlap = 68
PHY-3002 : Step(1430): len = 32258.9, overlap = 70.25
PHY-3002 : Step(1431): len = 31590.2, overlap = 72
PHY-3002 : Step(1432): len = 31676.1, overlap = 72.75
PHY-3002 : Step(1433): len = 31483.9, overlap = 77.5
PHY-3002 : Step(1434): len = 31229.6, overlap = 80.5
PHY-3002 : Step(1435): len = 30803.1, overlap = 81.5
PHY-3002 : Step(1436): len = 30396.5, overlap = 84
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.8117e-06
PHY-3002 : Step(1437): len = 31327.4, overlap = 81.25
PHY-3002 : Step(1438): len = 31449.8, overlap = 76.5
PHY-3002 : Step(1439): len = 31427, overlap = 81
PHY-3002 : Step(1440): len = 31458.2, overlap = 72.25
PHY-3002 : Step(1441): len = 31438.9, overlap = 75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.62339e-06
PHY-3002 : Step(1442): len = 32048.6, overlap = 72.75
PHY-3002 : Step(1443): len = 32674.6, overlap = 66
PHY-3002 : Step(1444): len = 32957.6, overlap = 65.75
PHY-3002 : Step(1445): len = 33045.1, overlap = 65
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003274s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.65661e-07
PHY-3002 : Step(1446): len = 36164.9, overlap = 18.75
PHY-3002 : Step(1447): len = 36135.4, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.33132e-06
PHY-3002 : Step(1448): len = 36017.3, overlap = 18.75
PHY-3002 : Step(1449): len = 36017.3, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66264e-06
PHY-3002 : Step(1450): len = 36057.7, overlap = 18.5
PHY-3002 : Step(1451): len = 36131.5, overlap = 19
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32528e-06
PHY-3002 : Step(1452): len = 36153.8, overlap = 18.75
PHY-3002 : Step(1453): len = 36153.8, overlap = 18.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.23746e-06
PHY-3002 : Step(1454): len = 36208.6, overlap = 19
PHY-3002 : Step(1455): len = 36336.2, overlap = 19.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.33295e-06
PHY-3002 : Step(1456): len = 36300.1, overlap = 18.75
PHY-3002 : Step(1457): len = 36664.7, overlap = 17.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.02891e-06
PHY-3002 : Step(1458): len = 36609.6, overlap = 29.75
PHY-3002 : Step(1459): len = 36609.6, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.39494e-06
PHY-3002 : Step(1460): len = 37029, overlap = 28.5
PHY-3002 : Step(1461): len = 37417.5, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.47899e-05
PHY-3002 : Step(1462): len = 37789.5, overlap = 26.25
PHY-3002 : Step(1463): len = 37993, overlap = 24.75
PHY-3002 : Step(1464): len = 38029.6, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.95797e-05
PHY-3002 : Step(1465): len = 38331.4, overlap = 23.5
PHY-3002 : Step(1466): len = 38370.5, overlap = 24.25
PHY-3002 : Step(1467): len = 38768.4, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.91595e-05
PHY-3002 : Step(1468): len = 38885.5, overlap = 23.25
PHY-3002 : Step(1469): len = 39474.8, overlap = 21.75
PHY-3002 : Step(1470): len = 40155.2, overlap = 20.5
PHY-3002 : Step(1471): len = 40374.5, overlap = 20.5
PHY-3002 : Step(1472): len = 40269.6, overlap = 21
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050974s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (122.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000260257
PHY-3002 : Step(1473): len = 43352.9, overlap = 13.5
PHY-3002 : Step(1474): len = 42803, overlap = 14.5
PHY-3002 : Step(1475): len = 42704.1, overlap = 16.25
PHY-3002 : Step(1476): len = 42565.7, overlap = 15.75
PHY-3002 : Step(1477): len = 42422.3, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000520514
PHY-3002 : Step(1478): len = 42648.3, overlap = 13.25
PHY-3002 : Step(1479): len = 42880.7, overlap = 13.25
PHY-3002 : Step(1480): len = 42964.5, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00104103
PHY-3002 : Step(1481): len = 43063.6, overlap = 11.75
PHY-3002 : Step(1482): len = 43130.7, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004555s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43600.6, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 3, deltaY = 1.
PHY-3001 : Final: Len = 43654.6, Over = 0
RUN-1003 : finish command "place" in  1.842095s wall, 2.500000s user + 2.593750s system = 5.093750s CPU (276.5%)

RUN-1004 : used memory is 429 MB, reserved memory is 399 MB, peak memory is 614 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 376 to 296
PHY-1001 : Pin misalignment score is improved from 296 to 295
PHY-1001 : Pin misalignment score is improved from 295 to 295
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 374 instances
RUN-1001 : 138 mslices, 138 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1008 nets
RUN-1001 : 570 nets have 2 pins
RUN-1001 : 306 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 136272, over cnt = 30(0%), over = 35, worst = 2
PHY-1002 : len = 136504, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 136528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.204948s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (106.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 234 to 66
PHY-1001 : End pin swap;  0.024015s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.1%)

PHY-1001 : End global routing;  0.603879s wall, 0.562500s user + 0.062500s system = 0.625000s CPU (103.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.119751s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 209912, over cnt = 65(0%), over = 65, worst = 1
PHY-1001 : End Routed; 2.902647s wall, 2.531250s user + 0.875000s system = 3.406250s CPU (117.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 208544, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.061618s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (126.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 208512, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.016323s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 208512, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 208512
PHY-1001 : End DR Iter 3; 0.010795s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (144.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.943886s wall, 3.515625s user + 1.000000s system = 4.515625s CPU (114.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.647633s wall, 4.156250s user + 1.109375s system = 5.265625s CPU (113.3%)

RUN-1004 : used memory is 431 MB, reserved memory is 401 MB, peak memory is 614 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  537   out of   8640    6.22%
#reg                  370   out of   8640    4.28%
#le                   548
  #lut only           178   out of    548   32.48%
  #reg only            11   out of    548    2.01%
  #lut&reg            359   out of    548   65.51%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4568, tnet num: 1006, tinst num: 372, tnode num: 5590, tedge num: 7788.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 374
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1008, pip num: 12104
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1053 valid insts, and 31571 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.786113s wall, 11.546875s user + 0.421875s system = 11.968750s CPU (670.1%)

RUN-1004 : used memory is 554 MB, reserved memory is 524 MB, peak memory is 618 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 308 onehot mux instances.
SYN-1020 : Optimized 174 distributor mux.
SYN-1016 : Merged 289 instances.
SYN-1015 : Optimize round 1, 1156 better
SYN-1014 : Optimize round 2
SYN-1032 : 1187/467 useful/useless nets, 943/344 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 373 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          831
  #and                217
  #nand                 0
  #or                 175
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                20
  #FADD                 0
  #DFF                396
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              51
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |435    |396    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 604 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1948/1 useful/useless nets, 1727/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 287 (4.16), #lev = 10 (2.95)
SYN-3001 : Mapper mapped 957 instances into 302 LUTs, name keeping = 41%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 383 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 298 LUT to BLE ...
SYN-4008 : Packed 298 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 311 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (311 nodes)...
SYN-4004 : #1: Packed 253 SEQ (1492 nodes)...
SYN-4004 : #2: Packed 297 SEQ (1319 nodes)...
SYN-4004 : #3: Packed 298 SEQ (769 nodes)...
SYN-4005 : Packed 298 SEQ with LUT/SLICE
SYN-4006 : 105 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 311/513 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  551   out of   8640    6.38%
#reg                  383   out of   8640    4.43%
#le                   563
  #lut only           180   out of    563   31.97%
  #reg only            12   out of    563    2.13%
  #lut&reg            371   out of    563   65.90%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |563   |551   |383   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  5.658958s wall, 5.625000s user + 0.437500s system = 6.062500s CPU (107.1%)

RUN-1004 : used memory is 434 MB, reserved memory is 404 MB, peak memory is 618 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 156 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 75 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 41 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 381 instances
RUN-1001 : 141 mslices, 142 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1034 nets
RUN-1001 : 566 nets have 2 pins
RUN-1001 : 340 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 379 instances, 283 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4687, tnet num: 1032, tinst num: 379, tnode num: 5726, tedge num: 8006.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1032 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.093822s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (133.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 183010
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1483): len = 153106, overlap = 72
PHY-3002 : Step(1484): len = 144306, overlap = 72
PHY-3002 : Step(1485): len = 133387, overlap = 72
PHY-3002 : Step(1486): len = 124951, overlap = 72
PHY-3002 : Step(1487): len = 115893, overlap = 72
PHY-3002 : Step(1488): len = 108758, overlap = 72
PHY-3002 : Step(1489): len = 100921, overlap = 72
PHY-3002 : Step(1490): len = 94739.1, overlap = 72
PHY-3002 : Step(1491): len = 87872.6, overlap = 72
PHY-3002 : Step(1492): len = 82558.4, overlap = 72
PHY-3002 : Step(1493): len = 76738.9, overlap = 65.25
PHY-3002 : Step(1494): len = 72296.8, overlap = 65.25
PHY-3002 : Step(1495): len = 67322.1, overlap = 65.25
PHY-3002 : Step(1496): len = 63705.5, overlap = 65.25
PHY-3002 : Step(1497): len = 59553.7, overlap = 67.5
PHY-3002 : Step(1498): len = 56317.3, overlap = 70
PHY-3002 : Step(1499): len = 53192.8, overlap = 71
PHY-3002 : Step(1500): len = 50232.6, overlap = 71.5
PHY-3002 : Step(1501): len = 47799.6, overlap = 71.5
PHY-3002 : Step(1502): len = 45092.9, overlap = 72.25
PHY-3002 : Step(1503): len = 43015.4, overlap = 75
PHY-3002 : Step(1504): len = 40515.4, overlap = 75
PHY-3002 : Step(1505): len = 38730.9, overlap = 76.25
PHY-3002 : Step(1506): len = 36791.9, overlap = 76.25
PHY-3002 : Step(1507): len = 35593.5, overlap = 77.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23182e-06
PHY-3002 : Step(1508): len = 36627.1, overlap = 67.25
PHY-3002 : Step(1509): len = 36251.8, overlap = 65.75
PHY-3002 : Step(1510): len = 35869.6, overlap = 62
PHY-3002 : Step(1511): len = 35368.9, overlap = 62.5
PHY-3002 : Step(1512): len = 34831.2, overlap = 63
PHY-3002 : Step(1513): len = 34226, overlap = 61
PHY-3002 : Step(1514): len = 33432.6, overlap = 60
PHY-3002 : Step(1515): len = 32884.8, overlap = 62.25
PHY-3002 : Step(1516): len = 32042.1, overlap = 62.75
PHY-3002 : Step(1517): len = 31191.6, overlap = 70.5
PHY-3002 : Step(1518): len = 30739, overlap = 72.25
PHY-3002 : Step(1519): len = 30461.2, overlap = 71.25
PHY-3002 : Step(1520): len = 30352.5, overlap = 73
PHY-3002 : Step(1521): len = 30309.9, overlap = 72.75
PHY-3002 : Step(1522): len = 30202.6, overlap = 76.5
PHY-3002 : Step(1523): len = 30033.5, overlap = 76.25
PHY-3002 : Step(1524): len = 29572.3, overlap = 76.5
PHY-3002 : Step(1525): len = 29189, overlap = 76
PHY-3002 : Step(1526): len = 29243.4, overlap = 74.75
PHY-3002 : Step(1527): len = 29602.8, overlap = 75.25
PHY-3002 : Step(1528): len = 29711.3, overlap = 76
PHY-3002 : Step(1529): len = 29584.1, overlap = 73.5
PHY-3002 : Step(1530): len = 28995.7, overlap = 73.5
PHY-3002 : Step(1531): len = 28735.8, overlap = 69.5
PHY-3002 : Step(1532): len = 28757.8, overlap = 69.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.46364e-06
PHY-3002 : Step(1533): len = 29740, overlap = 67.25
PHY-3002 : Step(1534): len = 29801.6, overlap = 67.25
PHY-3002 : Step(1535): len = 29708.8, overlap = 67.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.92727e-06
PHY-3002 : Step(1536): len = 30644.9, overlap = 60.5
PHY-3002 : Step(1537): len = 31375.9, overlap = 64.75
PHY-3002 : Step(1538): len = 31541.6, overlap = 71
PHY-3002 : Step(1539): len = 31716.8, overlap = 66.5
PHY-3002 : Step(1540): len = 31844.1, overlap = 66.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005314s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.55099e-07
PHY-3002 : Step(1541): len = 36258.1, overlap = 20.5
PHY-3002 : Step(1542): len = 36095.3, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.10197e-07
PHY-3002 : Step(1543): len = 35964, overlap = 20.25
PHY-3002 : Step(1544): len = 35964, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.82039e-06
PHY-3002 : Step(1545): len = 35940, overlap = 20.25
PHY-3002 : Step(1546): len = 35940, overlap = 20.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.36359e-06
PHY-3002 : Step(1547): len = 35904.5, overlap = 35.5
PHY-3002 : Step(1548): len = 35964.2, overlap = 35.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.36234e-06
PHY-3002 : Step(1549): len = 35985.6, overlap = 35.25
PHY-3002 : Step(1550): len = 36668.1, overlap = 32.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.72468e-06
PHY-3002 : Step(1551): len = 36649.8, overlap = 31.5
PHY-3002 : Step(1552): len = 36776.8, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.74494e-05
PHY-3002 : Step(1553): len = 37159.3, overlap = 30.75
PHY-3002 : Step(1554): len = 37277.1, overlap = 30.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.88411e-05
PHY-3002 : Step(1555): len = 37492.1, overlap = 29.5
PHY-3002 : Step(1556): len = 37594.4, overlap = 29.25
PHY-3002 : Step(1557): len = 38869.3, overlap = 28
PHY-3002 : Step(1558): len = 39265.1, overlap = 27.25
PHY-3002 : Step(1559): len = 39306.5, overlap = 25.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.76822e-05
PHY-3002 : Step(1560): len = 39345.6, overlap = 25.5
PHY-3002 : Step(1561): len = 39542.9, overlap = 24.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000115364
PHY-3002 : Step(1562): len = 40058.4, overlap = 24
PHY-3002 : Step(1563): len = 40554.6, overlap = 22.75
PHY-3002 : Step(1564): len = 41219.1, overlap = 23.25
PHY-3002 : Step(1565): len = 41285.6, overlap = 22.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000230729
PHY-3002 : Step(1566): len = 41482.7, overlap = 23
PHY-3002 : Step(1567): len = 41653.2, overlap = 24.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00041041
PHY-3002 : Step(1568): len = 41844.5, overlap = 22.75
PHY-3002 : Step(1569): len = 42282.7, overlap = 23.5
PHY-3002 : Step(1570): len = 42515.5, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.102833s wall, 0.031250s user + 0.218750s system = 0.250000s CPU (243.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000239982
PHY-3002 : Step(1571): len = 42069.8, overlap = 14.75
PHY-3002 : Step(1572): len = 41495.1, overlap = 17.5
PHY-3002 : Step(1573): len = 41453.5, overlap = 21
PHY-3002 : Step(1574): len = 41459.5, overlap = 21
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000452074
PHY-3002 : Step(1575): len = 41577.1, overlap = 19
PHY-3002 : Step(1576): len = 41626.8, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000632802
PHY-3002 : Step(1577): len = 41684.1, overlap = 19.5
PHY-3002 : Step(1578): len = 41807.8, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004367s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 42885.9, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 42915.9, Over = 0
RUN-1003 : finish command "place" in  2.161430s wall, 2.921875s user + 2.843750s system = 5.765625s CPU (266.8%)

RUN-1004 : used memory is 434 MB, reserved memory is 404 MB, peak memory is 618 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 390 to 316
PHY-1001 : Pin misalignment score is improved from 316 to 307
PHY-1001 : Pin misalignment score is improved from 307 to 307
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 381 instances
RUN-1001 : 141 mslices, 142 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1034 nets
RUN-1001 : 566 nets have 2 pins
RUN-1001 : 340 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 122072, over cnt = 51(0%), over = 69, worst = 2
PHY-1002 : len = 122224, over cnt = 33(0%), over = 45, worst = 2
PHY-1002 : len = 122056, over cnt = 18(0%), over = 28, worst = 2
PHY-1002 : len = 120400, over cnt = 14(0%), over = 22, worst = 2
PHY-1002 : len = 110216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.238938s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (98.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 244 to 70
PHY-1001 : End pin swap;  0.025445s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.8%)

PHY-1001 : End global routing;  0.643923s wall, 0.609375s user + 0.062500s system = 0.671875s CPU (104.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.097417s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 195928, over cnt = 80(0%), over = 80, worst = 1
PHY-1001 : End Routed; 2.980764s wall, 2.734375s user + 1.031250s system = 3.765625s CPU (126.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 194216, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 0.131150s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (95.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 194088, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.037901s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 194200, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 194200
PHY-1001 : End DR Iter 3; 0.015071s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (207.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.100975s wall, 3.734375s user + 1.203125s system = 4.937500s CPU (120.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.845557s wall, 4.468750s user + 1.281250s system = 5.750000s CPU (118.7%)

RUN-1004 : used memory is 436 MB, reserved memory is 406 MB, peak memory is 618 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  551   out of   8640    6.38%
#reg                  383   out of   8640    4.43%
#le                   563
  #lut only           180   out of    563   31.97%
  #reg only            12   out of    563    2.13%
  #lut&reg            371   out of    563   65.90%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4687, tnet num: 1032, tinst num: 379, tnode num: 5726, tedge num: 8006.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1032 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 381
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1034, pip num: 12007
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1026 valid insts, and 31661 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.466169s wall, 9.671875s user + 0.593750s system = 10.265625s CPU (700.2%)

RUN-1004 : used memory is 561 MB, reserved memory is 531 MB, peak memory is 624 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 308 onehot mux instances.
SYN-1020 : Optimized 174 distributor mux.
SYN-1016 : Merged 289 instances.
SYN-1015 : Optimize round 1, 1156 better
SYN-1014 : Optimize round 2
SYN-1032 : 1200/467 useful/useless nets, 946/344 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 373 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          831
  #and                217
  #nand                 0
  #or                 175
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                20
  #FADD                 0
  #DFF                396
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              51
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |435    |396    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 604 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 28 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1977/1 useful/useless nets, 1746/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 288 (4.16), #lev = 10 (2.94)
SYN-3001 : Mapper mapped 963 instances into 303 LUTs, name keeping = 41%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 383 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 132 adder to BLE ...
SYN-4008 : Packed 132 adder and 21 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 299 LUT to BLE ...
SYN-4008 : Packed 299 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 324 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (324 nodes)...
SYN-4004 : #1: Packed 261 SEQ (1505 nodes)...
SYN-4004 : #2: Packed 305 SEQ (1342 nodes)...
SYN-4004 : #3: Packed 306 SEQ (804 nodes)...
SYN-4005 : Packed 306 SEQ with LUT/SLICE
SYN-4006 : 115 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 317/522 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  561   out of   8640    6.49%
#reg                  383   out of   8640    4.43%
#le                   573
  #lut only           190   out of    573   33.16%
  #reg only            12   out of    573    2.09%
  #lut&reg            371   out of    573   64.75%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |573   |561   |383   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.143739s wall, 3.953125s user + 0.468750s system = 4.421875s CPU (106.7%)

RUN-1004 : used memory is 441 MB, reserved memory is 411 MB, peak memory is 624 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 158 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 77 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 386 instances
RUN-1001 : 144 mslices, 144 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1061 nets
RUN-1001 : 590 nets have 2 pins
RUN-1001 : 342 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 384 instances, 288 slices, 15 macros(109 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4763, tnet num: 1059, tinst num: 384, tnode num: 5808, tedge num: 8144.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.085847s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (109.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 179631
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1579): len = 165461, overlap = 72
PHY-3002 : Step(1580): len = 99890.3, overlap = 72
PHY-3002 : Step(1581): len = 85410.4, overlap = 65.25
PHY-3002 : Step(1582): len = 79503.9, overlap = 65.25
PHY-3002 : Step(1583): len = 74225.1, overlap = 65.25
PHY-3002 : Step(1584): len = 69997.6, overlap = 65.25
PHY-3002 : Step(1585): len = 65524.2, overlap = 69.75
PHY-3002 : Step(1586): len = 62102, overlap = 69.75
PHY-3002 : Step(1587): len = 58158.9, overlap = 70.25
PHY-3002 : Step(1588): len = 55188.8, overlap = 70
PHY-3002 : Step(1589): len = 51923.5, overlap = 70.25
PHY-3002 : Step(1590): len = 49410.5, overlap = 69.25
PHY-3002 : Step(1591): len = 46851, overlap = 69.75
PHY-3002 : Step(1592): len = 44616.8, overlap = 74.5
PHY-3002 : Step(1593): len = 42566.2, overlap = 75.75
PHY-3002 : Step(1594): len = 40595.9, overlap = 76.75
PHY-3002 : Step(1595): len = 39009.5, overlap = 77.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.73902e-06
PHY-3002 : Step(1596): len = 40052.6, overlap = 68
PHY-3002 : Step(1597): len = 39576.5, overlap = 67.75
PHY-3002 : Step(1598): len = 39124.3, overlap = 63.75
PHY-3002 : Step(1599): len = 38545.9, overlap = 62
PHY-3002 : Step(1600): len = 37921.3, overlap = 60.25
PHY-3002 : Step(1601): len = 37304.7, overlap = 55.75
PHY-3002 : Step(1602): len = 36364.4, overlap = 59.25
PHY-3002 : Step(1603): len = 35604.6, overlap = 60
PHY-3002 : Step(1604): len = 34797.5, overlap = 58.75
PHY-3002 : Step(1605): len = 33886.1, overlap = 59.25
PHY-3002 : Step(1606): len = 32900.6, overlap = 61.25
PHY-3002 : Step(1607): len = 32453, overlap = 61.75
PHY-3002 : Step(1608): len = 32181.1, overlap = 67.5
PHY-3002 : Step(1609): len = 31969.8, overlap = 69.25
PHY-3002 : Step(1610): len = 31768.7, overlap = 70.25
PHY-3002 : Step(1611): len = 31691.9, overlap = 67.75
PHY-3002 : Step(1612): len = 31987.2, overlap = 66
PHY-3002 : Step(1613): len = 32171.3, overlap = 68.5
PHY-3002 : Step(1614): len = 31932.2, overlap = 68.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.47805e-06
PHY-3002 : Step(1615): len = 32580.1, overlap = 66.25
PHY-3002 : Step(1616): len = 32473.7, overlap = 61.75
PHY-3002 : Step(1617): len = 32599.3, overlap = 61.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.95609e-06
PHY-3002 : Step(1618): len = 34124.5, overlap = 50.5
PHY-3002 : Step(1619): len = 34311.5, overlap = 55.25
PHY-3002 : Step(1620): len = 34365.9, overlap = 53
PHY-3002 : Step(1621): len = 34395.3, overlap = 53
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.39122e-05
PHY-3002 : Step(1622): len = 35213.1, overlap = 46.5
PHY-3002 : Step(1623): len = 35691.5, overlap = 37.75
PHY-3002 : Step(1624): len = 35810.3, overlap = 35.75
PHY-3002 : Step(1625): len = 35565.3, overlap = 37.5
PHY-3002 : Step(1626): len = 35476.6, overlap = 42
PHY-3002 : Step(1627): len = 35390.4, overlap = 41.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.28291e-05
PHY-3002 : Step(1628): len = 35809.9, overlap = 32.75
PHY-3002 : Step(1629): len = 35946.5, overlap = 32.75
PHY-3002 : Step(1630): len = 35924.4, overlap = 30.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019343s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (242.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.20734e-07
PHY-3002 : Step(1631): len = 37365.8, overlap = 14.75
PHY-3002 : Step(1632): len = 37183.9, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.24147e-06
PHY-3002 : Step(1633): len = 37138.5, overlap = 15.5
PHY-3002 : Step(1634): len = 37003.3, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.48294e-06
PHY-3002 : Step(1635): len = 36972.3, overlap = 15
PHY-3002 : Step(1636): len = 36987.6, overlap = 15
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.79721e-06
PHY-3002 : Step(1637): len = 36956.8, overlap = 34
PHY-3002 : Step(1638): len = 37315.9, overlap = 32.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.59442e-06
PHY-3002 : Step(1639): len = 37303.9, overlap = 32.75
PHY-3002 : Step(1640): len = 37355.4, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.11888e-05
PHY-3002 : Step(1641): len = 37371.9, overlap = 32
PHY-3002 : Step(1642): len = 37755, overlap = 31
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.9963e-05
PHY-3002 : Step(1643): len = 37811, overlap = 31.25
PHY-3002 : Step(1644): len = 38293.6, overlap = 28.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.9719e-05
PHY-3002 : Step(1645): len = 38339.3, overlap = 28.5
PHY-3002 : Step(1646): len = 38669.7, overlap = 27
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.90563e-05
PHY-3002 : Step(1647): len = 38789.3, overlap = 26.5
PHY-3002 : Step(1648): len = 39929.1, overlap = 23
PHY-3002 : Step(1649): len = 40441, overlap = 22.5
PHY-3002 : Step(1650): len = 40766.8, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.060583s wall, 0.046875s user + 0.078125s system = 0.125000s CPU (206.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000251437
PHY-3002 : Step(1651): len = 45064.7, overlap = 12
PHY-3002 : Step(1652): len = 43996.1, overlap = 18.5
PHY-3002 : Step(1653): len = 43448.4, overlap = 21.25
PHY-3002 : Step(1654): len = 43561.1, overlap = 18.75
PHY-3002 : Step(1655): len = 43540.4, overlap = 18
PHY-3002 : Step(1656): len = 43401.9, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000502875
PHY-3002 : Step(1657): len = 43435.8, overlap = 17.75
PHY-3002 : Step(1658): len = 43498.7, overlap = 16.75
PHY-3002 : Step(1659): len = 43508.2, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00096968
PHY-3002 : Step(1660): len = 43635, overlap = 16.5
PHY-3002 : Step(1661): len = 43769.6, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004454s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 44403.9, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 44639.9, Over = 0
RUN-1003 : finish command "place" in  1.857728s wall, 2.296875s user + 2.593750s system = 4.890625s CPU (263.3%)

RUN-1004 : used memory is 441 MB, reserved memory is 411 MB, peak memory is 624 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 405 to 314
PHY-1001 : Pin misalignment score is improved from 314 to 306
PHY-1001 : Pin misalignment score is improved from 306 to 302
PHY-1001 : Pin misalignment score is improved from 302 to 302
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 386 instances
RUN-1001 : 144 mslices, 144 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1061 nets
RUN-1001 : 590 nets have 2 pins
RUN-1001 : 342 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 127512, over cnt = 64(0%), over = 84, worst = 3
PHY-1002 : len = 127776, over cnt = 46(0%), over = 60, worst = 2
PHY-1002 : len = 128216, over cnt = 22(0%), over = 32, worst = 2
PHY-1002 : len = 117032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.237873s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (98.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 222 to 74
PHY-1001 : End pin swap;  0.022126s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.6%)

PHY-1001 : End global routing;  0.640824s wall, 0.593750s user + 0.062500s system = 0.656250s CPU (102.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.129773s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (108.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.102121s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (122.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 207952, over cnt = 97(0%), over = 97, worst = 1
PHY-1001 : End Routed; 2.973272s wall, 2.750000s user + 1.281250s system = 4.031250s CPU (135.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 206016, over cnt = 42(0%), over = 42, worst = 1
PHY-1001 : End DR Iter 1; 0.370715s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (105.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 205024, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 2; 0.382712s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (106.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 205128, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 205128
PHY-1001 : End DR Iter 3; 0.042415s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (147.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.038096s wall, 4.843750s user + 1.437500s system = 6.281250s CPU (124.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.794323s wall, 5.562500s user + 1.531250s system = 7.093750s CPU (122.4%)

RUN-1004 : used memory is 443 MB, reserved memory is 413 MB, peak memory is 624 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  561   out of   8640    6.49%
#reg                  383   out of   8640    4.43%
#le                   573
  #lut only           190   out of    573   33.16%
  #reg only            12   out of    573    2.09%
  #lut&reg            371   out of    573   64.75%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4763, tnet num: 1059, tinst num: 384, tnode num: 5808, tedge num: 8144.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 386
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1061, pip num: 12575
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1037 valid insts, and 32885 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.540252s wall, 9.796875s user + 0.359375s system = 10.156250s CPU (659.4%)

RUN-1004 : used memory is 566 MB, reserved memory is 537 MB, peak memory is 630 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-5007 WARNING: using initial value of 'ps' since it is never assigned in zaklad.v(208)
HDL-5007 WARNING: using initial value of 'ts' since it is never assigned in zaklad.v(209)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 282 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1082 better
SYN-1014 : Optimize round 2
SYN-1032 : 1170/454 useful/useless nets, 926/318 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 347 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          814
  #and                213
  #nand                 0
  #or                 175
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                20
  #FADD                 0
  #DFF                383
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              51
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |431    |383    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 604 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1931/1 useful/useless nets, 1710/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 281 (4.09), #lev = 9 (2.97)
SYN-3001 : Mapper mapped 953 instances into 296 LUTs, name keeping = 41%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 370 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 292 LUT to BLE ...
SYN-4008 : Packed 292 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 298 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (298 nodes)...
SYN-4004 : #1: Packed 241 SEQ (1400 nodes)...
SYN-4004 : #2: Packed 284 SEQ (1239 nodes)...
SYN-4004 : #3: Packed 285 SEQ (736 nodes)...
SYN-4005 : Packed 285 SEQ with LUT/SLICE
SYN-4006 : 110 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 305/507 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  539   out of   8640    6.24%
#reg                  370   out of   8640    4.28%
#le                   549
  #lut only           179   out of    549   32.60%
  #reg only            10   out of    549    1.82%
  #lut&reg            360   out of    549   65.57%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |549   |539   |370   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.915904s wall, 1.796875s user + 0.281250s system = 2.078125s CPU (108.5%)

RUN-1004 : used memory is 446 MB, reserved memory is 417 MB, peak memory is 630 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 154 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 76 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 374 instances
RUN-1001 : 138 mslices, 138 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1013 nets
RUN-1001 : 571 nets have 2 pins
RUN-1001 : 310 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 372 instances, 276 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4582, tnet num: 1011, tinst num: 372, tnode num: 5604, tedge num: 7822.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1011 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.084538s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (129.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 178810
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1662): len = 162249, overlap = 72
PHY-3002 : Step(1663): len = 124749, overlap = 72
PHY-3002 : Step(1664): len = 108990, overlap = 72
PHY-3002 : Step(1665): len = 103421, overlap = 72
PHY-3002 : Step(1666): len = 94948.4, overlap = 72
PHY-3002 : Step(1667): len = 89614.9, overlap = 72
PHY-3002 : Step(1668): len = 82700.9, overlap = 65.25
PHY-3002 : Step(1669): len = 77986, overlap = 65.25
PHY-3002 : Step(1670): len = 72989.8, overlap = 69.75
PHY-3002 : Step(1671): len = 68734.7, overlap = 69.75
PHY-3002 : Step(1672): len = 64585.9, overlap = 69.75
PHY-3002 : Step(1673): len = 61025.8, overlap = 69.75
PHY-3002 : Step(1674): len = 57629.2, overlap = 67.5
PHY-3002 : Step(1675): len = 54852.5, overlap = 67.5
PHY-3002 : Step(1676): len = 51829.2, overlap = 69.75
PHY-3002 : Step(1677): len = 49467.5, overlap = 72
PHY-3002 : Step(1678): len = 46993.4, overlap = 72
PHY-3002 : Step(1679): len = 45103.8, overlap = 72
PHY-3002 : Step(1680): len = 43187.3, overlap = 72
PHY-3002 : Step(1681): len = 41530.8, overlap = 73
PHY-3002 : Step(1682): len = 39817.5, overlap = 73
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.21226e-06
PHY-3002 : Step(1683): len = 40064.4, overlap = 73.25
PHY-3002 : Step(1684): len = 39613.1, overlap = 62.5
PHY-3002 : Step(1685): len = 39316.5, overlap = 62.5
PHY-3002 : Step(1686): len = 38930.7, overlap = 62.75
PHY-3002 : Step(1687): len = 38476.7, overlap = 63
PHY-3002 : Step(1688): len = 37621.6, overlap = 61.5
PHY-3002 : Step(1689): len = 36573.1, overlap = 62.5
PHY-3002 : Step(1690): len = 35549.1, overlap = 65
PHY-3002 : Step(1691): len = 34351.7, overlap = 66.25
PHY-3002 : Step(1692): len = 33358, overlap = 68
PHY-3002 : Step(1693): len = 32727.7, overlap = 68
PHY-3002 : Step(1694): len = 32481.2, overlap = 68
PHY-3002 : Step(1695): len = 31927, overlap = 72.5
PHY-3002 : Step(1696): len = 31363.7, overlap = 76
PHY-3002 : Step(1697): len = 30634.9, overlap = 79
PHY-3002 : Step(1698): len = 30188.1, overlap = 79.75
PHY-3002 : Step(1699): len = 29609.7, overlap = 80.5
PHY-3002 : Step(1700): len = 28967.7, overlap = 84
PHY-3002 : Step(1701): len = 28893.3, overlap = 76
PHY-3002 : Step(1702): len = 28957.2, overlap = 76.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.42451e-06
PHY-3002 : Step(1703): len = 29923.3, overlap = 78.25
PHY-3002 : Step(1704): len = 29822.3, overlap = 78.25
PHY-3002 : Step(1705): len = 30313, overlap = 67
PHY-3002 : Step(1706): len = 30610.2, overlap = 68.75
PHY-3002 : Step(1707): len = 30618.3, overlap = 64
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.84902e-06
PHY-3002 : Step(1708): len = 31172.9, overlap = 64
PHY-3002 : Step(1709): len = 31380.3, overlap = 61.25
PHY-3002 : Step(1710): len = 31513.1, overlap = 63.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.69805e-06
PHY-3002 : Step(1711): len = 32362.8, overlap = 61
PHY-3002 : Step(1712): len = 33114.4, overlap = 60.75
PHY-3002 : Step(1713): len = 33717.3, overlap = 51.25
PHY-3002 : Step(1714): len = 33788.2, overlap = 48
PHY-3002 : Step(1715): len = 33864.8, overlap = 50
PHY-3002 : Step(1716): len = 33966.9, overlap = 54
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010870s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (143.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.64981e-07
PHY-3002 : Step(1717): len = 36803.9, overlap = 18.25
PHY-3002 : Step(1718): len = 36551.2, overlap = 18.25
PHY-3002 : Step(1719): len = 36323.2, overlap = 18.5
PHY-3002 : Step(1720): len = 36323.2, overlap = 18.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.32996e-06
PHY-3002 : Step(1721): len = 36310.7, overlap = 18.75
PHY-3002 : Step(1722): len = 36306.8, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.65992e-06
PHY-3002 : Step(1723): len = 36277.9, overlap = 18
PHY-3002 : Step(1724): len = 36373.8, overlap = 17.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.93114e-06
PHY-3002 : Step(1725): len = 36360.7, overlap = 34
PHY-3002 : Step(1726): len = 36360.7, overlap = 34
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.44933e-06
PHY-3002 : Step(1727): len = 36411.5, overlap = 34
PHY-3002 : Step(1728): len = 36744.6, overlap = 32.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.89865e-06
PHY-3002 : Step(1729): len = 36779.6, overlap = 32
PHY-3002 : Step(1730): len = 37319.3, overlap = 30
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.37973e-05
PHY-3002 : Step(1731): len = 37356.1, overlap = 29.75
PHY-3002 : Step(1732): len = 37336.2, overlap = 29.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.61309e-05
PHY-3002 : Step(1733): len = 37860.5, overlap = 28
PHY-3002 : Step(1734): len = 38438.6, overlap = 27
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.22617e-05
PHY-3002 : Step(1735): len = 38733.7, overlap = 25
PHY-3002 : Step(1736): len = 39044.3, overlap = 24.25
PHY-3002 : Step(1737): len = 39283.1, overlap = 24.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.45235e-05
PHY-3002 : Step(1738): len = 39901.3, overlap = 24.5
PHY-3002 : Step(1739): len = 40122.7, overlap = 24.5
PHY-3002 : Step(1740): len = 40884.7, overlap = 23.5
PHY-3002 : Step(1741): len = 41318.5, overlap = 23.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000129047
PHY-3002 : Step(1742): len = 41480.4, overlap = 24.5
PHY-3002 : Step(1743): len = 41675.5, overlap = 23.5
PHY-3002 : Step(1744): len = 41830.1, overlap = 25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000258094
PHY-3002 : Step(1745): len = 42163.8, overlap = 23
PHY-3002 : Step(1746): len = 42610.1, overlap = 21
PHY-3002 : Step(1747): len = 42976.5, overlap = 20
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000516188
PHY-3002 : Step(1748): len = 43158.4, overlap = 19.75
PHY-3002 : Step(1749): len = 43465, overlap = 18.75
PHY-3002 : Step(1750): len = 43673, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.099630s wall, 0.031250s user + 0.156250s system = 0.187500s CPU (188.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000294396
PHY-3002 : Step(1751): len = 43951.7, overlap = 6.25
PHY-3002 : Step(1752): len = 43202.3, overlap = 12.25
PHY-3002 : Step(1753): len = 43072.1, overlap = 17.75
PHY-3002 : Step(1754): len = 43115.4, overlap = 18.25
PHY-3002 : Step(1755): len = 43105.8, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000588792
PHY-3002 : Step(1756): len = 43220.1, overlap = 16.75
PHY-3002 : Step(1757): len = 43330.1, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00110947
PHY-3002 : Step(1758): len = 43409.7, overlap = 17.5
PHY-3002 : Step(1759): len = 43521.6, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004468s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 44332.9, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 44376.9, Over = 0
RUN-1003 : finish command "place" in  2.082499s wall, 2.156250s user + 3.250000s system = 5.406250s CPU (259.6%)

RUN-1004 : used memory is 446 MB, reserved memory is 417 MB, peak memory is 630 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 368 to 295
PHY-1001 : Pin misalignment score is improved from 295 to 297
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 374 instances
RUN-1001 : 138 mslices, 138 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1013 nets
RUN-1001 : 571 nets have 2 pins
RUN-1001 : 310 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 124816, over cnt = 41(0%), over = 47, worst = 2
PHY-1002 : len = 124888, over cnt = 31(0%), over = 36, worst = 2
PHY-1002 : len = 124648, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 124648, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 122560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.215254s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (123.4%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 242 to 69
PHY-1001 : End pin swap;  0.024975s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (125.1%)

PHY-1001 : End global routing;  0.618070s wall, 0.687500s user + 0.046875s system = 0.734375s CPU (118.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.092783s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (117.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 205480, over cnt = 68(0%), over = 68, worst = 1
PHY-1001 : End Routed; 2.966183s wall, 2.468750s user + 1.187500s system = 3.656250s CPU (123.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 203792, over cnt = 20(0%), over = 21, worst = 2
PHY-1001 : End DR Iter 1; 0.058045s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (107.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 203688, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.023659s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 203744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.020801s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (225.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 203760, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.026961s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 203760, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.037420s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 203760, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.084151s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (204.2%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 203768, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 203768
PHY-1001 : End LB Iter 9; 0.011385s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.203908s wall, 3.687500s user + 1.421875s system = 5.109375s CPU (121.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.907346s wall, 4.437500s user + 1.484375s system = 5.921875s CPU (120.7%)

RUN-1004 : used memory is 449 MB, reserved memory is 419 MB, peak memory is 630 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  540   out of   8640    6.25%
#reg                  370   out of   8640    4.28%
#le                   550
  #lut only           180   out of    550   32.73%
  #reg only            10   out of    550    1.82%
  #lut&reg            360   out of    550   65.45%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4582, tnet num: 1011, tinst num: 373, tnode num: 5604, tedge num: 7822.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1011 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 375
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1013, pip num: 12193
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1074 valid insts, and 31784 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.465300s wall, 9.421875s user + 0.343750s system = 9.765625s CPU (666.5%)

RUN-1004 : used memory is 571 MB, reserved memory is 541 MB, peak memory is 635 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 187 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1217 better
SYN-1014 : Optimize round 2
SYN-1032 : 1242/454 useful/useless nets, 989/370 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 399 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          848
  #and                221
  #nand                 0
  #or                 175
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                20
  #FADD                 0
  #DFF                409
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              51
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |439    |409    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 604 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 28 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2018/1 useful/useless nets, 1788/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 311 (4.26), #lev = 12 (2.79)
SYN-3001 : Mapper mapped 993 instances into 325 LUTs, name keeping = 41%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 396 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 131 adder to BLE ...
SYN-4008 : Packed 131 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 322 LUT to BLE ...
SYN-4008 : Packed 322 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 275 SEQ (1502 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1325 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 110 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 340/545 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  595   out of   8640    6.89%
#reg                  396   out of   8640    4.58%
#le                   606
  #lut only           210   out of    606   34.65%
  #reg only            11   out of    606    1.82%
  #lut&reg            385   out of    606   63.53%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |606   |595   |396   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.600056s wall, 3.390625s user + 0.593750s system = 3.984375s CPU (110.7%)

RUN-1004 : used memory is 452 MB, reserved memory is 422 MB, peak memory is 635 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 168 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 83 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 403 instances
RUN-1001 : 152 mslices, 153 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1096 nets
RUN-1001 : 590 nets have 2 pins
RUN-1001 : 370 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 401 instances, 305 slices, 15 macros(109 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4992, tnet num: 1094, tinst num: 401, tnode num: 6062, tedge num: 8533.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1094 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.087089s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (125.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 197640
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1760): len = 178853, overlap = 72
PHY-3002 : Step(1761): len = 168704, overlap = 72
PHY-3002 : Step(1762): len = 155103, overlap = 72
PHY-3002 : Step(1763): len = 146430, overlap = 72
PHY-3002 : Step(1764): len = 134889, overlap = 72
PHY-3002 : Step(1765): len = 127376, overlap = 72
PHY-3002 : Step(1766): len = 116249, overlap = 72
PHY-3002 : Step(1767): len = 109429, overlap = 72
PHY-3002 : Step(1768): len = 100002, overlap = 72
PHY-3002 : Step(1769): len = 94010.6, overlap = 72
PHY-3002 : Step(1770): len = 86276.4, overlap = 65.25
PHY-3002 : Step(1771): len = 81264, overlap = 65.25
PHY-3002 : Step(1772): len = 74097.8, overlap = 66.25
PHY-3002 : Step(1773): len = 69685, overlap = 68.75
PHY-3002 : Step(1774): len = 64506, overlap = 70.75
PHY-3002 : Step(1775): len = 60866.5, overlap = 71.25
PHY-3002 : Step(1776): len = 56687.7, overlap = 72.25
PHY-3002 : Step(1777): len = 53651.5, overlap = 70
PHY-3002 : Step(1778): len = 49868.8, overlap = 70.5
PHY-3002 : Step(1779): len = 47327.6, overlap = 72.5
PHY-3002 : Step(1780): len = 44563.1, overlap = 75.75
PHY-3002 : Step(1781): len = 42611.7, overlap = 75.75
PHY-3002 : Step(1782): len = 40549.9, overlap = 76.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.93194e-06
PHY-3002 : Step(1783): len = 40754.4, overlap = 66.25
PHY-3002 : Step(1784): len = 39811.7, overlap = 68.25
PHY-3002 : Step(1785): len = 39334.3, overlap = 68.25
PHY-3002 : Step(1786): len = 38835.5, overlap = 66.75
PHY-3002 : Step(1787): len = 38237.3, overlap = 62.5
PHY-3002 : Step(1788): len = 37384.2, overlap = 62
PHY-3002 : Step(1789): len = 36464.9, overlap = 62.5
PHY-3002 : Step(1790): len = 35674.2, overlap = 62
PHY-3002 : Step(1791): len = 34643.3, overlap = 64.25
PHY-3002 : Step(1792): len = 33352.1, overlap = 65.25
PHY-3002 : Step(1793): len = 32773.8, overlap = 66.75
PHY-3002 : Step(1794): len = 32257.4, overlap = 63.25
PHY-3002 : Step(1795): len = 32251.7, overlap = 62.5
PHY-3002 : Step(1796): len = 32289.6, overlap = 72.25
PHY-3002 : Step(1797): len = 32521, overlap = 71.75
PHY-3002 : Step(1798): len = 32164.1, overlap = 74.25
PHY-3002 : Step(1799): len = 32037.1, overlap = 77
PHY-3002 : Step(1800): len = 31882.3, overlap = 74.75
PHY-3002 : Step(1801): len = 31726.6, overlap = 74.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.86388e-06
PHY-3002 : Step(1802): len = 32561.6, overlap = 72
PHY-3002 : Step(1803): len = 32542.3, overlap = 69.75
PHY-3002 : Step(1804): len = 32568, overlap = 69.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.30411e-06
PHY-3002 : Step(1805): len = 33745.7, overlap = 55.5
PHY-3002 : Step(1806): len = 33973.1, overlap = 59.25
PHY-3002 : Step(1807): len = 34024.6, overlap = 59.75
PHY-3002 : Step(1808): len = 34148.6, overlap = 58.5
PHY-3002 : Step(1809): len = 34113.1, overlap = 48.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003795s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.3554e-07
PHY-3002 : Step(1810): len = 36845.3, overlap = 18
PHY-3002 : Step(1811): len = 36572.7, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.71079e-07
PHY-3002 : Step(1812): len = 36529.5, overlap = 19.5
PHY-3002 : Step(1813): len = 36543.1, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74216e-06
PHY-3002 : Step(1814): len = 36505, overlap = 19.75
PHY-3002 : Step(1815): len = 36505, overlap = 19.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.99121e-06
PHY-3002 : Step(1816): len = 36722, overlap = 36
PHY-3002 : Step(1817): len = 36722, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.98243e-06
PHY-3002 : Step(1818): len = 36685.5, overlap = 35.75
PHY-3002 : Step(1819): len = 36722.5, overlap = 35.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016748s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (93.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000223625
PHY-3002 : Step(1820): len = 47099.8, overlap = 25.75
PHY-3002 : Step(1821): len = 46283.7, overlap = 24.5
PHY-3002 : Step(1822): len = 46389.4, overlap = 23.75
PHY-3002 : Step(1823): len = 46324.6, overlap = 23.75
PHY-3002 : Step(1824): len = 46355.9, overlap = 23.25
PHY-3002 : Step(1825): len = 45743.7, overlap = 23.75
PHY-3002 : Step(1826): len = 45525.2, overlap = 22.5
PHY-3002 : Step(1827): len = 45336, overlap = 22.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000422371
PHY-3002 : Step(1828): len = 46084.1, overlap = 20
PHY-3002 : Step(1829): len = 46534.3, overlap = 18
PHY-3002 : Step(1830): len = 46734.3, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000844743
PHY-3002 : Step(1831): len = 46985, overlap = 20.25
PHY-3002 : Step(1832): len = 47402.3, overlap = 21
PHY-3002 : Step(1833): len = 47518.6, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004392s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 47613, Over = 0
PHY-3001 : Spreading special nets. 8 out of 1330 tiles have overflows.
PHY-3001 : 9 instances has been re-located, deltaX = 13, deltaY = 6.
PHY-3001 : Final: Len = 48423, Over = 0
RUN-1003 : finish command "place" in  1.584695s wall, 2.140625s user + 2.343750s system = 4.484375s CPU (283.0%)

RUN-1004 : used memory is 452 MB, reserved memory is 422 MB, peak memory is 635 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 436 to 358
PHY-1001 : Pin misalignment score is improved from 358 to 349
PHY-1001 : Pin misalignment score is improved from 349 to 349
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 403 instances
RUN-1001 : 152 mslices, 153 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1096 nets
RUN-1001 : 590 nets have 2 pins
RUN-1001 : 370 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 138216, over cnt = 37(0%), over = 44, worst = 2
PHY-1002 : len = 138408, over cnt = 19(0%), over = 22, worst = 2
PHY-1002 : len = 136616, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 134040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.229827s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 270 to 79
PHY-1001 : End pin swap;  0.027699s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.8%)

PHY-1001 : End global routing;  0.660558s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (106.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.104603s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (119.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 221048, over cnt = 131(0%), over = 133, worst = 2
PHY-1001 : End Routed; 3.008731s wall, 2.515625s user + 1.078125s system = 3.593750s CPU (119.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 218320, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End DR Iter 1; 0.167277s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (93.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 217520, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 2; 0.121528s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (90.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 217528, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.023234s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (67.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 217560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.018229s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 217608, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.034930s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (89.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 217680, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 217680
PHY-1001 : End DR Iter 6; 0.045949s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (102.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.414801s wall, 3.906250s user + 1.250000s system = 5.156250s CPU (116.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.188113s wall, 4.734375s user + 1.265625s system = 6.000000s CPU (115.6%)

RUN-1004 : used memory is 452 MB, reserved memory is 422 MB, peak memory is 635 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  595   out of   8640    6.89%
#reg                  396   out of   8640    4.58%
#le                   606
  #lut only           210   out of    606   34.65%
  #reg only            11   out of    606    1.82%
  #lut&reg            385   out of    606   63.53%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4992, tnet num: 1094, tinst num: 401, tnode num: 6062, tedge num: 8533.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1094 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 403
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1096, pip num: 13445
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1066 valid insts, and 34903 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.485094s wall, 9.546875s user + 0.281250s system = 9.828125s CPU (661.8%)

RUN-1004 : used memory is 583 MB, reserved memory is 554 MB, peak memory is 646 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1217 better
SYN-1014 : Optimize round 2
SYN-1032 : 1246/454 useful/useless nets, 993/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          852
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                409
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |409    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 28 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2008/1 useful/useless nets, 1778/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 299 (4.30), #lev = 12 (2.91)
SYN-3001 : Mapper mapped 983 instances into 313 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 396 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 131 adder to BLE ...
SYN-4008 : Packed 131 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 310 LUT to BLE ...
SYN-4008 : Packed 310 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 266 SEQ (1721 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1553 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 98 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 328/533 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  581   out of   8640    6.72%
#reg                  396   out of   8640    4.58%
#le                   588
  #lut only           192   out of    588   32.65%
  #reg only             7   out of    588    1.19%
  #lut&reg            389   out of    588   66.16%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |588   |581   |396   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.615268s wall, 4.390625s user + 0.546875s system = 4.937500s CPU (107.0%)

RUN-1004 : used memory is 462 MB, reserved memory is 432 MB, peak memory is 646 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 167 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 85 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 393 instances
RUN-1001 : 148 mslices, 147 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1084 nets
RUN-1001 : 602 nets have 2 pins
RUN-1001 : 345 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 391 instances, 295 slices, 15 macros(109 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4936, tnet num: 1082, tinst num: 391, tnode num: 6010, tedge num: 8443.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.099487s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (109.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 186984
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959028
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1834): len = 174030, overlap = 72
PHY-3002 : Step(1835): len = 149566, overlap = 72
PHY-3002 : Step(1836): len = 138969, overlap = 72
PHY-3002 : Step(1837): len = 126348, overlap = 72
PHY-3002 : Step(1838): len = 119478, overlap = 72
PHY-3002 : Step(1839): len = 107750, overlap = 72
PHY-3002 : Step(1840): len = 101538, overlap = 72
PHY-3002 : Step(1841): len = 93468.7, overlap = 72
PHY-3002 : Step(1842): len = 88185.3, overlap = 72
PHY-3002 : Step(1843): len = 81682.2, overlap = 65.25
PHY-3002 : Step(1844): len = 77160.2, overlap = 69.75
PHY-3002 : Step(1845): len = 71710, overlap = 69.75
PHY-3002 : Step(1846): len = 67937.6, overlap = 69.75
PHY-3002 : Step(1847): len = 62897.7, overlap = 70.25
PHY-3002 : Step(1848): len = 59829.9, overlap = 70.5
PHY-3002 : Step(1849): len = 55216.9, overlap = 69.25
PHY-3002 : Step(1850): len = 52643.2, overlap = 69
PHY-3002 : Step(1851): len = 48817.5, overlap = 75
PHY-3002 : Step(1852): len = 46539.1, overlap = 75.25
PHY-3002 : Step(1853): len = 43408.3, overlap = 75.75
PHY-3002 : Step(1854): len = 41325.3, overlap = 77.5
PHY-3002 : Step(1855): len = 39086.2, overlap = 78.25
PHY-3002 : Step(1856): len = 37558.6, overlap = 79
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.35001e-06
PHY-3002 : Step(1857): len = 38401.2, overlap = 79.25
PHY-3002 : Step(1858): len = 38397.9, overlap = 66.5
PHY-3002 : Step(1859): len = 37949.6, overlap = 65
PHY-3002 : Step(1860): len = 37450.4, overlap = 65
PHY-3002 : Step(1861): len = 36333.9, overlap = 64
PHY-3002 : Step(1862): len = 35457, overlap = 61.75
PHY-3002 : Step(1863): len = 34139.5, overlap = 62.5
PHY-3002 : Step(1864): len = 32952.5, overlap = 72.5
PHY-3002 : Step(1865): len = 32012.4, overlap = 72.5
PHY-3002 : Step(1866): len = 31511.8, overlap = 72.75
PHY-3002 : Step(1867): len = 31816, overlap = 74.25
PHY-3002 : Step(1868): len = 32237.8, overlap = 74
PHY-3002 : Step(1869): len = 31835.1, overlap = 76.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.70003e-06
PHY-3002 : Step(1870): len = 32422.9, overlap = 76.75
PHY-3002 : Step(1871): len = 32271, overlap = 76.75
PHY-3002 : Step(1872): len = 32778.3, overlap = 72.5
PHY-3002 : Step(1873): len = 33076, overlap = 70
PHY-3002 : Step(1874): len = 33159.9, overlap = 69.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.40006e-06
PHY-3002 : Step(1875): len = 33844.5, overlap = 64.75
PHY-3002 : Step(1876): len = 34033.6, overlap = 57.75
PHY-3002 : Step(1877): len = 34240.8, overlap = 55
PHY-3002 : Step(1878): len = 34286.4, overlap = 56.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009224s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959028
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.02266e-07
PHY-3002 : Step(1879): len = 37579.5, overlap = 21.75
PHY-3002 : Step(1880): len = 37331.5, overlap = 23
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.04533e-07
PHY-3002 : Step(1881): len = 37220.9, overlap = 23
PHY-3002 : Step(1882): len = 37187.5, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.60907e-06
PHY-3002 : Step(1883): len = 37201.9, overlap = 23
PHY-3002 : Step(1884): len = 37201.9, overlap = 23
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959028
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.92575e-06
PHY-3002 : Step(1885): len = 37255.3, overlap = 38
PHY-3002 : Step(1886): len = 37364.6, overlap = 37.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.85151e-06
PHY-3002 : Step(1887): len = 37322.9, overlap = 37.25
PHY-3002 : Step(1888): len = 37321.2, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.56999e-06
PHY-3002 : Step(1889): len = 37512.5, overlap = 36.75
PHY-3002 : Step(1890): len = 37912.9, overlap = 34.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.13997e-06
PHY-3002 : Step(1891): len = 37963.5, overlap = 34.5
PHY-3002 : Step(1892): len = 38015.5, overlap = 34.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.08838e-05
PHY-3002 : Step(1893): len = 38178.7, overlap = 34.25
PHY-3002 : Step(1894): len = 38942.8, overlap = 31.75
PHY-3002 : Step(1895): len = 40021.3, overlap = 27.75
PHY-3002 : Step(1896): len = 40092.1, overlap = 26.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.17676e-05
PHY-3002 : Step(1897): len = 40202.3, overlap = 24.75
PHY-3002 : Step(1898): len = 40202.3, overlap = 24.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.35352e-05
PHY-3002 : Step(1899): len = 40413.1, overlap = 24.5
PHY-3002 : Step(1900): len = 40676.8, overlap = 26.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.07876e-05
PHY-3002 : Step(1901): len = 40956.1, overlap = 26.75
PHY-3002 : Step(1902): len = 41534.4, overlap = 25.75
PHY-3002 : Step(1903): len = 42485.1, overlap = 23.25
PHY-3002 : Step(1904): len = 43154.5, overlap = 21.75
PHY-3002 : Step(1905): len = 43208.9, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.066809s wall, 0.062500s user + 0.109375s system = 0.171875s CPU (257.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959028
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000215825
PHY-3002 : Step(1906): len = 44586.2, overlap = 17
PHY-3002 : Step(1907): len = 44247.8, overlap = 20
PHY-3002 : Step(1908): len = 44225.9, overlap = 19.5
PHY-3002 : Step(1909): len = 44124.9, overlap = 18.5
PHY-3002 : Step(1910): len = 43874.9, overlap = 18.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000431649
PHY-3002 : Step(1911): len = 44055.9, overlap = 17.75
PHY-3002 : Step(1912): len = 44230.7, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000654066
PHY-3002 : Step(1913): len = 44296.8, overlap = 17
PHY-3002 : Step(1914): len = 44539.4, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005237s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 45594.3, Over = 0
PHY-3001 : Spreading special nets. 6 out of 1330 tiles have overflows.
PHY-3001 : 7 instances has been re-located, deltaX = 8, deltaY = 2.
PHY-3001 : Final: Len = 45786.3, Over = 0
RUN-1003 : finish command "place" in  1.990722s wall, 2.578125s user + 2.890625s system = 5.468750s CPU (274.7%)

RUN-1004 : used memory is 462 MB, reserved memory is 432 MB, peak memory is 646 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 383 to 324
PHY-1001 : Pin misalignment score is improved from 324 to 323
PHY-1001 : Pin misalignment score is improved from 323 to 323
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 393 instances
RUN-1001 : 148 mslices, 147 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1084 nets
RUN-1001 : 602 nets have 2 pins
RUN-1001 : 345 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 136208, over cnt = 61(0%), over = 70, worst = 2
PHY-1002 : len = 136408, over cnt = 40(0%), over = 46, worst = 2
PHY-1002 : len = 136224, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 136224, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 131544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.245808s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (101.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 264 to 77
PHY-1001 : End pin swap;  0.029517s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.9%)

PHY-1001 : End global routing;  0.733415s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (110.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.107962s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (115.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 214208, over cnt = 129(0%), over = 129, worst = 1
PHY-1001 : End Routed; 2.936584s wall, 2.734375s user + 0.734375s system = 3.468750s CPU (118.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 211312, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End DR Iter 1; 0.118253s wall, 0.046875s user + 0.109375s system = 0.156250s CPU (132.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 211040, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 2; 0.030259s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (154.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 211240, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.017944s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (87.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 211328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 211328
PHY-1001 : End DR Iter 4; 0.014206s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.128544s wall, 3.812500s user + 0.953125s system = 4.765625s CPU (115.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.980331s wall, 4.734375s user + 0.984375s system = 5.718750s CPU (114.8%)

RUN-1004 : used memory is 464 MB, reserved memory is 434 MB, peak memory is 646 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  581   out of   8640    6.72%
#reg                  396   out of   8640    4.58%
#le                   588
  #lut only           192   out of    588   32.65%
  #reg only             7   out of    588    1.19%
  #lut&reg            389   out of    588   66.16%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4936, tnet num: 1082, tinst num: 391, tnode num: 6010, tedge num: 8443.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 393
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1084, pip num: 12939
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1070 valid insts, and 33803 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.786524s wall, 11.562500s user + 0.359375s system = 11.921875s CPU (667.3%)

RUN-1004 : used memory is 588 MB, reserved memory is 559 MB, peak memory is 650 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1217 better
SYN-1014 : Optimize round 2
SYN-1032 : 1260/454 useful/useless nets, 994/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          852
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                409
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |409    |78     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 28 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 28 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2043/1 useful/useless nets, 1800/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 300 (4.26), #lev = 10 (2.85)
SYN-3001 : Mapper mapped 989 instances into 314 LUTs, name keeping = 46%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 396 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 145 adder to BLE ...
SYN-4008 : Packed 145 adder and 21 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 311 LUT to BLE ...
SYN-4008 : Packed 311 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 324 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (324 nodes)...
SYN-4004 : #1: Packed 252 SEQ (1875 nodes)...
SYN-4004 : #2: Packed 310 SEQ (1703 nodes)...
SYN-4004 : #3: Packed 311 SEQ (802 nodes)...
SYN-4005 : Packed 311 SEQ with LUT/SLICE
SYN-4006 : 106 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 324/536 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  592   out of   8640    6.85%
#reg                  396   out of   8640    4.58%
#le                   600
  #lut only           204   out of    600   34.00%
  #reg only             8   out of    600    1.33%
  #lut&reg            388   out of    600   64.67%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |600   |592   |396   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.981249s wall, 3.671875s user + 0.375000s system = 4.046875s CPU (101.6%)

RUN-1004 : used memory is 469 MB, reserved memory is 439 MB, peak memory is 650 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 165 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 82 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 399 instances
RUN-1001 : 151 mslices, 150 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1092 nets
RUN-1001 : 617 nets have 2 pins
RUN-1001 : 336 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 397 instances, 301 slices, 16 macros(116 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4920, tnet num: 1090, tinst num: 397, tnode num: 5988, tedge num: 8423.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1090 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.093876s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 180890
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1915): len = 161913, overlap = 72
PHY-3002 : Step(1916): len = 152576, overlap = 72
PHY-3002 : Step(1917): len = 137496, overlap = 72
PHY-3002 : Step(1918): len = 129465, overlap = 72
PHY-3002 : Step(1919): len = 118344, overlap = 72
PHY-3002 : Step(1920): len = 111728, overlap = 72
PHY-3002 : Step(1921): len = 103323, overlap = 72
PHY-3002 : Step(1922): len = 97577.9, overlap = 72
PHY-3002 : Step(1923): len = 90260.9, overlap = 72
PHY-3002 : Step(1924): len = 85329.4, overlap = 72
PHY-3002 : Step(1925): len = 78493.4, overlap = 65.25
PHY-3002 : Step(1926): len = 74301.8, overlap = 65.25
PHY-3002 : Step(1927): len = 69073, overlap = 69.75
PHY-3002 : Step(1928): len = 65533.2, overlap = 69.75
PHY-3002 : Step(1929): len = 61175.6, overlap = 70
PHY-3002 : Step(1930): len = 58225.5, overlap = 69.75
PHY-3002 : Step(1931): len = 54656.4, overlap = 71
PHY-3002 : Step(1932): len = 52212.4, overlap = 69
PHY-3002 : Step(1933): len = 49123.9, overlap = 74
PHY-3002 : Step(1934): len = 46920.7, overlap = 74.25
PHY-3002 : Step(1935): len = 44253.3, overlap = 75.75
PHY-3002 : Step(1936): len = 42133.1, overlap = 76.25
PHY-3002 : Step(1937): len = 40221.6, overlap = 77.75
PHY-3002 : Step(1938): len = 38805.2, overlap = 78.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18931e-06
PHY-3002 : Step(1939): len = 39233, overlap = 76.75
PHY-3002 : Step(1940): len = 38764.9, overlap = 66.5
PHY-3002 : Step(1941): len = 38439.8, overlap = 65
PHY-3002 : Step(1942): len = 38075.2, overlap = 67.5
PHY-3002 : Step(1943): len = 37352.2, overlap = 71
PHY-3002 : Step(1944): len = 36594, overlap = 72.5
PHY-3002 : Step(1945): len = 35132, overlap = 76.5
PHY-3002 : Step(1946): len = 34039.6, overlap = 79.5
PHY-3002 : Step(1947): len = 33301.5, overlap = 80.5
PHY-3002 : Step(1948): len = 32908.9, overlap = 81.75
PHY-3002 : Step(1949): len = 32357.6, overlap = 85
PHY-3002 : Step(1950): len = 31749, overlap = 85.5
PHY-3002 : Step(1951): len = 30980.5, overlap = 87.75
PHY-3002 : Step(1952): len = 30412.2, overlap = 89.25
PHY-3002 : Step(1953): len = 29953.5, overlap = 81.5
PHY-3002 : Step(1954): len = 29735.6, overlap = 80.25
PHY-3002 : Step(1955): len = 29559.2, overlap = 80.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.37862e-06
PHY-3002 : Step(1956): len = 30495.4, overlap = 80.25
PHY-3002 : Step(1957): len = 30423.2, overlap = 80
PHY-3002 : Step(1958): len = 30760.7, overlap = 79.75
PHY-3002 : Step(1959): len = 30828.8, overlap = 80.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.75724e-06
PHY-3002 : Step(1960): len = 32126.9, overlap = 75.5
PHY-3002 : Step(1961): len = 32079.8, overlap = 77.5
PHY-3002 : Step(1962): len = 32049.4, overlap = 77.25
PHY-3002 : Step(1963): len = 32017.6, overlap = 77
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.08628e-06
PHY-3002 : Step(1964): len = 33223.6, overlap = 67.5
PHY-3002 : Step(1965): len = 33939.8, overlap = 67.5
PHY-3002 : Step(1966): len = 34315.2, overlap = 64.25
PHY-3002 : Step(1967): len = 34402, overlap = 64
PHY-3002 : Step(1968): len = 34628.4, overlap = 62.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.62395e-05
PHY-3002 : Step(1969): len = 34923.5, overlap = 62.5
PHY-3002 : Step(1970): len = 35246.7, overlap = 62.5
PHY-3002 : Step(1971): len = 35512.8, overlap = 61.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.80903e-05
PHY-3002 : Step(1972): len = 35628.1, overlap = 58.5
PHY-3002 : Step(1973): len = 35991, overlap = 57.5
PHY-3002 : Step(1974): len = 36747.2, overlap = 44
PHY-3002 : Step(1975): len = 36979.8, overlap = 38.75
PHY-3002 : Step(1976): len = 37525.4, overlap = 37.25
PHY-3002 : Step(1977): len = 37551.7, overlap = 41.75
PHY-3002 : Step(1978): len = 37531, overlap = 46
PHY-3002 : Step(1979): len = 37493.5, overlap = 54.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.32198e-05
PHY-3002 : Step(1980): len = 37734.9, overlap = 45.75
PHY-3002 : Step(1981): len = 37878.1, overlap = 38.75
PHY-3002 : Step(1982): len = 37930.6, overlap = 36.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.02503e-05
PHY-3002 : Step(1983): len = 38108.3, overlap = 36.25
PHY-3002 : Step(1984): len = 38305.4, overlap = 35.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024572s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (317.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3462e-06
PHY-3002 : Step(1985): len = 38830.2, overlap = 19
PHY-3002 : Step(1986): len = 38617, overlap = 20.25
PHY-3002 : Step(1987): len = 38169.7, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.6924e-06
PHY-3002 : Step(1988): len = 38142.6, overlap = 20.25
PHY-3002 : Step(1989): len = 38057.7, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.3848e-06
PHY-3002 : Step(1990): len = 38049.3, overlap = 20.25
PHY-3002 : Step(1991): len = 38037.7, overlap = 20.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.68325e-06
PHY-3002 : Step(1992): len = 38108.2, overlap = 36
PHY-3002 : Step(1993): len = 38251.3, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.36651e-06
PHY-3002 : Step(1994): len = 38180.6, overlap = 34.25
PHY-3002 : Step(1995): len = 38180.6, overlap = 34.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.83128e-06
PHY-3002 : Step(1996): len = 38639.8, overlap = 31
PHY-3002 : Step(1997): len = 38953.6, overlap = 30.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.76626e-05
PHY-3002 : Step(1998): len = 39024.8, overlap = 30.75
PHY-3002 : Step(1999): len = 39043.2, overlap = 30.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.12644e-05
PHY-3002 : Step(2000): len = 39457, overlap = 29.75
PHY-3002 : Step(2001): len = 39850.7, overlap = 27.75
PHY-3002 : Step(2002): len = 40638.7, overlap = 25.25
PHY-3002 : Step(2003): len = 40638.7, overlap = 25.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.25289e-05
PHY-3002 : Step(2004): len = 41265.2, overlap = 23.5
PHY-3002 : Step(2005): len = 41734.1, overlap = 23.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031667s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (246.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000258134
PHY-3002 : Step(2006): len = 48001.5, overlap = 14.5
PHY-3002 : Step(2007): len = 45788.7, overlap = 22.25
PHY-3002 : Step(2008): len = 45402, overlap = 18.5
PHY-3002 : Step(2009): len = 45321.8, overlap = 19.25
PHY-3002 : Step(2010): len = 45199.9, overlap = 21.75
PHY-3002 : Step(2011): len = 44984.5, overlap = 20.5
PHY-3002 : Step(2012): len = 44740.9, overlap = 21
PHY-3002 : Step(2013): len = 44649.3, overlap = 20.5
PHY-3002 : Step(2014): len = 44562.5, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000516268
PHY-3002 : Step(2015): len = 44857.6, overlap = 18.75
PHY-3002 : Step(2016): len = 45061.5, overlap = 18.5
PHY-3002 : Step(2017): len = 45138.7, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000951564
PHY-3002 : Step(2018): len = 45316.9, overlap = 18.25
PHY-3002 : Step(2019): len = 45575.9, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004509s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46287.7, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 5.
PHY-3001 : Final: Len = 46511.7, Over = 0
RUN-1003 : finish command "place" in  2.210810s wall, 3.093750s user + 3.265625s system = 6.359375s CPU (287.6%)

RUN-1004 : used memory is 469 MB, reserved memory is 439 MB, peak memory is 650 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 393 to 316
PHY-1001 : Pin misalignment score is improved from 316 to 312
PHY-1001 : Pin misalignment score is improved from 312 to 312
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 399 instances
RUN-1001 : 151 mslices, 150 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1092 nets
RUN-1001 : 617 nets have 2 pins
RUN-1001 : 336 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 126472, over cnt = 51(0%), over = 56, worst = 2
PHY-1002 : len = 126584, over cnt = 41(0%), over = 44, worst = 2
PHY-1002 : len = 126464, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 126432, over cnt = 11(0%), over = 14, worst = 2
PHY-1002 : len = 120544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.234061s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (153.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 266 to 79
PHY-1001 : End pin swap;  0.027694s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.8%)

PHY-1001 : End global routing;  0.670717s wall, 0.781250s user + 0.062500s system = 0.843750s CPU (125.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.126954s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 214208, over cnt = 127(0%), over = 127, worst = 1
PHY-1001 : End Routed; 3.078315s wall, 2.812500s user + 1.015625s system = 3.828125s CPU (124.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 210376, over cnt = 64(0%), over = 64, worst = 1
PHY-1001 : End DR Iter 1; 0.349678s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (102.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 208976, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 2; 0.088400s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (123.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 208856, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.020591s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (227.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 208912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 208912
PHY-1001 : End DR Iter 4; 0.019040s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.625045s wall, 4.296875s user + 1.093750s system = 5.390625s CPU (116.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.405859s wall, 5.203125s user + 1.156250s system = 6.359375s CPU (117.6%)

RUN-1004 : used memory is 470 MB, reserved memory is 441 MB, peak memory is 650 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  592   out of   8640    6.85%
#reg                  396   out of   8640    4.58%
#le                   600
  #lut only           204   out of    600   34.00%
  #reg only             8   out of    600    1.33%
  #lut&reg            388   out of    600   64.67%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4920, tnet num: 1090, tinst num: 397, tnode num: 5988, tedge num: 8423.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1090 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 399
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1092, pip num: 12987
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1062 valid insts, and 34185 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.593128s wall, 9.609375s user + 0.531250s system = 10.140625s CPU (636.5%)

RUN-1004 : used memory is 594 MB, reserved memory is 565 MB, peak memory is 655 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1217 better
SYN-1014 : Optimize round 2
SYN-1032 : 1259/454 useful/useless nets, 994/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          852
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                409
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |409    |78     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 28 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 28 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2041/1 useful/useless nets, 1799/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 300 (4.30), #lev = 12 (2.91)
SYN-3001 : Mapper mapped 989 instances into 314 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 396 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 145 adder to BLE ...
SYN-4008 : Packed 145 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 311 LUT to BLE ...
SYN-4008 : Packed 311 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 267 SEQ (1690 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1521 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 110 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 329/541 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  592   out of   8640    6.85%
#reg                  396   out of   8640    4.58%
#le                   600
  #lut only           204   out of    600   34.00%
  #reg only             8   out of    600    1.33%
  #lut&reg            388   out of    600   64.67%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |600   |592   |396   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.340727s wall, 4.171875s user + 0.546875s system = 4.718750s CPU (108.7%)

RUN-1004 : used memory is 475 MB, reserved memory is 445 MB, peak memory is 655 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 169 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 84 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 41 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 399 instances
RUN-1001 : 151 mslices, 150 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1104 nets
RUN-1001 : 627 nets have 2 pins
RUN-1001 : 337 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 397 instances, 301 slices, 16 macros(116 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4966, tnet num: 1102, tinst num: 397, tnode num: 6044, tedge num: 8489.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1102 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.088858s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (158.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 193254
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2020): len = 162334, overlap = 72
PHY-3002 : Step(2021): len = 141652, overlap = 72
PHY-3002 : Step(2022): len = 132487, overlap = 72
PHY-3002 : Step(2023): len = 118472, overlap = 72
PHY-3002 : Step(2024): len = 111520, overlap = 72
PHY-3002 : Step(2025): len = 101038, overlap = 72
PHY-3002 : Step(2026): len = 95415.8, overlap = 72
PHY-3002 : Step(2027): len = 85918.8, overlap = 72
PHY-3002 : Step(2028): len = 81076.7, overlap = 72
PHY-3002 : Step(2029): len = 74358.8, overlap = 65.25
PHY-3002 : Step(2030): len = 70607.3, overlap = 69.75
PHY-3002 : Step(2031): len = 64528.9, overlap = 70
PHY-3002 : Step(2032): len = 61300.2, overlap = 70.5
PHY-3002 : Step(2033): len = 56387.3, overlap = 69.75
PHY-3002 : Step(2034): len = 53719.1, overlap = 70.25
PHY-3002 : Step(2035): len = 50092.1, overlap = 70.5
PHY-3002 : Step(2036): len = 47998.7, overlap = 70.75
PHY-3002 : Step(2037): len = 45096.7, overlap = 76.5
PHY-3002 : Step(2038): len = 43182.5, overlap = 77
PHY-3002 : Step(2039): len = 41191.1, overlap = 77.25
PHY-3002 : Step(2040): len = 39840.4, overlap = 77.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.85331e-06
PHY-3002 : Step(2041): len = 41561.5, overlap = 69.25
PHY-3002 : Step(2042): len = 42326.7, overlap = 75.25
PHY-3002 : Step(2043): len = 41620.7, overlap = 77.5
PHY-3002 : Step(2044): len = 40623.8, overlap = 75.25
PHY-3002 : Step(2045): len = 39426.1, overlap = 64.25
PHY-3002 : Step(2046): len = 38035.9, overlap = 53.5
PHY-3002 : Step(2047): len = 37114.9, overlap = 52.25
PHY-3002 : Step(2048): len = 36193.1, overlap = 53.75
PHY-3002 : Step(2049): len = 35288.5, overlap = 60.5
PHY-3002 : Step(2050): len = 34301.8, overlap = 62.5
PHY-3002 : Step(2051): len = 33754.4, overlap = 71.25
PHY-3002 : Step(2052): len = 33016.1, overlap = 80
PHY-3002 : Step(2053): len = 32969.4, overlap = 82.5
PHY-3002 : Step(2054): len = 32402.3, overlap = 80.75
PHY-3002 : Step(2055): len = 32126, overlap = 80.5
PHY-3002 : Step(2056): len = 32066.3, overlap = 81
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.70661e-06
PHY-3002 : Step(2057): len = 33150, overlap = 74.25
PHY-3002 : Step(2058): len = 33193.9, overlap = 75.75
PHY-3002 : Step(2059): len = 32990.7, overlap = 75.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.41323e-06
PHY-3002 : Step(2060): len = 33937.2, overlap = 61.75
PHY-3002 : Step(2061): len = 34326.8, overlap = 57
PHY-3002 : Step(2062): len = 34591.1, overlap = 59.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012308s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.51846e-07
PHY-3002 : Step(2063): len = 37269, overlap = 22.5
PHY-3002 : Step(2064): len = 37131.5, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03692e-07
PHY-3002 : Step(2065): len = 37114.5, overlap = 24
PHY-3002 : Step(2066): len = 37114.5, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80738e-06
PHY-3002 : Step(2067): len = 37116.7, overlap = 24
PHY-3002 : Step(2068): len = 37127.5, overlap = 24
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.60889e-06
PHY-3002 : Step(2069): len = 37135.2, overlap = 36.75
PHY-3002 : Step(2070): len = 37135.2, overlap = 36.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01062e-06
PHY-3002 : Step(2071): len = 37226.6, overlap = 35.25
PHY-3002 : Step(2072): len = 37730.4, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.02125e-06
PHY-3002 : Step(2073): len = 37791.5, overlap = 32.25
PHY-3002 : Step(2074): len = 37791.5, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.01951e-06
PHY-3002 : Step(2075): len = 37931.6, overlap = 32.5
PHY-3002 : Step(2076): len = 39176.8, overlap = 30.25
PHY-3002 : Step(2077): len = 39377.6, overlap = 30.25
PHY-3002 : Step(2078): len = 39476.3, overlap = 29.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.8039e-05
PHY-3002 : Step(2079): len = 39557.2, overlap = 29.25
PHY-3002 : Step(2080): len = 39610.4, overlap = 29.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.91807e-05
PHY-3002 : Step(2081): len = 39843.5, overlap = 29
PHY-3002 : Step(2082): len = 40688.9, overlap = 26.5
PHY-3002 : Step(2083): len = 41650.3, overlap = 25.5
PHY-3002 : Step(2084): len = 41874.8, overlap = 25.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.83615e-05
PHY-3002 : Step(2085): len = 41965.3, overlap = 25.5
PHY-3002 : Step(2086): len = 42230.6, overlap = 25.5
PHY-3002 : Step(2087): len = 42698.9, overlap = 23
PHY-3002 : Step(2088): len = 42922.5, overlap = 24.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000116723
PHY-3002 : Step(2089): len = 43395.9, overlap = 23.75
PHY-3002 : Step(2090): len = 43882.9, overlap = 24.5
PHY-3002 : Step(2091): len = 44101.7, overlap = 23.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000233446
PHY-3002 : Step(2092): len = 44277.3, overlap = 22.75
PHY-3002 : Step(2093): len = 44708.1, overlap = 24.5
PHY-3002 : Step(2094): len = 45264.9, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.086661s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (198.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000257216
PHY-3002 : Step(2095): len = 45578.3, overlap = 12
PHY-3002 : Step(2096): len = 44962.5, overlap = 18.25
PHY-3002 : Step(2097): len = 44962.6, overlap = 19
PHY-3002 : Step(2098): len = 44916, overlap = 18.5
PHY-3002 : Step(2099): len = 44763.7, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000514432
PHY-3002 : Step(2100): len = 44959.2, overlap = 19
PHY-3002 : Step(2101): len = 45030.4, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000869456
PHY-3002 : Step(2102): len = 45065.1, overlap = 17.75
PHY-3002 : Step(2103): len = 45270.8, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004362s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46157.4, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 46301.4, Over = 0
RUN-1003 : finish command "place" in  1.967190s wall, 2.718750s user + 2.609375s system = 5.328125s CPU (270.8%)

RUN-1004 : used memory is 475 MB, reserved memory is 445 MB, peak memory is 655 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 400 to 313
PHY-1001 : Pin misalignment score is improved from 313 to 312
PHY-1001 : Pin misalignment score is improved from 312 to 312
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 399 instances
RUN-1001 : 151 mslices, 150 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1104 nets
RUN-1001 : 627 nets have 2 pins
RUN-1001 : 337 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 125528, over cnt = 54(0%), over = 68, worst = 2
PHY-1002 : len = 125768, over cnt = 31(0%), over = 40, worst = 2
PHY-1002 : len = 125832, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 122920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.226908s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (179.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 254 to 77
PHY-1001 : End pin swap;  0.027030s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.6%)

PHY-1001 : End global routing;  0.666139s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (129.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.146115s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (106.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 211760, over cnt = 92(0%), over = 92, worst = 1
PHY-1001 : End Routed; 3.010120s wall, 2.765625s user + 1.015625s system = 3.781250s CPU (125.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 209464, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 1; 0.198522s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (125.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 208512, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 2; 0.107714s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (145.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 208440, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.058417s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (133.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 208480, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 208480
PHY-1001 : End DR Iter 4; 0.025666s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (182.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.460600s wall, 4.250000s user + 1.187500s system = 5.437500s CPU (121.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.242038s wall, 5.203125s user + 1.234375s system = 6.437500s CPU (122.8%)

RUN-1004 : used memory is 474 MB, reserved memory is 445 MB, peak memory is 655 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  592   out of   8640    6.85%
#reg                  396   out of   8640    4.58%
#le                   600
  #lut only           204   out of    600   34.00%
  #reg only             8   out of    600    1.33%
  #lut&reg            388   out of    600   64.67%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4966, tnet num: 1102, tinst num: 397, tnode num: 6044, tedge num: 8489.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1102 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 399
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1104, pip num: 12911
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1074 valid insts, and 33885 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.701195s wall, 10.781250s user + 0.562500s system = 11.343750s CPU (666.8%)

RUN-1004 : used memory is 599 MB, reserved memory is 570 MB, peak memory is 662 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: 'trigger_read_address' is not a constant in zaklad.v(478)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1012)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '<=' in zaklad.v(478)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1012)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: 'trigger_read_address' is not a constant in zaklad.v(478)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1012)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: 'trigger_read_address' is not a constant in zaklad.v(478)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1012)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: 'trigger_read_address' is not a constant in zaklad.v(478)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1012)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '=' in zaklad.v(480)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in zaklad.v(480)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1014)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: concurrent assignment to a non-net 'ad' is not permitted in zaklad.v(480)
HDL-8007 ERROR: cannot assign to memory 'ad' directly in zaklad.v(480)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in zaklad.v(480)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1014)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '<=' in zaklad.v(480)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in zaklad.v(480)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1014)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: cannot assign to memory 'ad' directly in zaklad.v(400)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in zaklad.v(400)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in zaklad.v(400)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1015)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: cannot assign to memory 'ad' directly in zaklad.v(403)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in zaklad.v(403)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in zaklad.v(403)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1017)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: cannot assign to memory 'ad' directly in zaklad.v(403)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in zaklad.v(403)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in zaklad.v(403)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1017)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: cannot assign to memory 'ad' directly in zaklad.v(400)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in zaklad.v(400)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in zaklad.v(400)
HDL-8007 ERROR: 'clk' is not declared in zaklad.v(482)
HDL-8007 ERROR: cannot assign to memory 'ad' directly in zaklad.v(485)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in zaklad.v(485)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in zaklad.v(485)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1019)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: cannot assign to memory 'ad' directly in zaklad.v(400)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in zaklad.v(400)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in zaklad.v(400)
HDL-8007 ERROR: 'clk' is not declared in zaklad.v(482)
HDL-8007 ERROR: cannot assign to memory 'ad' directly in zaklad.v(485)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in zaklad.v(485)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in zaklad.v(485)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1019)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: identifier 'ad' is used before its declaration in zaklad.v(400)
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '<=' in zaklad.v(482)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in zaklad.v(482)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1022)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '=' in zaklad.v(482)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in zaklad.v(482)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1022)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: identifier 'ad' is used before its declaration in zaklad.v(400)
HDL-8007 ERROR: concurrent assignment to a non-net 'ad' is not permitted in zaklad.v(482)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1022)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: identifier 'ad' is used before its declaration in zaklad.v(400)
HDL-8007 ERROR: 'clk' is not declared in zaklad.v(483)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1021)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: identifier 'ad' is used before its declaration in zaklad.v(400)
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: identifier 'ad' is used before its declaration in zaklad.v(400)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-8007 ERROR: net 'total_samples[12]' is constantly driven from multiple places in zaklad.v(487)
HDL-8007 ERROR: another driver from here in zaklad.v(902)
HDL-1007 : module 'fnirsi_1013D' remains a black box, due to errors in its contents in zaklad.v(66)
HDL-8007 ERROR: fnirsi_1013D is a black box in zaklad.v(66)
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: identifier 'ad' is used before its declaration in zaklad.v(400)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: identifier 'ad' is used before its declaration in zaklad.v(400)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1217 better
SYN-1014 : Optimize round 2
SYN-1032 : 1259/454 useful/useless nets, 994/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          852
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                409
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |409    |78     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 28 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 28 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2041/1 useful/useless nets, 1799/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 300 (4.30), #lev = 12 (2.91)
SYN-3001 : Mapper mapped 989 instances into 314 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 396 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 145 adder to BLE ...
SYN-4008 : Packed 145 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 311 LUT to BLE ...
SYN-4008 : Packed 311 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 267 SEQ (1690 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1521 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 110 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 329/541 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  592   out of   8640    6.85%
#reg                  396   out of   8640    4.58%
#le                   600
  #lut only           204   out of    600   34.00%
  #reg only             8   out of    600    1.33%
  #lut&reg            388   out of    600   64.67%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |600   |592   |396   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.861934s wall, 4.593750s user + 0.468750s system = 5.062500s CPU (104.1%)

RUN-1004 : used memory is 479 MB, reserved memory is 449 MB, peak memory is 662 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 169 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 84 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 41 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 399 instances
RUN-1001 : 151 mslices, 150 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1104 nets
RUN-1001 : 627 nets have 2 pins
RUN-1001 : 337 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 397 instances, 301 slices, 16 macros(116 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4966, tnet num: 1102, tinst num: 397, tnode num: 6044, tedge num: 8489.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1102 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.086086s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (127.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 193254
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2104): len = 162334, overlap = 72
PHY-3002 : Step(2105): len = 141652, overlap = 72
PHY-3002 : Step(2106): len = 132487, overlap = 72
PHY-3002 : Step(2107): len = 118472, overlap = 72
PHY-3002 : Step(2108): len = 111520, overlap = 72
PHY-3002 : Step(2109): len = 101038, overlap = 72
PHY-3002 : Step(2110): len = 95415.8, overlap = 72
PHY-3002 : Step(2111): len = 85918.8, overlap = 72
PHY-3002 : Step(2112): len = 81076.7, overlap = 72
PHY-3002 : Step(2113): len = 74358.8, overlap = 65.25
PHY-3002 : Step(2114): len = 70607.3, overlap = 69.75
PHY-3002 : Step(2115): len = 64528.9, overlap = 70
PHY-3002 : Step(2116): len = 61300.2, overlap = 70.5
PHY-3002 : Step(2117): len = 56387.3, overlap = 69.75
PHY-3002 : Step(2118): len = 53719.1, overlap = 70.25
PHY-3002 : Step(2119): len = 50092.1, overlap = 70.5
PHY-3002 : Step(2120): len = 47998.7, overlap = 70.75
PHY-3002 : Step(2121): len = 45096.7, overlap = 76.5
PHY-3002 : Step(2122): len = 43182.5, overlap = 77
PHY-3002 : Step(2123): len = 41191.1, overlap = 77.25
PHY-3002 : Step(2124): len = 39840.4, overlap = 77.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.85331e-06
PHY-3002 : Step(2125): len = 41561.5, overlap = 69.25
PHY-3002 : Step(2126): len = 42326.7, overlap = 75.25
PHY-3002 : Step(2127): len = 41620.7, overlap = 77.5
PHY-3002 : Step(2128): len = 40623.8, overlap = 75.25
PHY-3002 : Step(2129): len = 39426.1, overlap = 64.25
PHY-3002 : Step(2130): len = 38035.9, overlap = 53.5
PHY-3002 : Step(2131): len = 37114.9, overlap = 52.25
PHY-3002 : Step(2132): len = 36193.1, overlap = 53.75
PHY-3002 : Step(2133): len = 35288.5, overlap = 60.5
PHY-3002 : Step(2134): len = 34301.8, overlap = 62.5
PHY-3002 : Step(2135): len = 33754.4, overlap = 71.25
PHY-3002 : Step(2136): len = 33016.1, overlap = 80
PHY-3002 : Step(2137): len = 32969.4, overlap = 82.5
PHY-3002 : Step(2138): len = 32402.3, overlap = 80.75
PHY-3002 : Step(2139): len = 32126, overlap = 80.5
PHY-3002 : Step(2140): len = 32066.3, overlap = 81
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.70661e-06
PHY-3002 : Step(2141): len = 33150, overlap = 74.25
PHY-3002 : Step(2142): len = 33193.9, overlap = 75.75
PHY-3002 : Step(2143): len = 32990.7, overlap = 75.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.41323e-06
PHY-3002 : Step(2144): len = 33937.2, overlap = 61.75
PHY-3002 : Step(2145): len = 34326.8, overlap = 57
PHY-3002 : Step(2146): len = 34591.1, overlap = 59.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014030s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (445.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.51846e-07
PHY-3002 : Step(2147): len = 37269, overlap = 22.5
PHY-3002 : Step(2148): len = 37131.5, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03692e-07
PHY-3002 : Step(2149): len = 37114.5, overlap = 24
PHY-3002 : Step(2150): len = 37114.5, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80738e-06
PHY-3002 : Step(2151): len = 37116.7, overlap = 24
PHY-3002 : Step(2152): len = 37127.5, overlap = 24
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.60889e-06
PHY-3002 : Step(2153): len = 37135.2, overlap = 36.75
PHY-3002 : Step(2154): len = 37135.2, overlap = 36.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01062e-06
PHY-3002 : Step(2155): len = 37226.6, overlap = 35.25
PHY-3002 : Step(2156): len = 37730.4, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.02125e-06
PHY-3002 : Step(2157): len = 37791.5, overlap = 32.25
PHY-3002 : Step(2158): len = 37791.5, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.01951e-06
PHY-3002 : Step(2159): len = 37931.6, overlap = 32.5
PHY-3002 : Step(2160): len = 39176.8, overlap = 30.25
PHY-3002 : Step(2161): len = 39377.6, overlap = 30.25
PHY-3002 : Step(2162): len = 39476.3, overlap = 29.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.8039e-05
PHY-3002 : Step(2163): len = 39557.2, overlap = 29.25
PHY-3002 : Step(2164): len = 39610.4, overlap = 29.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.91807e-05
PHY-3002 : Step(2165): len = 39843.5, overlap = 29
PHY-3002 : Step(2166): len = 40688.9, overlap = 26.5
PHY-3002 : Step(2167): len = 41650.3, overlap = 25.5
PHY-3002 : Step(2168): len = 41874.8, overlap = 25.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.83615e-05
PHY-3002 : Step(2169): len = 41965.3, overlap = 25.5
PHY-3002 : Step(2170): len = 42230.6, overlap = 25.5
PHY-3002 : Step(2171): len = 42698.9, overlap = 23
PHY-3002 : Step(2172): len = 42922.5, overlap = 24.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000116723
PHY-3002 : Step(2173): len = 43395.9, overlap = 23.75
PHY-3002 : Step(2174): len = 43882.9, overlap = 24.5
PHY-3002 : Step(2175): len = 44101.7, overlap = 23.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000233446
PHY-3002 : Step(2176): len = 44277.3, overlap = 22.75
PHY-3002 : Step(2177): len = 44708.1, overlap = 24.5
PHY-3002 : Step(2178): len = 45264.9, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.087966s wall, 0.109375s user + 0.140625s system = 0.250000s CPU (284.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000257216
PHY-3002 : Step(2179): len = 45578.3, overlap = 12
PHY-3002 : Step(2180): len = 44962.5, overlap = 18.25
PHY-3002 : Step(2181): len = 44962.6, overlap = 19
PHY-3002 : Step(2182): len = 44916, overlap = 18.5
PHY-3002 : Step(2183): len = 44763.7, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000514432
PHY-3002 : Step(2184): len = 44959.2, overlap = 19
PHY-3002 : Step(2185): len = 45030.4, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000869456
PHY-3002 : Step(2186): len = 45065.1, overlap = 17.75
PHY-3002 : Step(2187): len = 45270.8, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004461s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (350.2%)

PHY-3001 : Legalized: Len = 46157.4, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 46301.4, Over = 0
RUN-1003 : finish command "place" in  1.862291s wall, 2.750000s user + 2.468750s system = 5.218750s CPU (280.2%)

RUN-1004 : used memory is 479 MB, reserved memory is 449 MB, peak memory is 662 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 400 to 313
PHY-1001 : Pin misalignment score is improved from 313 to 312
PHY-1001 : Pin misalignment score is improved from 312 to 312
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 399 instances
RUN-1001 : 151 mslices, 150 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1104 nets
RUN-1001 : 627 nets have 2 pins
RUN-1001 : 337 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 125528, over cnt = 54(0%), over = 68, worst = 2
PHY-1002 : len = 125768, over cnt = 31(0%), over = 40, worst = 2
PHY-1002 : len = 125832, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 122920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.227487s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (123.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 254 to 77
PHY-1001 : End pin swap;  0.026523s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.8%)

PHY-1001 : End global routing;  0.660217s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (116.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.142033s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 211760, over cnt = 92(0%), over = 92, worst = 1
PHY-1001 : End Routed; 2.937569s wall, 2.593750s user + 1.046875s system = 3.640625s CPU (123.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 209464, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 1; 0.212571s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (147.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 208512, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 2; 0.114199s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (123.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 208440, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.056459s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (110.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 208480, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 208480
PHY-1001 : End DR Iter 4; 0.024053s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (65.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.362151s wall, 4.109375s user + 1.265625s system = 5.375000s CPU (123.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.128943s wall, 4.921875s user + 1.343750s system = 6.265625s CPU (122.2%)

RUN-1004 : used memory is 479 MB, reserved memory is 450 MB, peak memory is 662 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  592   out of   8640    6.85%
#reg                  396   out of   8640    4.58%
#le                   600
  #lut only           204   out of    600   34.00%
  #reg only             8   out of    600    1.33%
  #lut&reg            388   out of    600   64.67%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4966, tnet num: 1102, tinst num: 397, tnode num: 6044, tedge num: 8489.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1102 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 399
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1104, pip num: 12911
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1074 valid insts, and 33885 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.539694s wall, 10.203125s user + 0.312500s system = 10.515625s CPU (683.0%)

RUN-1004 : used memory is 604 MB, reserved memory is 576 MB, peak memory is 664 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1217 better
SYN-1014 : Optimize round 2
SYN-1032 : 1259/454 useful/useless nets, 994/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          852
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                409
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |409    |78     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 28 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 28 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2041/1 useful/useless nets, 1799/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 300 (4.30), #lev = 12 (2.91)
SYN-3001 : Mapper mapped 989 instances into 314 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 396 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 145 adder to BLE ...
SYN-4008 : Packed 145 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 311 LUT to BLE ...
SYN-4008 : Packed 311 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 267 SEQ (1690 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1521 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 110 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 329/541 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  592   out of   8640    6.85%
#reg                  396   out of   8640    4.58%
#le                   600
  #lut only           204   out of    600   34.00%
  #reg only             8   out of    600    1.33%
  #lut&reg            388   out of    600   64.67%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |600   |592   |396   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.292357s wall, 4.218750s user + 0.625000s system = 4.843750s CPU (112.8%)

RUN-1004 : used memory is 484 MB, reserved memory is 455 MB, peak memory is 664 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 169 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 84 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 41 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 399 instances
RUN-1001 : 151 mslices, 150 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1104 nets
RUN-1001 : 627 nets have 2 pins
RUN-1001 : 337 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 397 instances, 301 slices, 16 macros(116 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4966, tnet num: 1102, tinst num: 397, tnode num: 6044, tedge num: 8489.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1102 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.106754s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (117.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 193254
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2188): len = 162334, overlap = 72
PHY-3002 : Step(2189): len = 141652, overlap = 72
PHY-3002 : Step(2190): len = 132487, overlap = 72
PHY-3002 : Step(2191): len = 118472, overlap = 72
PHY-3002 : Step(2192): len = 111520, overlap = 72
PHY-3002 : Step(2193): len = 101038, overlap = 72
PHY-3002 : Step(2194): len = 95415.8, overlap = 72
PHY-3002 : Step(2195): len = 85918.8, overlap = 72
PHY-3002 : Step(2196): len = 81076.7, overlap = 72
PHY-3002 : Step(2197): len = 74358.8, overlap = 65.25
PHY-3002 : Step(2198): len = 70607.3, overlap = 69.75
PHY-3002 : Step(2199): len = 64528.9, overlap = 70
PHY-3002 : Step(2200): len = 61300.2, overlap = 70.5
PHY-3002 : Step(2201): len = 56387.3, overlap = 69.75
PHY-3002 : Step(2202): len = 53719.1, overlap = 70.25
PHY-3002 : Step(2203): len = 50092.1, overlap = 70.5
PHY-3002 : Step(2204): len = 47998.7, overlap = 70.75
PHY-3002 : Step(2205): len = 45096.7, overlap = 76.5
PHY-3002 : Step(2206): len = 43182.5, overlap = 77
PHY-3002 : Step(2207): len = 41191.1, overlap = 77.25
PHY-3002 : Step(2208): len = 39840.4, overlap = 77.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.85331e-06
PHY-3002 : Step(2209): len = 41561.5, overlap = 69.25
PHY-3002 : Step(2210): len = 42326.7, overlap = 75.25
PHY-3002 : Step(2211): len = 41620.7, overlap = 77.5
PHY-3002 : Step(2212): len = 40623.8, overlap = 75.25
PHY-3002 : Step(2213): len = 39426.1, overlap = 64.25
PHY-3002 : Step(2214): len = 38035.9, overlap = 53.5
PHY-3002 : Step(2215): len = 37114.9, overlap = 52.25
PHY-3002 : Step(2216): len = 36193.1, overlap = 53.75
PHY-3002 : Step(2217): len = 35288.5, overlap = 60.5
PHY-3002 : Step(2218): len = 34301.8, overlap = 62.5
PHY-3002 : Step(2219): len = 33754.4, overlap = 71.25
PHY-3002 : Step(2220): len = 33016.1, overlap = 80
PHY-3002 : Step(2221): len = 32969.4, overlap = 82.5
PHY-3002 : Step(2222): len = 32402.3, overlap = 80.75
PHY-3002 : Step(2223): len = 32126, overlap = 80.5
PHY-3002 : Step(2224): len = 32066.3, overlap = 81
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.70661e-06
PHY-3002 : Step(2225): len = 33150, overlap = 74.25
PHY-3002 : Step(2226): len = 33193.9, overlap = 75.75
PHY-3002 : Step(2227): len = 32990.7, overlap = 75.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.41323e-06
PHY-3002 : Step(2228): len = 33937.2, overlap = 61.75
PHY-3002 : Step(2229): len = 34326.8, overlap = 57
PHY-3002 : Step(2230): len = 34591.1, overlap = 59.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012045s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (259.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.51846e-07
PHY-3002 : Step(2231): len = 37269, overlap = 22.5
PHY-3002 : Step(2232): len = 37131.5, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03692e-07
PHY-3002 : Step(2233): len = 37114.5, overlap = 24
PHY-3002 : Step(2234): len = 37114.5, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80738e-06
PHY-3002 : Step(2235): len = 37116.7, overlap = 24
PHY-3002 : Step(2236): len = 37127.5, overlap = 24
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.60889e-06
PHY-3002 : Step(2237): len = 37135.2, overlap = 36.75
PHY-3002 : Step(2238): len = 37135.2, overlap = 36.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01062e-06
PHY-3002 : Step(2239): len = 37226.6, overlap = 35.25
PHY-3002 : Step(2240): len = 37730.4, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.02125e-06
PHY-3002 : Step(2241): len = 37791.5, overlap = 32.25
PHY-3002 : Step(2242): len = 37791.5, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.01951e-06
PHY-3002 : Step(2243): len = 37931.6, overlap = 32.5
PHY-3002 : Step(2244): len = 39176.8, overlap = 30.25
PHY-3002 : Step(2245): len = 39377.6, overlap = 30.25
PHY-3002 : Step(2246): len = 39476.3, overlap = 29.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.8039e-05
PHY-3002 : Step(2247): len = 39557.2, overlap = 29.25
PHY-3002 : Step(2248): len = 39610.4, overlap = 29.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.91807e-05
PHY-3002 : Step(2249): len = 39843.5, overlap = 29
PHY-3002 : Step(2250): len = 40688.9, overlap = 26.5
PHY-3002 : Step(2251): len = 41650.3, overlap = 25.5
PHY-3002 : Step(2252): len = 41874.8, overlap = 25.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.83615e-05
PHY-3002 : Step(2253): len = 41965.3, overlap = 25.5
PHY-3002 : Step(2254): len = 42230.6, overlap = 25.5
PHY-3002 : Step(2255): len = 42698.9, overlap = 23
PHY-3002 : Step(2256): len = 42922.5, overlap = 24.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000116723
PHY-3002 : Step(2257): len = 43395.9, overlap = 23.75
PHY-3002 : Step(2258): len = 43882.9, overlap = 24.5
PHY-3002 : Step(2259): len = 44101.7, overlap = 23.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000233446
PHY-3002 : Step(2260): len = 44277.3, overlap = 22.75
PHY-3002 : Step(2261): len = 44708.1, overlap = 24.5
PHY-3002 : Step(2262): len = 45264.9, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.085501s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (201.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000257216
PHY-3002 : Step(2263): len = 45578.3, overlap = 12
PHY-3002 : Step(2264): len = 44962.5, overlap = 18.25
PHY-3002 : Step(2265): len = 44962.6, overlap = 19
PHY-3002 : Step(2266): len = 44916, overlap = 18.5
PHY-3002 : Step(2267): len = 44763.7, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000514432
PHY-3002 : Step(2268): len = 44959.2, overlap = 19
PHY-3002 : Step(2269): len = 45030.4, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000869456
PHY-3002 : Step(2270): len = 45065.1, overlap = 17.75
PHY-3002 : Step(2271): len = 45270.8, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004431s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46157.4, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 46301.4, Over = 0
RUN-1003 : finish command "place" in  1.992752s wall, 2.875000s user + 2.562500s system = 5.437500s CPU (272.9%)

RUN-1004 : used memory is 484 MB, reserved memory is 455 MB, peak memory is 664 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 400 to 313
PHY-1001 : Pin misalignment score is improved from 313 to 312
PHY-1001 : Pin misalignment score is improved from 312 to 312
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 399 instances
RUN-1001 : 151 mslices, 150 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1104 nets
RUN-1001 : 627 nets have 2 pins
RUN-1001 : 337 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 125528, over cnt = 54(0%), over = 68, worst = 2
PHY-1002 : len = 125768, over cnt = 31(0%), over = 40, worst = 2
PHY-1002 : len = 125832, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 122920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.229512s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (108.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 254 to 77
PHY-1001 : End pin swap;  0.026536s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.8%)

PHY-1001 : End global routing;  0.661363s wall, 0.671875s user + 0.062500s system = 0.734375s CPU (111.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.142509s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 211760, over cnt = 92(0%), over = 92, worst = 1
PHY-1001 : End Routed; 2.946996s wall, 2.765625s user + 1.000000s system = 3.765625s CPU (127.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 209464, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 1; 0.194492s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (96.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 208512, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 2; 0.106262s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (88.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 208440, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.058909s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (79.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 208480, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 208480
PHY-1001 : End DR Iter 4; 0.025656s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.344148s wall, 4.093750s user + 1.093750s system = 5.187500s CPU (119.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.112296s wall, 4.921875s user + 1.171875s system = 6.093750s CPU (119.2%)

RUN-1004 : used memory is 485 MB, reserved memory is 456 MB, peak memory is 664 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  592   out of   8640    6.85%
#reg                  396   out of   8640    4.58%
#le                   600
  #lut only           204   out of    600   34.00%
  #reg only             8   out of    600    1.33%
  #lut&reg            388   out of    600   64.67%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4966, tnet num: 1102, tinst num: 397, tnode num: 6044, tedge num: 8489.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1102 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 399
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1104, pip num: 12911
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1074 valid insts, and 33885 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.455437s wall, 9.609375s user + 0.359375s system = 9.968750s CPU (684.9%)

RUN-1004 : used memory is 607 MB, reserved memory is 578 MB, peak memory is 670 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: procedural assignment to a non-register 'ps' is not permitted in zaklad.v(484)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1019)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-8007 ERROR: net 'ps[12]' is constantly driven from multiple places in zaklad.v(206)
HDL-8007 ERROR: another driver from here in zaklad.v(481)
HDL-1007 : module 'fnirsi_1013D' remains a black box, due to errors in its contents in zaklad.v(66)
HDL-8007 ERROR: fnirsi_1013D is a black box in zaklad.v(66)
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 193 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1222 better
SYN-1014 : Optimize round 2
SYN-1032 : 1247/454 useful/useless nets, 1003/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          865
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                422
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |422    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1994/1 useful/useless nets, 1773/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 300 (4.27), #lev = 12 (2.77)
SYN-3001 : Mapper mapped 977 instances into 314 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 409 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 311 LUT to BLE ...
SYN-4008 : Packed 311 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 324 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (324 nodes)...
SYN-4004 : #1: Packed 261 SEQ (1638 nodes)...
SYN-4004 : #2: Packed 310 SEQ (1457 nodes)...
SYN-4004 : #3: Packed 311 SEQ (802 nodes)...
SYN-4005 : Packed 311 SEQ with LUT/SLICE
SYN-4006 : 92 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 324/526 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  573   out of   8640    6.63%
#reg                  409   out of   8640    4.73%
#le                   584
  #lut only           175   out of    584   29.97%
  #reg only            11   out of    584    1.88%
  #lut&reg            398   out of    584   68.15%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |584   |573   |409   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.959711s wall, 3.593750s user + 0.578125s system = 4.171875s CPU (105.4%)

RUN-1004 : used memory is 488 MB, reserved memory is 459 MB, peak memory is 670 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 165 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 88 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 41 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 391 instances
RUN-1001 : 146 mslices, 147 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1060 nets
RUN-1001 : 574 nets have 2 pins
RUN-1001 : 350 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 389 instances, 293 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4864, tnet num: 1058, tinst num: 389, tnode num: 5942, tedge num: 8308.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.091239s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (137.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 196734
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2272): len = 181999, overlap = 72
PHY-3002 : Step(2273): len = 169345, overlap = 72
PHY-3002 : Step(2274): len = 159803, overlap = 72
PHY-3002 : Step(2275): len = 148949, overlap = 72
PHY-3002 : Step(2276): len = 140713, overlap = 72
PHY-3002 : Step(2277): len = 130664, overlap = 72
PHY-3002 : Step(2278): len = 123493, overlap = 72
PHY-3002 : Step(2279): len = 114149, overlap = 72
PHY-3002 : Step(2280): len = 107919, overlap = 72
PHY-3002 : Step(2281): len = 99066.4, overlap = 72
PHY-3002 : Step(2282): len = 93452.9, overlap = 65.25
PHY-3002 : Step(2283): len = 86140, overlap = 67.5
PHY-3002 : Step(2284): len = 81291.8, overlap = 67.5
PHY-3002 : Step(2285): len = 75527.4, overlap = 69.75
PHY-3002 : Step(2286): len = 71333.9, overlap = 69.75
PHY-3002 : Step(2287): len = 66469, overlap = 69.75
PHY-3002 : Step(2288): len = 62728.7, overlap = 67.5
PHY-3002 : Step(2289): len = 58580.7, overlap = 68.5
PHY-3002 : Step(2290): len = 55160.8, overlap = 69.75
PHY-3002 : Step(2291): len = 51690.3, overlap = 74.25
PHY-3002 : Step(2292): len = 48525.9, overlap = 74.5
PHY-3002 : Step(2293): len = 45686.6, overlap = 74.75
PHY-3002 : Step(2294): len = 43247.3, overlap = 77
PHY-3002 : Step(2295): len = 41107.3, overlap = 77.25
PHY-3002 : Step(2296): len = 38938.8, overlap = 79.5
PHY-3002 : Step(2297): len = 36886.4, overlap = 81.75
PHY-3002 : Step(2298): len = 35221.7, overlap = 83
PHY-3002 : Step(2299): len = 33528, overlap = 85.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08854e-06
PHY-3002 : Step(2300): len = 33115.2, overlap = 77.25
PHY-3002 : Step(2301): len = 33630.8, overlap = 75.5
PHY-3002 : Step(2302): len = 33355.8, overlap = 80.25
PHY-3002 : Step(2303): len = 33179.9, overlap = 80.25
PHY-3002 : Step(2304): len = 32755.4, overlap = 80.25
PHY-3002 : Step(2305): len = 31781.4, overlap = 84
PHY-3002 : Step(2306): len = 31156.6, overlap = 82
PHY-3002 : Step(2307): len = 30494.3, overlap = 85.5
PHY-3002 : Step(2308): len = 29927.8, overlap = 84.25
PHY-3002 : Step(2309): len = 29831.2, overlap = 82.75
PHY-3002 : Step(2310): len = 29721.6, overlap = 81.5
PHY-3002 : Step(2311): len = 29479.8, overlap = 82
PHY-3002 : Step(2312): len = 29038.8, overlap = 82.75
PHY-3002 : Step(2313): len = 29105.4, overlap = 83
PHY-3002 : Step(2314): len = 29395.1, overlap = 81.75
PHY-3002 : Step(2315): len = 29440.4, overlap = 78
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17707e-06
PHY-3002 : Step(2316): len = 30111.7, overlap = 75.75
PHY-3002 : Step(2317): len = 29996.8, overlap = 75.75
PHY-3002 : Step(2318): len = 30161.4, overlap = 76.5
PHY-3002 : Step(2319): len = 30324.3, overlap = 78.5
PHY-3002 : Step(2320): len = 30371.3, overlap = 68.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.35415e-06
PHY-3002 : Step(2321): len = 31168.2, overlap = 63.25
PHY-3002 : Step(2322): len = 31526.6, overlap = 63
PHY-3002 : Step(2323): len = 31788.4, overlap = 62.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004407s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (709.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.70595e-07
PHY-3002 : Step(2324): len = 36268.5, overlap = 20.5
PHY-3002 : Step(2325): len = 36268.5, overlap = 20.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.41191e-07
PHY-3002 : Step(2326): len = 36198.9, overlap = 20.5
PHY-3002 : Step(2327): len = 36119.6, overlap = 21.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.48238e-06
PHY-3002 : Step(2328): len = 36033.7, overlap = 21.5
PHY-3002 : Step(2329): len = 36033.7, overlap = 21.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.96476e-06
PHY-3002 : Step(2330): len = 36441.8, overlap = 20
PHY-3002 : Step(2331): len = 36740, overlap = 18.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.52883e-06
PHY-3002 : Step(2332): len = 36605.1, overlap = 31.5
PHY-3002 : Step(2333): len = 36645, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.7085e-06
PHY-3002 : Step(2334): len = 36826.3, overlap = 31
PHY-3002 : Step(2335): len = 36936.5, overlap = 31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.1865e-05
PHY-3002 : Step(2336): len = 37047.9, overlap = 31.25
PHY-3002 : Step(2337): len = 37598.1, overlap = 29.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.12248e-05
PHY-3002 : Step(2338): len = 37701.2, overlap = 29.25
PHY-3002 : Step(2339): len = 38334.5, overlap = 28
PHY-3002 : Step(2340): len = 39353.7, overlap = 26.75
PHY-3002 : Step(2341): len = 39533.8, overlap = 26
PHY-3002 : Step(2342): len = 39235.5, overlap = 26.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.24496e-05
PHY-3002 : Step(2343): len = 39775.8, overlap = 24.25
PHY-3002 : Step(2344): len = 40008.3, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033737s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (231.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000222049
PHY-3002 : Step(2345): len = 44119.8, overlap = 16.5
PHY-3002 : Step(2346): len = 43514.6, overlap = 18
PHY-3002 : Step(2347): len = 43602.5, overlap = 17.25
PHY-3002 : Step(2348): len = 43522.4, overlap = 18.5
PHY-3002 : Step(2349): len = 43282.6, overlap = 18.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000444099
PHY-3002 : Step(2350): len = 43576.6, overlap = 18.5
PHY-3002 : Step(2351): len = 43838.9, overlap = 18.25
PHY-3002 : Step(2352): len = 43920.4, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000870843
PHY-3002 : Step(2353): len = 44113.4, overlap = 17
PHY-3002 : Step(2354): len = 44231.4, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004443s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 44709.5, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 1.
PHY-3001 : Final: Len = 44797.3, Over = 0
RUN-1003 : finish command "place" in  1.747715s wall, 2.703125s user + 2.625000s system = 5.328125s CPU (304.9%)

RUN-1004 : used memory is 488 MB, reserved memory is 459 MB, peak memory is 670 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 414 to 335
PHY-1001 : Pin misalignment score is improved from 335 to 327
PHY-1001 : Pin misalignment score is improved from 327 to 327
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 391 instances
RUN-1001 : 146 mslices, 147 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1060 nets
RUN-1001 : 574 nets have 2 pins
RUN-1001 : 350 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 126296, over cnt = 59(0%), over = 74, worst = 2
PHY-1002 : len = 126464, over cnt = 41(0%), over = 53, worst = 2
PHY-1002 : len = 126264, over cnt = 20(0%), over = 28, worst = 2
PHY-1002 : len = 118144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.233395s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (107.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 265 to 56
PHY-1001 : End pin swap;  0.028461s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.8%)

PHY-1001 : End global routing;  0.659205s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (111.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.133419s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (128.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 209536, over cnt = 121(0%), over = 121, worst = 1
PHY-1001 : End Routed; 3.477493s wall, 3.406250s user + 0.828125s system = 4.234375s CPU (121.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 203560, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 1; 0.506734s wall, 0.562500s user + 0.062500s system = 0.625000s CPU (123.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 203120, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 2; 0.047667s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (98.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 203112, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.016887s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 203208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 203208
PHY-1001 : End DR Iter 4; 0.015028s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (311.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.202097s wall, 5.171875s user + 1.000000s system = 6.171875s CPU (118.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.967619s wall, 6.015625s user + 1.046875s system = 7.062500s CPU (118.3%)

RUN-1004 : used memory is 492 MB, reserved memory is 463 MB, peak memory is 670 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  573   out of   8640    6.63%
#reg                  409   out of   8640    4.73%
#le                   584
  #lut only           175   out of    584   29.97%
  #reg only            11   out of    584    1.88%
  #lut&reg            398   out of    584   68.15%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4864, tnet num: 1058, tinst num: 389, tnode num: 5942, tedge num: 8308.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 391
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1060, pip num: 12637
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1028 valid insts, and 33119 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.456352s wall, 9.734375s user + 0.312500s system = 10.046875s CPU (689.9%)

RUN-1004 : used memory is 619 MB, reserved memory is 591 MB, peak memory is 680 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 193 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1222 better
SYN-1014 : Optimize round 2
SYN-1032 : 1234/454 useful/useless nets, 990/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          852
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                409
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |409    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1981/1 useful/useless nets, 1760/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 300 (4.27), #lev = 12 (2.77)
SYN-3001 : Mapper mapped 977 instances into 314 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 396 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 21 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 311 LUT to BLE ...
SYN-4008 : Packed 311 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 324 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (324 nodes)...
SYN-4004 : #1: Packed 261 SEQ (1638 nodes)...
SYN-4004 : #2: Packed 310 SEQ (1457 nodes)...
SYN-4004 : #3: Packed 311 SEQ (802 nodes)...
SYN-4005 : Packed 311 SEQ with LUT/SLICE
SYN-4006 : 92 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 324/526 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  573   out of   8640    6.63%
#reg                  396   out of   8640    4.58%
#le                   581
  #lut only           185   out of    581   31.84%
  #reg only             8   out of    581    1.38%
  #lut&reg            388   out of    581   66.78%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |581   |573   |396   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.320223s wall, 4.140625s user + 0.562500s system = 4.703125s CPU (108.9%)

RUN-1004 : used memory is 500 MB, reserved memory is 471 MB, peak memory is 680 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 165 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 82 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 41 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 389 instances
RUN-1001 : 145 mslices, 146 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1060 nets
RUN-1001 : 573 nets have 2 pins
RUN-1001 : 351 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 387 instances, 291 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4859, tnet num: 1058, tinst num: 387, tnode num: 5919, tedge num: 8303.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.100982s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (123.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 199442
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2355): len = 161158, overlap = 72
PHY-3002 : Step(2356): len = 139318, overlap = 72
PHY-3002 : Step(2357): len = 132317, overlap = 72
PHY-3002 : Step(2358): len = 122485, overlap = 72
PHY-3002 : Step(2359): len = 115744, overlap = 72
PHY-3002 : Step(2360): len = 107133, overlap = 72
PHY-3002 : Step(2361): len = 101402, overlap = 72
PHY-3002 : Step(2362): len = 93357.4, overlap = 72
PHY-3002 : Step(2363): len = 88243.4, overlap = 72
PHY-3002 : Step(2364): len = 81653.2, overlap = 65.25
PHY-3002 : Step(2365): len = 77153.1, overlap = 65.25
PHY-3002 : Step(2366): len = 71958.5, overlap = 65.25
PHY-3002 : Step(2367): len = 67932.9, overlap = 69.75
PHY-3002 : Step(2368): len = 63613.7, overlap = 69.75
PHY-3002 : Step(2369): len = 60018.4, overlap = 69.75
PHY-3002 : Step(2370): len = 56376.9, overlap = 70
PHY-3002 : Step(2371): len = 53299.6, overlap = 70.25
PHY-3002 : Step(2372): len = 50287.4, overlap = 68.75
PHY-3002 : Step(2373): len = 47504.3, overlap = 69.75
PHY-3002 : Step(2374): len = 45034.1, overlap = 76
PHY-3002 : Step(2375): len = 42519.9, overlap = 77.5
PHY-3002 : Step(2376): len = 40414.2, overlap = 78.75
PHY-3002 : Step(2377): len = 38399.8, overlap = 79.75
PHY-3002 : Step(2378): len = 36811.3, overlap = 80.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.57483e-06
PHY-3002 : Step(2379): len = 37562, overlap = 74.5
PHY-3002 : Step(2380): len = 37135.5, overlap = 71
PHY-3002 : Step(2381): len = 35158.9, overlap = 63.5
PHY-3002 : Step(2382): len = 34324, overlap = 68.75
PHY-3002 : Step(2383): len = 33585.6, overlap = 68.75
PHY-3002 : Step(2384): len = 33146.6, overlap = 68.75
PHY-3002 : Step(2385): len = 32626.9, overlap = 69
PHY-3002 : Step(2386): len = 31774.9, overlap = 73.5
PHY-3002 : Step(2387): len = 30796.9, overlap = 78
PHY-3002 : Step(2388): len = 30941.4, overlap = 77
PHY-3002 : Step(2389): len = 31597.3, overlap = 77.5
PHY-3002 : Step(2390): len = 31542.9, overlap = 77.75
PHY-3002 : Step(2391): len = 31101.7, overlap = 77.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.14965e-06
PHY-3002 : Step(2392): len = 31973.1, overlap = 77.5
PHY-3002 : Step(2393): len = 31924.5, overlap = 77.25
PHY-3002 : Step(2394): len = 32062.4, overlap = 78
PHY-3002 : Step(2395): len = 32125.7, overlap = 74
PHY-3002 : Step(2396): len = 32256.7, overlap = 72
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.29931e-06
PHY-3002 : Step(2397): len = 32923, overlap = 67.5
PHY-3002 : Step(2398): len = 33207.8, overlap = 62.75
PHY-3002 : Step(2399): len = 33343.1, overlap = 60.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006112s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.3697e-07
PHY-3002 : Step(2400): len = 36242.7, overlap = 22.75
PHY-3002 : Step(2401): len = 36081.2, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.7394e-07
PHY-3002 : Step(2402): len = 35975.5, overlap = 23.75
PHY-3002 : Step(2403): len = 35975.5, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74788e-06
PHY-3002 : Step(2404): len = 36116.2, overlap = 23.25
PHY-3002 : Step(2405): len = 36116.2, overlap = 23.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.56006e-06
PHY-3002 : Step(2406): len = 36057.9, overlap = 36
PHY-3002 : Step(2407): len = 36080.1, overlap = 35.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.46811e-06
PHY-3002 : Step(2408): len = 36110.1, overlap = 35.25
PHY-3002 : Step(2409): len = 36401.6, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.41586e-06
PHY-3002 : Step(2410): len = 36431.4, overlap = 33
PHY-3002 : Step(2411): len = 36818.6, overlap = 31.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.2918e-05
PHY-3002 : Step(2412): len = 36822.2, overlap = 31.5
PHY-3002 : Step(2413): len = 37221.2, overlap = 29.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.77326e-05
PHY-3002 : Step(2414): len = 37252, overlap = 29.5
PHY-3002 : Step(2415): len = 38268.6, overlap = 26.5
PHY-3002 : Step(2416): len = 39029.8, overlap = 24.75
PHY-3002 : Step(2417): len = 39147.6, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.54652e-05
PHY-3002 : Step(2418): len = 39238.4, overlap = 24.5
PHY-3002 : Step(2419): len = 39179.3, overlap = 24.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.10551e-05
PHY-3002 : Step(2420): len = 40101.2, overlap = 25
PHY-3002 : Step(2421): len = 40405, overlap = 23
PHY-3002 : Step(2422): len = 41100.8, overlap = 22.25
PHY-3002 : Step(2423): len = 41259.6, overlap = 22.25
PHY-3002 : Step(2424): len = 41199.2, overlap = 22.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00012211
PHY-3002 : Step(2425): len = 41402.8, overlap = 23
PHY-3002 : Step(2426): len = 41713.4, overlap = 22.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000238536
PHY-3002 : Step(2427): len = 42700.1, overlap = 21.5
PHY-3002 : Step(2428): len = 43298.6, overlap = 21
PHY-3002 : Step(2429): len = 43410.9, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.107260s wall, 0.125000s user + 0.156250s system = 0.281250s CPU (262.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000246336
PHY-3002 : Step(2430): len = 43714.5, overlap = 11.5
PHY-3002 : Step(2431): len = 43315.9, overlap = 15.25
PHY-3002 : Step(2432): len = 43156.9, overlap = 16
PHY-3002 : Step(2433): len = 43081.9, overlap = 16.75
PHY-3002 : Step(2434): len = 42939.4, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000492672
PHY-3002 : Step(2435): len = 43102.5, overlap = 16.5
PHY-3002 : Step(2436): len = 43235.5, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000850834
PHY-3002 : Step(2437): len = 43373.9, overlap = 16
PHY-3002 : Step(2438): len = 43466.4, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004336s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 44582.6, Over = 0
PHY-3001 : Spreading special nets. 6 out of 1330 tiles have overflows.
PHY-3001 : 6 instances has been re-located, deltaX = 8, deltaY = 3.
PHY-3001 : Final: Len = 45206.6, Over = 0
RUN-1003 : finish command "place" in  2.145346s wall, 3.765625s user + 2.640625s system = 6.406250s CPU (298.6%)

RUN-1004 : used memory is 500 MB, reserved memory is 471 MB, peak memory is 680 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 399 to 324
PHY-1001 : Pin misalignment score is improved from 324 to 317
PHY-1001 : Pin misalignment score is improved from 317 to 317
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 389 instances
RUN-1001 : 145 mslices, 146 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1060 nets
RUN-1001 : 573 nets have 2 pins
RUN-1001 : 351 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 126784, over cnt = 58(0%), over = 67, worst = 2
PHY-1002 : len = 127176, over cnt = 34(0%), over = 38, worst = 2
PHY-1002 : len = 127120, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 122648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.228847s wall, 0.187500s user + 0.093750s system = 0.281250s CPU (122.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 252 to 60
PHY-1001 : End pin swap;  0.027156s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.1%)

PHY-1001 : End global routing;  0.657827s wall, 0.625000s user + 0.093750s system = 0.718750s CPU (109.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.197537s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (118.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 211808, over cnt = 72(0%), over = 72, worst = 1
PHY-1001 : End Routed; 3.103770s wall, 3.031250s user + 0.828125s system = 3.859375s CPU (124.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 210712, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End DR Iter 1; 0.047895s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 210144, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.033575s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (93.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 210304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 210304
PHY-1001 : End DR Iter 3; 0.015534s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.294553s wall, 4.187500s user + 0.953125s system = 5.140625s CPU (119.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.060612s wall, 4.937500s user + 1.078125s system = 6.015625s CPU (118.9%)

RUN-1004 : used memory is 501 MB, reserved memory is 472 MB, peak memory is 680 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  573   out of   8640    6.63%
#reg                  396   out of   8640    4.58%
#le                   581
  #lut only           185   out of    581   31.84%
  #reg only             8   out of    581    1.38%
  #lut&reg            388   out of    581   66.78%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4859, tnet num: 1058, tinst num: 387, tnode num: 5919, tedge num: 8303.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 389
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1060, pip num: 13004
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1072 valid insts, and 33808 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.513934s wall, 10.265625s user + 0.218750s system = 10.484375s CPU (692.5%)

RUN-1004 : used memory is 625 MB, reserved memory is 597 MB, peak memory is 689 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 193 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1222 better
SYN-1014 : Optimize round 2
SYN-1032 : 1234/454 useful/useless nets, 990/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          852
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                409
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |409    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1981/1 useful/useless nets, 1760/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 300 (4.27), #lev = 12 (2.77)
SYN-3001 : Mapper mapped 977 instances into 314 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 396 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 21 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 311 LUT to BLE ...
SYN-4008 : Packed 311 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 324 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (324 nodes)...
SYN-4004 : #1: Packed 261 SEQ (1638 nodes)...
SYN-4004 : #2: Packed 310 SEQ (1457 nodes)...
SYN-4004 : #3: Packed 311 SEQ (802 nodes)...
SYN-4005 : Packed 311 SEQ with LUT/SLICE
SYN-4006 : 92 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 324/526 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  573   out of   8640    6.63%
#reg                  396   out of   8640    4.58%
#le                   581
  #lut only           185   out of    581   31.84%
  #reg only             8   out of    581    1.38%
  #lut&reg            388   out of    581   66.78%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |581   |573   |396   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.044012s wall, 3.718750s user + 0.687500s system = 4.406250s CPU (109.0%)

RUN-1004 : used memory is 506 MB, reserved memory is 478 MB, peak memory is 689 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 165 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 82 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 41 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 389 instances
RUN-1001 : 145 mslices, 146 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1060 nets
RUN-1001 : 573 nets have 2 pins
RUN-1001 : 351 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 387 instances, 291 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4859, tnet num: 1058, tinst num: 387, tnode num: 5919, tedge num: 8303.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.088964s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 199442
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2439): len = 161158, overlap = 72
PHY-3002 : Step(2440): len = 139318, overlap = 72
PHY-3002 : Step(2441): len = 132317, overlap = 72
PHY-3002 : Step(2442): len = 122485, overlap = 72
PHY-3002 : Step(2443): len = 115744, overlap = 72
PHY-3002 : Step(2444): len = 107133, overlap = 72
PHY-3002 : Step(2445): len = 101402, overlap = 72
PHY-3002 : Step(2446): len = 93357.4, overlap = 72
PHY-3002 : Step(2447): len = 88243.4, overlap = 72
PHY-3002 : Step(2448): len = 81653.2, overlap = 65.25
PHY-3002 : Step(2449): len = 77153.1, overlap = 65.25
PHY-3002 : Step(2450): len = 71958.5, overlap = 65.25
PHY-3002 : Step(2451): len = 67932.9, overlap = 69.75
PHY-3002 : Step(2452): len = 63613.7, overlap = 69.75
PHY-3002 : Step(2453): len = 60018.4, overlap = 69.75
PHY-3002 : Step(2454): len = 56376.9, overlap = 70
PHY-3002 : Step(2455): len = 53299.6, overlap = 70.25
PHY-3002 : Step(2456): len = 50287.4, overlap = 68.75
PHY-3002 : Step(2457): len = 47504.3, overlap = 69.75
PHY-3002 : Step(2458): len = 45034.1, overlap = 76
PHY-3002 : Step(2459): len = 42519.9, overlap = 77.5
PHY-3002 : Step(2460): len = 40414.2, overlap = 78.75
PHY-3002 : Step(2461): len = 38399.8, overlap = 79.75
PHY-3002 : Step(2462): len = 36811.3, overlap = 80.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.57483e-06
PHY-3002 : Step(2463): len = 37562, overlap = 74.5
PHY-3002 : Step(2464): len = 37135.5, overlap = 71
PHY-3002 : Step(2465): len = 35158.9, overlap = 63.5
PHY-3002 : Step(2466): len = 34324, overlap = 68.75
PHY-3002 : Step(2467): len = 33585.6, overlap = 68.75
PHY-3002 : Step(2468): len = 33146.6, overlap = 68.75
PHY-3002 : Step(2469): len = 32626.9, overlap = 69
PHY-3002 : Step(2470): len = 31774.9, overlap = 73.5
PHY-3002 : Step(2471): len = 30796.9, overlap = 78
PHY-3002 : Step(2472): len = 30941.4, overlap = 77
PHY-3002 : Step(2473): len = 31597.3, overlap = 77.5
PHY-3002 : Step(2474): len = 31542.9, overlap = 77.75
PHY-3002 : Step(2475): len = 31101.7, overlap = 77.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.14965e-06
PHY-3002 : Step(2476): len = 31973.1, overlap = 77.5
PHY-3002 : Step(2477): len = 31924.5, overlap = 77.25
PHY-3002 : Step(2478): len = 32062.4, overlap = 78
PHY-3002 : Step(2479): len = 32125.7, overlap = 74
PHY-3002 : Step(2480): len = 32256.7, overlap = 72
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.29931e-06
PHY-3002 : Step(2481): len = 32923, overlap = 67.5
PHY-3002 : Step(2482): len = 33207.8, overlap = 62.75
PHY-3002 : Step(2483): len = 33343.1, overlap = 60.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003901s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.3697e-07
PHY-3002 : Step(2484): len = 36242.7, overlap = 22.75
PHY-3002 : Step(2485): len = 36081.2, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.7394e-07
PHY-3002 : Step(2486): len = 35975.5, overlap = 23.75
PHY-3002 : Step(2487): len = 35975.5, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74788e-06
PHY-3002 : Step(2488): len = 36116.2, overlap = 23.25
PHY-3002 : Step(2489): len = 36116.2, overlap = 23.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.56006e-06
PHY-3002 : Step(2490): len = 36057.9, overlap = 36
PHY-3002 : Step(2491): len = 36080.1, overlap = 35.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.46811e-06
PHY-3002 : Step(2492): len = 36110.1, overlap = 35.25
PHY-3002 : Step(2493): len = 36401.6, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.41586e-06
PHY-3002 : Step(2494): len = 36431.4, overlap = 33
PHY-3002 : Step(2495): len = 36818.6, overlap = 31.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.2918e-05
PHY-3002 : Step(2496): len = 36822.2, overlap = 31.5
PHY-3002 : Step(2497): len = 37221.2, overlap = 29.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.77326e-05
PHY-3002 : Step(2498): len = 37252, overlap = 29.5
PHY-3002 : Step(2499): len = 38268.6, overlap = 26.5
PHY-3002 : Step(2500): len = 39029.8, overlap = 24.75
PHY-3002 : Step(2501): len = 39147.6, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.54652e-05
PHY-3002 : Step(2502): len = 39238.4, overlap = 24.5
PHY-3002 : Step(2503): len = 39179.3, overlap = 24.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.10551e-05
PHY-3002 : Step(2504): len = 40101.2, overlap = 25
PHY-3002 : Step(2505): len = 40405, overlap = 23
PHY-3002 : Step(2506): len = 41100.8, overlap = 22.25
PHY-3002 : Step(2507): len = 41259.6, overlap = 22.25
PHY-3002 : Step(2508): len = 41199.2, overlap = 22.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00012211
PHY-3002 : Step(2509): len = 41402.8, overlap = 23
PHY-3002 : Step(2510): len = 41713.4, overlap = 22.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000238536
PHY-3002 : Step(2511): len = 42700.1, overlap = 21.5
PHY-3002 : Step(2512): len = 43298.6, overlap = 21
PHY-3002 : Step(2513): len = 43410.9, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.106010s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (221.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000246336
PHY-3002 : Step(2514): len = 43714.5, overlap = 11.5
PHY-3002 : Step(2515): len = 43315.9, overlap = 15.25
PHY-3002 : Step(2516): len = 43156.9, overlap = 16
PHY-3002 : Step(2517): len = 43081.9, overlap = 16.75
PHY-3002 : Step(2518): len = 42939.4, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000492672
PHY-3002 : Step(2519): len = 43102.5, overlap = 16.5
PHY-3002 : Step(2520): len = 43235.5, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000850834
PHY-3002 : Step(2521): len = 43373.9, overlap = 16
PHY-3002 : Step(2522): len = 43466.4, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004537s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 44582.6, Over = 0
PHY-3001 : Spreading special nets. 6 out of 1330 tiles have overflows.
PHY-3001 : 6 instances has been re-located, deltaX = 8, deltaY = 3.
PHY-3001 : Final: Len = 45206.6, Over = 0
RUN-1003 : finish command "place" in  1.938388s wall, 2.281250s user + 3.078125s system = 5.359375s CPU (276.5%)

RUN-1004 : used memory is 506 MB, reserved memory is 478 MB, peak memory is 689 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 399 to 324
PHY-1001 : Pin misalignment score is improved from 324 to 317
PHY-1001 : Pin misalignment score is improved from 317 to 317
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 389 instances
RUN-1001 : 145 mslices, 146 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1060 nets
RUN-1001 : 573 nets have 2 pins
RUN-1001 : 351 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 126784, over cnt = 58(0%), over = 67, worst = 2
PHY-1002 : len = 127176, over cnt = 34(0%), over = 38, worst = 2
PHY-1002 : len = 127120, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 122648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.229826s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 252 to 60
PHY-1001 : End pin swap;  0.027083s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.4%)

PHY-1001 : End global routing;  0.657013s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (102.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.130961s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (119.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 211808, over cnt = 72(0%), over = 72, worst = 1
PHY-1001 : End Routed; 2.916457s wall, 2.718750s user + 0.968750s system = 3.687500s CPU (126.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 210712, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End DR Iter 1; 0.049455s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (63.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 210144, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.031503s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (198.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 210304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 210304
PHY-1001 : End DR Iter 3; 0.014472s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.013765s wall, 3.734375s user + 1.046875s system = 4.781250s CPU (119.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.775166s wall, 4.515625s user + 1.046875s system = 5.562500s CPU (116.5%)

RUN-1004 : used memory is 508 MB, reserved memory is 479 MB, peak memory is 689 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  573   out of   8640    6.63%
#reg                  396   out of   8640    4.58%
#le                   581
  #lut only           185   out of    581   31.84%
  #reg only             8   out of    581    1.38%
  #lut&reg            388   out of    581   66.78%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4859, tnet num: 1058, tinst num: 387, tnode num: 5919, tedge num: 8303.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 389
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1060, pip num: 13004
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1072 valid insts, and 33808 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.492498s wall, 9.437500s user + 0.484375s system = 9.921875s CPU (664.8%)

RUN-1004 : used memory is 630 MB, reserved memory is 602 MB, peak memory is 693 MB
