
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 3.78 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-9)
solution.v4
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
Source file analysis completed (CIN-68)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
go libraries
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'hybrid.v20': elapsed time 15.20 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 1053, Real ops = 351, Vars = 178 (SOL-21)
Loop '/hybrid/core/S2_INNER_LOOP2:for' iterated at most 16 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP1' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S34_OUTER_LOOP' iterated at most 64 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP2' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S2_COPY_LOOP:for' iterated at most 8 times. (LOOP-2)
Loop '/hybrid/core/S1_OUTER_LOOP' iterated at most 64 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP1:for' iterated at most 16 times. (LOOP-2)
Loop '/hybrid/core/S2_COPY_LOOP' iterated at most 64 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP2' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP2:for' iterated at most 16 times. (LOOP-2)
Loop '/hybrid/core/S6_OUTER_LOOP' iterated at most 64 times. (LOOP-2)
Loop '/hybrid/core/S5_COPY_LOOP' iterated at most 64 times. (LOOP-2)
Loop '/hybrid/core/S5_COPY_LOOP:for' iterated at most 8 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP1' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP1:for' iterated at most 16 times. (LOOP-2)
Design 'hybrid' was read (SOL-1)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v20/CDesignChecker/design_checker.sh'
# Warning: Toplevel found in header $MGC_HOME/shared/include/ac_int.h, using $PROJECT_HOME/src/utils.cpp for header dependencies.
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Inlining routine 'operator-=<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator>=<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'hybrid.v20' (SOL-8)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Synthesizing routine 'hybrid' (CIN-13)
Found top design routine 'hybrid' specified by directive (CIN-52)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'hybrid' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Optimizing block '/hybrid' ... (CIN-4)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'mult' (CIN-14)
INOUT port 'revArr' is only used as an input. (OPT-10)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
INOUT port 'tw_h' is only used as an input. (OPT-10)
INOUT port 'tw' is only used as an input. (OPT-10)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 1053, Real ops = 351, Vars = 178 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'hybrid.v20': elapsed time 0.60 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-9)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'hybrid.v20' (SOL-8)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 1053, Real ops = 351, Vars = 178 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'hybrid.v20': elapsed time 1.87 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'hybrid.v20' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 1067, Real ops = 351, Vars = 185 (SOL-21)
# Info: Completed transformation 'loops' on solution 'hybrid.v20': elapsed time 0.25 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-9)
Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/main' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
/hybrid/core/xx:rsc/BLOCK_SIZE 32
directive set /hybrid/core/xx:rsc -BLOCK_SIZE 32
/hybrid/core/yy:rsc/BLOCK_SIZE 32
directive set /hybrid/core/yy:rsc -BLOCK_SIZE 32
Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'hybrid.v20' (SOL-8)
go allocate
Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
Memory Resource '/hybrid/core/yy:rsc(54)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(54)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(55)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(55)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(60)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(60)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(61)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(61)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(58)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(58)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(59)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(59)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Resource '/hybrid/x:rsc' split into 128 x 1 blocks (MEM-11)
Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(62)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(62)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(63)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(63)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(40)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(40)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(41)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(41)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(38)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(38)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(39)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(39)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(44)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(44)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(45)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(45)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(42)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(42)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(43)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(43)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(48)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(48)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(49)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(49)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(46)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(46)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(47)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(47)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(52)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(52)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(53)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(53)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(50)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(50)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(51)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(51)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(24)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(25)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(22)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(23)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(28)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(29)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(26)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(27)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(33)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(32)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(34)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(33)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(30)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(32)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(31)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(37)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(36)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(38)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(37)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(35)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(34)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(36)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(35)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(8)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(9)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(6)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(7)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(12)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(13)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(10)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(11)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(16)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(17)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(14)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(15)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(20)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(21)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(18)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(19)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(0)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(1)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# Error: internal assertion failed (var.type() == SIF_Constant::d_class_id || var.get_length() == libsize || var.get_property_int("ORIG_LEN") == libsize) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/classes/sif_flows_api.cxx line 4376 (ASSERT-1)
# Info: Starting transformation 'memories' on solution 'hybrid.v20' (SOL-8)
Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Resource '/hybrid/core/xx:rsc' split into 64 x 2 blocks (MEM-11)
Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(4)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(5)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(2)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(3)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 454.87 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 432.53 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 499.71 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 477.42 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 353.78 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 331.64 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 402.52 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 376.62 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 526.32 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 83.84 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 61.12 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 128.54 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 106.53 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 31.09 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 252.59 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 230.01 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 308.72 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 278.70 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 184.93 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 154.91 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v20': elapsed time 207.78 seconds, memory usage 5869560kB, peak memory usage 5869560kB (SOL-15)
# Info: Merged 64 of 128 branches of 'S6_OUTER_LOOP:for:p:switch#1' at $MGC_HOME/shared/include/ac_int.h(1982) to 'S6_OUTER_LOOP:for:p:switch' at $MGC_HOME/shared/include/ac_int.h(1982). (OPT-17)
Memory Resource '/hybrid/core/yy:rsc(24)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(25)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(22)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(23)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(28)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(112)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(111)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(29)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(114)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(113)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(26)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(108)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(107)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(27)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(110)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(109)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(32)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(120)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(32)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(119)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(33)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(122)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(33)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(121)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(30)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(116)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(115)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(31)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(118)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(117)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(36)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/hybrid/core/yy:rsc(36)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(127)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(37)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(37)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(34)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(124)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(34)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(123)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(35)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(126)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(35)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(125)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(8)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(9)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(6)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 4096 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 20). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(7)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 4096 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(12)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(80)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(79)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(13)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(82)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(81)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(10)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(76)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(75)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(11)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(78)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(77)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(16)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(88)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(87)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(17)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(90)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(89)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(14)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(84)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(83)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(15)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(86)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(85)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(20)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(96)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(95)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(21)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(98)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(97)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(18)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(92)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(91)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(19)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(94)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(93)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(57)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(104)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(56)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(103)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(58)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(106)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(57)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(105)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(55)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(100)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(54)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(99)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(56)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(102)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(55)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(101)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(61)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(60)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(62)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(61)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(59)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(58)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(60)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(59)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(0)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(1)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(63)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(62)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Resource '/hybrid/core/yy:rsc' split into 64 x 2 blocks (MEM-11)
Memory Resource '/hybrid/core/xx:rsc(63)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(4)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(5)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(2)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(3)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(41)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(40)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(42)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(41)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(39)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(38)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(40)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(39)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(45)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(44)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(46)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(45)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(43)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(42)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(44)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(43)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(49)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(48)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(50)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(49)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(47)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(46)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(48)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(47)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(53)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(52)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(54)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(53)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(51)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(50)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(52)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(51)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(48)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(47)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(50)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(49)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(44)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(43)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(46)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(45)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(56)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(55)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(58)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(57)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(52)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(51)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(54)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(53)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(64)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(63)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(66)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(65)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(60)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(59)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(62)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(61)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(72)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(71)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(74)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(73)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(68)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(67)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(70)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(69)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(32)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(34)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(33)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(40)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(39)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(42)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(41)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(36)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(35)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(38)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(37)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(56)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(56)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(57)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(57)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
