add r1, r1, r2, lsl 9
and r3, r1, r0
mvn r0, r3
