# VLSI-ASIC-Lab
Lab in VLSI ASIC course, using Cadence Genus to synthesize a version of an AES_Encryption hardware 

In this repository you can find the scripts and sdc file I used for this assignment. In the reports folder you can find some reports from genus using the gpdk045 lib: fast_vdd1v0_basicCells.lib and clock period: 4ns
