Setup Margin (ns),Hold Margin (ns),Transfer Net,Simulation,Waveform Fatal Count,Waveform Quality Count,Waveform Overshoot Count,Min Slew Time (ns),Max Slew Time (ns),VinH Margin (V),VinL Margin (V),Overshoot Low Margin (V),Overshoot High Margin (V),AC Overshoot Low Area Margin (V*ns),AC Overshoot High Area Margin (V*ns),Non Monotonic Time (ns),Eye Width (ns),VinMeas Jitter (ns),Eye Inner Height (V),Eye Outer Height (V),SIMULATOR,DRIVER,AC_NOISE,AC_NOISE_SOURCE,AGGRESSORS,CORNER,$T1:DELAY,UI,PATTERN
2.897,3.633,ADR,designator1_ssse_2\designator1_ssse_2.csd,0,0,0,0.713,1.101,1.376,1.130,,,,,,8.898,0.132,2.960,3.708,IsSpice4,designator1,0.000,tnet,0,SSSE,2in,10n,default_clock
2.799,3.804,ADR,designator1_ssse_3\designator1_ssse_3.csd,0,0,0,0.729,0.966,1.486,1.165,,,,,,8.975,0.091,2.887,3.854,IsSpice4,designator1,0.000,tnet,0,SSSE,3in,10n,default_clock
2.739,3.931,ADR,designator1_ssse_4\designator1_ssse_4.csd,0,0,0,0.742,0.895,1.582,1.215,,,,,,9.042,0.133,2.869,4.000,IsSpice4,designator1,0.000,tnet,0,SSSE,4in,10n,default_clock
2.593,4.127,ADR,designator1_ssse_5\designator1_ssse_5.csd,0,0,0,0.726,0.881,1.678,1.293,,,,,,9.091,0.081,2.928,4.173,IsSpice4,designator1,0.000,tnet,0,SSSE,5in,10n,default_clock
2.410,4.381,ADR,designator1_ssse_6\designator1_ssse_6.csd,0,0,0,0.693,0.823,1.758,1.351,,,,,,9.162,0.062,3.042,4.311,IsSpice4,designator1,0.000,tnet,0,SSSE,6in,10n,default_clock
5.786,1.597,ADR,designator1_fffe_2\designator1_fffe_2.csd,0,0,0,0.290,0.316,2.531,1.793,,,,,,9.633,0.064,3.599,5.527,IsSpice4,designator1,0.000,tnet,0,FFFE,2in,10n,default_clock
5.640,1.731,ADR,designator1_fffe_3\designator1_fffe_3.csd,0,0,0,0.316,0.323,2.670,1.883,,,,,,9.615,0.061,3.034,5.759,IsSpice4,designator1,0.000,tnet,0,FFFE,3in,10n,default_clock
5.457,1.931,ADR,designator1_fffe_4\designator1_fffe_4.csd,0,0,0,0.306,0.311,2.755,1.980,,,,,,9.620,0.070,2.628,5.939,IsSpice4,designator1,0.000,tnet,0,FFFE,4in,10n,default_clock
5.287,2.096,ADR,designator1_fffe_5\designator1_fffe_5.csd,0,0,0,0.306,0.309,2.799,2.001,,,,,,9.611,0.085,2.434,6.002,IsSpice4,designator1,0.000,tnet,0,FFFE,5in,10n,default_clock
5.155,2.224,ADR,designator1_fffe_6\designator1_fffe_6.csd,0,0,0,0.300,0.320,2.808,2.024,,,,,,9.627,0.063,2.415,6.037,IsSpice4,designator1,0.000,tnet,0,FFFE,6in,10n,default_clock
2.909,3.633,CS,designator1_ssse_2\designator1_ssse_2.csd,0,0,0,0.713,1.086,1.374,1.123,,,,,,8.913,0.132,2.956,3.700,IsSpice4,designator1,0.000,tnet,0,SSSE,2in,10n,default_clock
2.746,3.804,CS,designator1_ssse_3\designator1_ssse_3.csd,0,0,0,0.734,1.019,1.490,1.163,,,,,,8.921,0.092,2.893,3.856,IsSpice4,designator1,0.000,tnet,0,SSSE,3in,10n,default_clock
2.731,3.933,CS,designator1_ssse_4\designator1_ssse_4.csd,0,0,0,0.743,0.901,1.578,1.204,,,,,,9.035,0.137,2.865,3.985,IsSpice4,designator1,0.000,tnet,0,SSSE,4in,10n,default_clock
2.585,4.121,CS,designator1_ssse_5\designator1_ssse_5.csd,0,0,0,0.736,0.891,1.671,1.283,,,,,,9.077,0.086,2.926,4.158,IsSpice4,designator1,0.000,tnet,0,SSSE,5in,10n,default_clock
2.405,4.387,CS,designator1_ssse_6\designator1_ssse_6.csd,0,0,0,0.686,0.827,1.752,1.347,,,,,,9.164,0.065,3.060,4.302,IsSpice4,designator1,0.000,tnet,0,SSSE,6in,10n,default_clock
5.790,1.587,CS,designator1_fffe_2\designator1_fffe_2.csd,0,0,0,0.287,0.322,2.522,1.680,,,,,,9.631,0.065,3.610,5.404,IsSpice4,designator1,0.000,tnet,0,FFFE,2in,10n,default_clock
5.633,1.729,CS,designator1_fffe_3\designator1_fffe_3.csd,0,0,0,0.311,0.337,2.641,1.732,,,,,,9.615,0.056,3.026,5.576,IsSpice4,designator1,0.000,tnet,0,FFFE,3in,10n,default_clock
5.463,1.924,CS,designator1_fffe_4\designator1_fffe_4.csd,0,0,0,0.299,0.313,2.728,1.788,,,,,,9.622,0.070,2.655,5.718,IsSpice4,designator1,0.000,tnet,0,FFFE,4in,10n,default_clock
5.294,2.075,CS,designator1_fffe_5\designator1_fffe_5.csd,0,0,0,0.304,0.327,2.764,1.789,,,,,,9.596,0.085,2.587,5.757,IsSpice4,designator1,0.000,tnet,0,FFFE,5in,10n,default_clock
5.167,2.213,CS,designator1_fffe_6\designator1_fffe_6.csd,0,0,0,0.302,0.319,2.764,1.799,,,,,,9.620,0.065,2.577,5.765,IsSpice4,designator1,0.000,tnet,0,FFFE,6in,10n,default_clock
3.500,3.328,DQ,designator1_ssse_2\designator1_ssse_2.csd,0,0,0,0.596,0.830,1.393,1.126,,,,,,9.171,0.020,3.138,3.721,IsSpice4,designator1,0.000,tnet,0,SSSE,2in,10n,default_data
3.420,3.518,DQ,designator1_ssse_3\designator1_ssse_3.csd,0,0,0,0.587,0.708,1.496,1.183,,,,,,9.286,0.029,2.985,3.885,IsSpice4,designator1,0.000,tnet,0,SSSE,3in,10n,default_data
3.186,3.727,DQ,designator1_ssse_4\designator1_ssse_4.csd,0,0,0,0.565,0.737,1.604,1.256,,,,,,9.278,0.037,2.783,4.070,IsSpice4,designator1,0.000,tnet,0,SSSE,4in,10n,default_data
2.954,3.920,DQ,designator1_ssse_5\designator1_ssse_5.csd,0,0,0,0.589,0.770,1.690,1.310,,,,,,9.230,0.048,2.714,4.209,IsSpice4,designator1,0.000,tnet,0,SSSE,5in,10n,default_data
2.797,4.021,DQ,designator1_ssse_6\designator1_ssse_6.csd,0,0,0,0.583,0.792,1.745,1.349,,,,,,9.180,0.093,2.691,4.323,IsSpice4,designator1,0.000,tnet,0,SSSE,6in,10n,default_data
6.041,1.357,DQ,designator1_fffe_2\designator1_fffe_2.csd,0,0,0,0.233,0.253,2.556,1.470,,,,,,9.738,0.011,3.135,5.227,IsSpice4,designator1,0.000,tnet,0,FFFE,2in,10n,default_data
5.876,1.517,DQ,designator1_fffe_3\designator1_fffe_3.csd,0,0,0,0.232,0.253,2.681,1.519,,,,,,9.739,0.009,3.289,5.404,IsSpice4,designator1,0.000,tnet,0,FFFE,3in,10n,default_data
5.720,1.679,DQ,designator1_fffe_4\designator1_fffe_4.csd,0,0,0,0.236,0.254,2.740,1.535,,,,,,9.734,0.016,3.414,5.484,IsSpice4,designator1,0.000,tnet,0,FFFE,4in,10n,default_data
5.535,1.833,DQ,designator1_fffe_5\designator1_fffe_5.csd,0,0,0,0.234,0.266,2.757,1.543,,,,,,9.722,0.022,2.909,5.506,IsSpice4,designator1,0.000,tnet,0,FFFE,5in,10n,default_data
5.374,2.007,DQ,designator1_fffe_6\designator1_fffe_6.csd,0,0,0,0.236,0.267,2.773,1.542,,,,,,9.695,0.059,2.507,5.540,IsSpice4,designator1,0.000,tnet,0,FFFE,6in,10n,default_data
3.665,3.219,DQM,designator1_ssse_2\designator1_ssse_2.csd,0,0,0,0.576,0.804,1.349,1.109,,,,,,9.197,0.004,3.100,3.660,IsSpice4,designator1,0.000,tnet,0,SSSE,2in,10n,default_data
3.524,3.404,DQM,designator1_ssse_3\designator1_ssse_3.csd,0,0,0,0.584,0.727,1.447,1.159,,,,,,9.272,0.003,3.145,3.807,IsSpice4,designator1,0.000,tnet,0,SSSE,3in,10n,default_data
3.339,3.612,DQM,designator1_ssse_4\designator1_ssse_4.csd,0,0,0,0.558,0.716,1.557,1.231,,,,,,9.283,0.013,2.895,3.991,IsSpice4,designator1,0.000,tnet,0,SSSE,4in,10n,default_data
3.096,3.809,DQM,designator1_ssse_5\designator1_ssse_5.csd,0,0,0,0.571,0.732,1.650,1.293,,,,,,9.267,0.042,2.735,4.157,IsSpice4,designator1,0.000,tnet,0,SSSE,5in,10n,default_data
2.901,3.961,DQM,designator1_ssse_6\designator1_ssse_6.csd,0,0,0,0.574,0.777,1.721,1.336,,,,,,9.223,0.036,2.684,4.276,IsSpice4,designator1,0.000,tnet,0,SSSE,6in,10n,default_data
6.141,1.267,DQM,designator1_fffe_2\designator1_fffe_2.csd,0,0,0,0.220,0.242,2.435,1.602,,,,,,9.754,0.010,3.377,5.247,IsSpice4,designator1,0.000,tnet,0,FFFE,2in,10n,default_data
5.978,1.426,DQM,designator1_fffe_3\designator1_fffe_3.csd,0,0,0,0.221,0.247,2.628,1.745,,,,,,9.752,0.003,3.041,5.583,IsSpice4,designator1,0.000,tnet,0,FFFE,3in,10n,default_data
5.804,1.589,DQM,designator1_fffe_4\designator1_fffe_4.csd,0,0,0,0.222,0.244,2.691,1.818,,,,,,9.759,0.019,3.269,5.717,IsSpice4,designator1,0.000,tnet,0,FFFE,4in,10n,default_data
5.654,1.729,DQM,designator1_fffe_5\designator1_fffe_5.csd,0,0,0,0.221,0.247,2.729,1.847,,,,,,9.733,0.030,3.627,5.798,IsSpice4,designator1,0.000,tnet,0,FFFE,5in,10n,default_data
5.491,1.907,DQM,designator1_fffe_6\designator1_fffe_6.csd,0,0,0,0.218,0.246,2.749,1.864,,,,,,9.752,0.009,2.438,5.831,IsSpice4,designator1,0.000,tnet,0,FFFE,6in,10n,default_data
2.631,3.722,WE,designator1_ssse_2\designator1_ssse_2.csd,0,0,0,0.991,1.208,1.207,0.821,,,,,,8.724,0.185,3.120,3.232,IsSpice4,designator1,0.000,tnet,0,SSSE,2in,10n,default_clock
2.391,3.912,WE,designator1_ssse_3\designator1_ssse_3.csd,0,0,0,0.978,1.262,1.207,0.821,,,,,,8.675,0.139,3.109,3.231,IsSpice4,designator1,0.000,tnet,0,SSSE,3in,10n,default_clock
2.221,4.112,WE,designator1_ssse_4\designator1_ssse_4.csd,0,0,0,0.946,1.235,1.205,0.823,,,,,,8.704,0.112,3.102,3.229,IsSpice4,designator1,0.000,tnet,0,SSSE,4in,10n,default_clock
2.065,4.313,WE,designator1_ssse_5\designator1_ssse_5.csd,0,0,0,0.934,1.197,1.201,0.823,,,,,,8.749,0.107,3.082,3.227,IsSpice4,designator1,0.000,tnet,0,SSSE,5in,10n,default_clock
1.897,4.512,WE,designator1_ssse_6\designator1_ssse_6.csd,0,0,0,0.936,1.178,1.195,0.823,,,,,,8.780,0.099,3.062,3.222,IsSpice4,designator1,0.000,tnet,0,SSSE,6in,10n,default_clock
5.574,1.638,WE,designator1_fffe_2\designator1_fffe_2.csd,0,0,0,0.405,0.462,1.530,0.972,,,,,,9.440,0.086,3.462,3.704,IsSpice4,designator1,0.000,tnet,0,FFFE,2in,10n,default_clock
5.408,1.801,WE,designator1_fffe_3\designator1_fffe_3.csd,0,0,0,0.404,0.466,1.611,1.090,,,,,,9.437,0.088,3.437,3.903,IsSpice4,designator1,0.000,tnet,0,FFFE,3in,10n,default_clock
5.246,1.963,WE,designator1_fffe_4\designator1_fffe_4.csd,0,0,0,0.405,0.466,1.689,1.193,,,,,,9.439,0.085,3.398,4.084,IsSpice4,designator1,0.000,tnet,0,FFFE,4in,10n,default_clock
5.084,2.125,WE,designator1_fffe_5\designator1_fffe_5.csd,0,0,0,0.405,0.467,1.756,1.269,,,,,,9.438,0.085,3.372,4.227,IsSpice4,designator1,0.000,tnet,0,FFFE,5in,10n,default_clock
4.923,2.283,WE,designator1_fffe_6\designator1_fffe_6.csd,0,0,0,0.407,0.467,1.803,1.319,,,,,,9.435,0.087,3.351,4.325,IsSpice4,designator1,0.000,tnet,0,FFFE,6in,10n,default_clock
