#ifndef _H_MPU6050_REG_
#define _H_MPU6050_REG_

/* Register map */
#define MPU6050_REG_AUX_VDDIO			0x01
#define MPU6050_REG_SELF_TEST_X			0x0d
#define MPU6050_REG_SELF_TEST_Y			0x0e
#define MPU6050_REG_SELF_TEST_Z			0x0f
#define MPU6050_REG_SELF_TEST_A			0x10
#define MPU6050_REG_SMPLRT_DIV			0x19
#define MPU6050_REG_CONFIG			0x1a
#define MPU6050_REG_GYRO_CONFIG			0x1b
#define MPU6050_REG_ACCEL_CONFIG		0x1c
#define MPU6050_REG_FF_THR			0x1d
#define MPU6050_REG_FF_DUR			0x1e
#define MPU6050_REG_MOT_THR			0x1f
#define MPU6050_REG_MOT_DUR			0x20
#define MPU6050_REG_ZRMOT_THR			0x21
#define MPU6050_REG_ZRMOT_DUR			0x22
#define MPU6050_REG_FIFO_EN			0x23
#define MPU6050_REG_I2C_MST_CTRL		0x24
#define MPU6050_REG_I2C_SLV0_ADDR		0x25
#define MPU6050_REG_I2C_SLV0_REG		0x26
#define MPU6050_REG_I2C_SLV0_CTRL		0x27
#define MPU6050_REG_I2C_SLV1_ADDR		0x28
#define MPU6050_REG_I2C_SLV1_REG		0x29
#define MPU6050_REG_I2C_SLV1_CTRL		0x2a
#define MPU6050_REG_I2C_SLV2_ADDR		0x2b
#define MPU6050_REG_I2C_SLV2_REG		0x2c
#define MPU6050_REG_I2C_SLV2_CTRL		0x2d
#define MPU6050_REG_I2C_SLV3_ADDR		0x2e
#define MPU6050_REG_I2C_SLV3_REG		0x2f
#define MPU6050_REG_I2C_SLV3_CTRL		0x30
#define MPU6050_REG_I2C_SLV4_ADDR		0x31
#define MPU6050_REG_I2C_SLV4_REG		0x32
#define MPU6050_REG_I2C_SLV4_DO			0x33
#define MPU6050_REG_I2C_SLV4_CTRL		0x34
#define MPU6050_REG_I2C_SLV4_DI			0x35
#define MPU6050_REG_I2C_MST_STATUS		0x36
#define MPU6050_REG_INT_PIN_CFG			0x37
#define MPU6050_REG_INT_ENABLE			0x38
#define MPU6050_REG_INT_STATUS			0x3a
#define MPU6050_REG_ACCEL_XOUT_H		0x3b
#define MPU6050_REG_ACCEL_XOUT_L		0x3c
#define MPU6050_REG_ACCEL_YOUT_H		0x3d
#define MPU6050_REG_ACCEL_YOUT_L		0x3e
#define MPU6050_REG_ACCEL_ZOUT_H		0x3f
#define MPU6050_REG_ACCEL_ZOUT_L		0x40
#define MPU6050_REG_TEMP_OUT_H			0x41
#define MPU6050_REG_TEMP_OUT_L			0x42
#define MPU6050_REG_GYRO_XOUT_H			0x43
#define MPU6050_REG_GYRO_XOUT_L			0x44
#define MPU6050_REG_GYRO_YOUT_H			0x45
#define MPU6050_REG_GYRO_YOUT_L			0x46
#define MPU6050_REG_GYRO_ZOUT_H			0x47
#define MPU6050_REG_GYRO_ZOUT_L			0x48
#define MPU6050_REG_EXT_SENS_DATA_00		0x49
#define MPU6050_REG_EXT_SENS_DATA_01		0x4a
#define MPU6050_REG_EXT_SENS_DATA_02		0x4b
#define MPU6050_REG_EXT_SENS_DATA_03		0x4c
#define MPU6050_REG_EXT_SENS_DATA_04		0x4d
#define MPU6050_REG_EXT_SENS_DATA_05		0x4e
#define MPU6050_REG_EXT_SENS_DATA_06		0x4f
#define MPU6050_REG_EXT_SENS_DATA_07		0x50
#define MPU6050_REG_EXT_SENS_DATA_08		0x51
#define MPU6050_REG_EXT_SENS_DATA_09		0x52
#define MPU6050_REG_EXT_SENS_DATA_10		0x53
#define MPU6050_REG_EXT_SENS_DATA_11		0x54
#define MPU6050_REG_EXT_SENS_DATA_12		0x55
#define MPU6050_REG_EXT_SENS_DATA_13		0x56
#define MPU6050_REG_EXT_SENS_DATA_14		0x57
#define MPU6050_REG_EXT_SENS_DATA_15		0x58
#define MPU6050_REG_EXT_SENS_DATA_16		0x59
#define MPU6050_REG_EXT_SENS_DATA_17		0x5a
#define MPU6050_REG_EXT_SENS_DATA_18		0x5b
#define MPU6050_REG_EXT_SENS_DATA_19		0x5c
#define MPU6050_REG_EXT_SENS_DATA_20		0x5d
#define MPU6050_REG_EXT_SENS_DATA_21		0x5e
#define MPU6050_REG_EXT_SENS_DATA_22		0x5f
#define MPU6050_REG_EXT_SENS_DATA_23		0x60
#define MPU6050_REG_MOT_DETECT_STATUS		0x61
#define MPU6050_REG_I2C_SLV0_DO			0x63
#define MPU6050_REG_I2C_SLV1_DO			0x64
#define MPU6050_REG_I2C_SLV2_DO			0x65
#define MPU6050_REG_I2C_SLV3_DO			0x66
#define MPU6050_REG_I2C_MST_DELAY_CTRL		0x67
#define MPU6050_REG_SIGNAL_PATH_RESET		0x68
#define MPU6050_REG_MOT_DETECT_CTRL		0x69
#define MPU6050_REG_USER_CTRL			0x6a
#define MPU6050_REG_PWR_MGMT_1			0x6b
#define MPU6050_REG_PWR_MGMT_2			0x6c
#define MPU6050_REG_FIFO_COUNTH			0x72
#define MPU6050_REG_FIFO_COUNTL			0x73
#define MPU6050_REG_FIFO_R_W			0x74
#define MPU6050_REG_WHO_AM_I			0x75

/* Bits in registers */

/* AUX_VDDIO */
#define MPU6050_BIT_AUX_VDDIO		7

/* SELF_TEST_X */
#define MPU6050_BIT_XA_TEST		5 // 3 bit
#define MPU6050_BIT_XA_TEST_MSK		0xe0
#define MPU6050_BIT_XG_TEST		0 // 5 bit
#define MPU6050_BIT_XG_TEST_MSK		0x1f

/* SELF_TEST_Y */
#define MPU6050_BIT_YA_TEST		5 // 3 bit
#define MPU6050_BIT_YA_TEST_MSK		0xe0
#define MPU6050_BIT_YG_TEST		0 // 5 bit
#define MPU6050_BIT_YG_TEST_MSK		0x1f

/* SELF_TEST_Z */
#define MPU6050_BIT_ZA_TEST		5 // 3 bit
#define MPU6050_BIT_ZA_TEST_MSK		0xe0
#define MPU6050_BIT_ZG_TEST		0 // 5 bit
#define MPU6050_BIT_ZG_TEST_MSK		0x1f

/* CONFIG */
#define MPU6050_BIT_EXT_SYNC_SET	3 // 3 bits
#define MPU6050_BIT_EXT_SYNC_SET_MSK	0x38
#define MPU6050_BIT_DLPF_CFG		0 // 3 bits
#define MPU6050_BIT_DLPF_CFG_MSK	0x07

/* GYRO_CONFIG */
#define MPU6050_BIT_XG_ST			7
#define MPU6050_BIT_YG_ST			6
#define MPU6050_BIT_ZG_ST			5
#define MPU6050_BIT_FS_SEL			3 // 2 bits
#define MPU6050_BIT_FS_SEL_MSK			0x18

/* ACCEL_CONFIG */
#define MPU6050_BIT_XA_ST			7
#define MPU6050_BIT_YA_ST			6
#define MPU6050_BIT_ZA_ST			5
#define MPU6050_BIT_AFS_SEL			3 // 2 bits
#define MPU6050_BIT_AFS_SEL_MSK			0x18
#define MPU6050_BIT_ACCEL_HPF			0 // 3 bits

/* FIFO enable */
#define MPU6050_BIT_TEMP_FIFO_EN		7
#define MPU6050_BIT_XG_FIFO_EN		6
#define MPU6050_BIT_YG_FIFO_EN		5
#define MPU6050_BIT_ZG_FIFO_EN		4
#define MPU6050_BIT_ACCEL_FIFO_EN		3
#define MPU6050_BIT_SLV2_FIFO_EN		2
#define MPU6050_BIT_SLV1_FIFO_EN		1
#define MPU6050_BIT_SLV0_FIFO_EN		0

/* I2C_MST_CTRL */
#define MPU6050_BIT_MULT_MST_EN		7
#define MPU6050_BIT_WAIT_FOR_ES		6
#define MPU6050_BIT_SLV_3_FIFO_EN		5
#define MPU6050_BIT_I2C_MST_P_NSR		4
#define MPU6050_BIT_I2C_MST_CLK		0

/* I2C_MST_STATUS */
#define MPU6050_BIT_PASS_THROUGH		7
#define MPU6050_BIT_I2C_SLV4_DONE		6
#define MPU6050_BIT_I2C_LOST_ARB		5
#define MPU6050_BIT_I2C_SLV4_NACK		4
#define MPU6050_BIT_I2C_SLV3_NACK		3
#define MPU6050_BIT_I2C_SLV2_NACK		2
#define MPU6050_BIT_I2C_SLV1_NACK		1
#define MPU6050_BIT_I2C_SLV0_NACK		0

/* INT_PIN_CFG */
#define MPU6050_BIT_INT_LEVEL		7
#define MPU6050_BIT_INT_OPEN		6
#define MPU6050_BIT_LATCH_INT_EN		5
#define MPU6050_BIT_INT_RD_CLEAR		4
#define MPU6050_BIT_FSYNC_INT_LEVEL		3
#define MPU6050_BIT_FSYNC_INT_EN		2
#define MPU6050_BIT_I2C_BYPASS_EN		1
#define MPU6050_BIT_CLKOUT_EN		0

/* INT_ENABLE and INT_STATUS */
#define MPU6050_BIT_FF_EN			7
#define MPU6050_BIT_MOT_EN			6
#define MPU6050_BIT_ZMOT_EN			5
#define MPU6050_BIT_FIFO_OFLOW_EN		4
#define MPU6050_BIT_I2C_MST_INT_EN		3
#define MPU6050_BIT_DATA_RDY_EN		0

/* MOT_DETECT_STATUS */
#define MPU6050_BIT_MOT_XNEG		7
#define MPU6050_BIT_MOT_XPOS		6
#define MPU6050_BIT_MOT_YNEG		5
#define MPU6050_BIT_MOT_YPOS		4
#define MPU6050_BIT_MOT_ZNEG		3
#define MPU6050_BIT_MOT_ZPOS		2
#define MPU6050_BIT_MOT_ZRMOT		0

/* I2C_MST_DELAY_CTRL */
#define MPU6050_BIT_DELAY_ES_SHADOW		7
#define MPU6050_BIT_I2C_SLV4_DLY_EN		4
#define MPU6050_BIT_I2C_SLV3_DLY_EN		3
#define MPU6050_BIT_I2C_SLV2_DLY_EN		2
#define MPU6050_BIT_I2C_SLV1_DLY_EN		1
#define MPU6050_BIT_I2C_SLV0_DLY_EN		0

/* SIGNAL_PATH_RESET */
#define MPU6050_BIT_GYRO_RESET		2
#define MPU6050_BIT_ACCEL_RESET		1
#define MPU6050_BIT_TEMP_RESET		0

/* MOT_DETECT_CTRL */
#define MPU6050_BIT_ACCEL_ON_DELAY		4 // 2 bits
#define MPU6050_BIT_FF_COUNT		2 // 2 bits
#define MPU6050_BIT_MOT_COUNT		0 // 2 bits

/* USER_CTRL */
#define MPU6050_BIT_BIT_FIFO_EN		6
#define MPU6050_BIT_BIT_I2C_MST_EN		5
#define MPU6050_BIT_I2C_IF_DIS		4
#define MPU6050_BIT_FIFO_RESET		2
#define MPU6050_BIT_I2C_MST_RESET		1
#define MPU6050_BIT_SIG_COND_RESET		0

/* PWR_MGMT_1 */
#define MPU6050_BIT_DEVICE_RESET		7
#define MPU6050_BIT_SLEEP			6
#define MPU6050_BIT_CYCLE			5
#define MPU6050_BIT_TEMP_DIS		3
#define MPU6050_BIT_CLKSEL			0 // 3 bits
#define MPU6050_BIT_CLKSEL_MSK			0x07

/* PWR_MGMT_2 */
#define MPU6050_BIT_LP_WAKE_CTRL		6 // 2 bits
#define MPU6050_BIT_STBY_XA			5
#define MPU6050_BIT_STBY_YA			4
#define MPU6050_BIT_STBY_ZA			3
#define MPU6050_BIT_STBY_XG			2
#define MPU6050_BIT_STBY_YG			1
#define MPU6050_BIT_STBY_ZG			0

	

#endif
