<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx92i/acr2/data/xmlReportxbr.dtd">
<document><ascFile>Mux_4x1.rpt</ascFile><devFile>C:/Xilinx92i/acr2/data/xa2c32a.chp</devFile><mfdFile>Mux_4x1.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date="10-30-2021" design="Mux_4x1" device="XA2C32A" eqnType="1" pkg="VQ44" speed="-6" status="1" statusStr="Successful" swVersion="J.36" time="  1:39PM" version="1.0"/><inputs id="I0_SPECSIG"/><inputs id="I1_SPECSIG"/><inputs id="I2_SPECSIG"/><inputs id="I3_SPECSIG"/><inputs id="S0_SPECSIG"/><inputs id="S1_SPECSIG"/><pin id="FB1_MC1_PIN38" iostd="LVCMOS18" pinnum="38" signal="Y" use="O"/><pin id="FB1_MC2_PIN37" iostd="LVCMOS18" iostyle="KPR" pinnum="37" signal="I0_SPECSIG" use="I"/><pin id="FB1_MC3_PIN36" iostd="LVCMOS18" iostyle="KPR" pinnum="36" signal="I1_SPECSIG" use="I"/><pin id="FB1_MC4_PIN34" iostd="LVCMOS18" iostyle="KPR" pinnum="34" signal="I2_SPECSIG" use="I"/><pin id="FB1_MC5_PIN33" iostd="LVCMOS18" iostyle="KPR" pinnum="33" signal="I3_SPECSIG" use="I"/><pin id="FB1_MC6_PIN32" iostd="LVCMOS18" iostyle="KPR" pinnum="32" signal="S0_SPECSIG" use="I"/><pin id="FB1_MC7_PIN31" iostd="LVCMOS18" iostyle="KPR" pinnum="31" signal="S1_SPECSIG" use="I"/><pin id="FB1_MC8_PIN30" pinnum="30"/><pin id="FB1_MC9_PIN29" pinnum="29"/><pin id="FB1_MC10_PIN28" pinnum="28"/><pin id="FB1_MC11_PIN27" pinnum="27"/><pin id="FB1_MC12_PIN23" pinnum="23"/><pin id="FB1_MC13_PIN22" pinnum="22"/><pin id="FB1_MC14_PIN21" pinnum="21"/><pin id="FB1_MC15_PIN20" pinnum="20"/><pin id="FB1_MC16_PIN19" pinnum="19"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN40" pinnum="40"/><pin id="FB2_MC3_PIN41" pinnum="41"/><pin id="FB2_MC4_PIN42" pinnum="42"/><pin id="FB2_MC5_PIN43" pinnum="43"/><pin id="FB2_MC6_PIN44" pinnum="44"/><pin id="FB2_MC7_PIN1" pinnum="1"/><pin id="FB2_MC8_PIN2" pinnum="2"/><pin id="FB2_MC9_PIN3" pinnum="3"/><pin id="FB2_MC10_PIN5" pinnum="5"/><pin id="FB2_MC11_PIN6" pinnum="6"/><pin id="FB2_MC12_PIN8" pinnum="8"/><pin id="FB2_MC13_PIN12" pinnum="12"/><pin id="FB2_MC14_PIN13" pinnum="13"/><pin id="FB2_MC15_PIN14" pinnum="14"/><pin id="FB2_MC16_PIN16" pinnum="16"/><pin id="FB_PIN35" pinnum="35" use="VCCAUX"/><pin id="FB_PIN7" pinnum="7" use="VCCIO-UNUSED"/><pin id="FB_PIN15" pinnum="15" use="VCC"/><pin id="FB_PIN26" pinnum="26" use="VCCIO-1.8"/><fblock id="FB1" pinUse="7"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38" sigUse="6" signal="Y"><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_3"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN34"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN33"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN32"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN31"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN30"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN29"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN28"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN27"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN23"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN22"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN21"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN19"/><fbinput id="FB1_I1" signal="I0_SPECSIG"/><fbinput id="FB1_I2" signal="I1_SPECSIG"/><fbinput id="FB1_I3" signal="I2_SPECSIG"/><fbinput id="FB1_I4" signal="I3_SPECSIG"/><fbinput id="FB1_I5" signal="S0_SPECSIG"/><fbinput id="FB1_I6" signal="S1_SPECSIG"/><PAL><pterm id="FB1_0"><signal id="S1_SPECSIG"/><signal id="I3_SPECSIG"/><signal id="S0_SPECSIG"/></pterm><pterm id="FB1_1"><signal id="S1_SPECSIG"/><signal id="S0_SPECSIG" negated="ON"/><signal id="I2_SPECSIG"/></pterm><pterm id="FB1_2"><signal id="S1_SPECSIG" negated="ON"/><signal id="S0_SPECSIG"/><signal id="I1_SPECSIG"/></pterm><pterm id="FB1_3"><signal id="S1_SPECSIG" negated="ON"/><signal id="S0_SPECSIG" negated="ON"/><signal id="I0_SPECSIG"/></pterm></PAL><equation id="Y"><d2><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_3"/></d2></equation></fblock><fblock id="FB2" pinUse="0"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN41"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN42"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN43"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN44"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN1"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN2"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN3"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN5"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN8"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN12"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN13"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN14"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN16"/><PAL/></fblock><vcc/><gnd/><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xa2c*-*-*" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="I0_SPECSIG" value="I&lt;0&gt;"/><specSig signal="I1_SPECSIG" value="I&lt;1&gt;"/><specSig signal="I2_SPECSIG" value="I&lt;2&gt;"/><specSig signal="I3_SPECSIG" value="I&lt;3&gt;"/><specSig signal="S0_SPECSIG" value="S&lt;0&gt;"/><specSig signal="S1_SPECSIG" value="S&lt;1&gt;"/></document>
