$date
	Mon Sep 08 15:07:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sr_ff $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # r $end
$var reg 1 $ s $end
$scope module sr1 $end
$var wire 1 " clk $end
$var wire 1 # r $end
$var wire 1 % rst $end
$var wire 1 $ s $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z%
0$
0#
0"
x!
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0!
0"
1#
#25000
1"
#30000
1!
0"
0#
1$
#35000
1"
#40000
x!
0"
1#
#45000
1"
#50000
0"
#55000
1"
#60000
0!
0"
0$
#65000
1"
#70000
1!
0"
0#
1$
#75000
1"
#80000
0"
#85000
1"
#90000
0"
