// Seed: 124365824
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    output wand id_2
);
  wire id_4;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    output wire id_3
    , id_10, id_11,
    input wor id_4,
    output tri0 id_5,
    input tri id_6,
    input supply1 id_7,
    input wand id_8
);
  tri1 id_12;
  logic [7:0] id_13;
  always @(posedge id_11#(
      .id_12(1),
      .id_6(1),
      .id_8(~id_2 !=? 1)
  ))
    if (1 != id_6 || id_1) id_12 = id_8;
    else id_11 <= 1;
  assign id_13[1] = id_6;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_5
  );
  assign modCall_1.type_0 = 0;
endmodule
