Fitter report for costas
Wed Mar 02 14:29:35 2022
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing Summary
 33. Estimated Delay Added for Hold Timing Details
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Wed Mar 02 14:29:35 2022           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; costas                                          ;
; Top-level Entity Name           ; costas                                          ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 1,106 / 41,910 ( 3 % )                          ;
; Total registers                 ; 2662                                            ;
; Total pins                      ; 52 / 314 ( 17 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 581,632 / 5,662,720 ( 10 % )                    ;
; Total RAM Blocks                ; 71 / 553 ( 13 % )                               ;
; Total DSP Blocks                ; 68 / 112 ( 61 % )                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 6 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Device I/O Standard                                                        ; 3.3-V LVCMOS                          ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.3%      ;
;     Processor 3            ;   8.1%      ;
;     Processor 4            ;   8.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; dac_pd       ; Missing slew rate                    ;
; dac_clk      ; Missing drive strength and slew rate ;
; dac_data[0]  ; Missing slew rate                    ;
; dac_data[1]  ; Missing slew rate                    ;
; dac_data[2]  ; Missing slew rate                    ;
; dac_data[3]  ; Missing slew rate                    ;
; dac_data[4]  ; Missing slew rate                    ;
; dac_data[5]  ; Missing slew rate                    ;
; dac_data[6]  ; Missing slew rate                    ;
; dac_data[7]  ; Missing slew rate                    ;
; demod_ob[0]  ; Missing drive strength and slew rate ;
; demod_ob[1]  ; Missing drive strength and slew rate ;
; demod_ob[2]  ; Missing drive strength and slew rate ;
; demod_ob[3]  ; Missing drive strength and slew rate ;
; demod_ob[4]  ; Missing drive strength and slew rate ;
; demod_ob[5]  ; Missing drive strength and slew rate ;
; demod_ob[6]  ; Missing drive strength and slew rate ;
; demod_ob[7]  ; Missing drive strength and slew rate ;
; demod_ob[8]  ; Missing drive strength and slew rate ;
; demod_ob[9]  ; Missing drive strength and slew rate ;
; demod_ob[10] ; Missing drive strength and slew rate ;
; demod_ob[11] ; Missing drive strength and slew rate ;
; demod_ob[12] ; Missing drive strength and slew rate ;
; demod_ob[13] ; Missing drive strength and slew rate ;
; demod_ob[14] ; Missing drive strength and slew rate ;
; demod_ob[15] ; Missing drive strength and slew rate ;
; demod_ob[16] ; Missing drive strength and slew rate ;
; demod_ob[17] ; Missing drive strength and slew rate ;
; demod_ob[18] ; Missing drive strength and slew rate ;
; demod_ob[19] ; Missing drive strength and slew rate ;
; demod_ob[20] ; Missing drive strength and slew rate ;
; demod_ob[21] ; Missing drive strength and slew rate ;
; demod_ob[22] ; Missing drive strength and slew rate ;
; demod_ob[23] ; Missing drive strength and slew rate ;
; demod_ob[24] ; Missing drive strength and slew rate ;
; demod_ob[25] ; Missing drive strength and slew rate ;
; demod_ob[26] ; Missing drive strength and slew rate ;
; demod_ob[27] ; Missing drive strength and slew rate ;
; demod_ob[28] ; Missing drive strength and slew rate ;
; demod_ob[29] ; Missing drive strength and slew rate ;
; demod_ob[30] ; Missing drive strength and slew rate ;
; demod_ob[31] ; Missing drive strength and slew rate ;
; demod_ob[32] ; Missing drive strength and slew rate ;
; demod_ob[33] ; Missing drive strength and slew rate ;
; demod_ob[34] ; Missing drive strength and slew rate ;
; demod_ob[35] ; Missing drive strength and slew rate ;
; demod_ob[36] ; Missing drive strength and slew rate ;
; demod_ob[0]  ; Missing location assignment          ;
; demod_ob[1]  ; Missing location assignment          ;
; demod_ob[2]  ; Missing location assignment          ;
; demod_ob[3]  ; Missing location assignment          ;
; demod_ob[4]  ; Missing location assignment          ;
; demod_ob[5]  ; Missing location assignment          ;
; demod_ob[6]  ; Missing location assignment          ;
; demod_ob[7]  ; Missing location assignment          ;
; demod_ob[8]  ; Missing location assignment          ;
; demod_ob[9]  ; Missing location assignment          ;
; demod_ob[10] ; Missing location assignment          ;
; demod_ob[11] ; Missing location assignment          ;
; demod_ob[12] ; Missing location assignment          ;
; demod_ob[13] ; Missing location assignment          ;
; demod_ob[14] ; Missing location assignment          ;
; demod_ob[15] ; Missing location assignment          ;
; demod_ob[16] ; Missing location assignment          ;
; demod_ob[17] ; Missing location assignment          ;
; demod_ob[18] ; Missing location assignment          ;
; demod_ob[19] ; Missing location assignment          ;
; demod_ob[20] ; Missing location assignment          ;
; demod_ob[21] ; Missing location assignment          ;
; demod_ob[22] ; Missing location assignment          ;
; demod_ob[23] ; Missing location assignment          ;
; demod_ob[24] ; Missing location assignment          ;
; demod_ob[25] ; Missing location assignment          ;
; demod_ob[26] ; Missing location assignment          ;
; demod_ob[27] ; Missing location assignment          ;
; demod_ob[28] ; Missing location assignment          ;
; demod_ob[29] ; Missing location assignment          ;
; demod_ob[30] ; Missing location assignment          ;
; demod_ob[31] ; Missing location assignment          ;
; demod_ob[32] ; Missing location assignment          ;
; demod_ob[33] ; Missing location assignment          ;
; demod_ob[34] ; Missing location assignment          ;
; demod_ob[35] ; Missing location assignment          ;
; demod_ob[36] ; Missing location assignment          ;
+--------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; sys_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sys_rst_n~inputCLKENA0                                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[0]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[0]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[1]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[1]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[2]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[2]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[3]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[3]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[4]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[4]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[5]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[5]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[6]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[6]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[7]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[7]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[8]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[8]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[9]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[9]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[10]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[10]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[11]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[11]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[12]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[12]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[13]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[13]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[14]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[14]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[15]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[15]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[16]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[16]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[17]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[17]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[18]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[18]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[19]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[19]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[20]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[20]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[21]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[21]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[22]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[22]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[23]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[23]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[24]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[24]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[25]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[25]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[26]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[26]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[27]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[27]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[28]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[28]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[29]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[29]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[30]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[30]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[31]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[31]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[32]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[32]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[33]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[33]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[34]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[34]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[35]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[35]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[1][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[1][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[1][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[2][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[2][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[2][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[3][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[3][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[3][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[4][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[4][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[4][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[5][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[5][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[5][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[6][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[6][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[6][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[7][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[7][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[7][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[8][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[8][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[8][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[9][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[9][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[9][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[10][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[10][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[10][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[11][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[11][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[11][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[12][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[12][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[12][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[13][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[13][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[13][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[14][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[14][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[14][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[15][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[15][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[15][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[16][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[16][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[16][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[17][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[17][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[17][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[18][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[18][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[18][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[19][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[19][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[19][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[20][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[20][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[20][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[21][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[21][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[21][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[22][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[22][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[22][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[23][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[23][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[23][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[24][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[24][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[24][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[25][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[25][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[25][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[26][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[26][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[26][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[27][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[27][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[27][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[28][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[28][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[28][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[29][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[29][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[29][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[30][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[30][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[30][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[31][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[31][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[31][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[0][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[0][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[0][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[1][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[1][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[1][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[2][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[2][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[2][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[3][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[3][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[3][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[4][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[4][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[4][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[5][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[5][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[5][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[6][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[6][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[6][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[7][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[7][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[7][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[8][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[8][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[8][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[9][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[9][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[9][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[10][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[10][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[10][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[11][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[11][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[11][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[12][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[12][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[12][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[13][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[13][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[13][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[14][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[14][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[14][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[15][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[15][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[15][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[16][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[16][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[16][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[17][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[17][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[17][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[18][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[18][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[18][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[19][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[19][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[19][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[20][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[20][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[20][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[21][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[21][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[21][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[22][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[22][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[22][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[23][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[23][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[23][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[24][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[24][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[24][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[25][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[25][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[25][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[26][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[26][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[26][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[27][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[27][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[27][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[28][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[28][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[28][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[29][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[29][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[29][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[30][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[30][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[30][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[31][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[31][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[31][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[0][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[0][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[0][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][18]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][19]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][20]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][21]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][22]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][23]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][24]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][25]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][26]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][27]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][28]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[0]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[0]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[1]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[1]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[2]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[2]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[3]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[3]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[4]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[4]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[5]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[5]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[6]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[6]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[7]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[7]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[8]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[8]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[9]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[9]                                                                                     ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[10]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[10]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[11]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[11]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[12]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[12]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[13]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[13]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[14]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[14]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[15]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[15]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[16]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[16]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[17]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[17]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[18]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[18]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[19]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[19]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[20]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[20]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[21]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[21]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[22]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[22]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[23]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[23]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[24]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[24]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[25]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[25]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[26]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[26]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[27]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[27]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[28]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[28]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[29]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[29]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[30]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[30]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[31]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[31]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[32]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[32]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[33]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[33]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[34]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[34]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_reg[35]                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|dataout_wire[35]                                                                                    ; PORTBDATAOUT     ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[1][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[1][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[1][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[2][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[2][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[2][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[3][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[3][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[3][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[4][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[4][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[4][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[5][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[5][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[5][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[6][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[6][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[6][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[7][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[7][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[7][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[8][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[8][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[8][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[9][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[9][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[9][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[10][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[10][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[10][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[11][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[11][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[11][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[12][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[12][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[12][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[13][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[13][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[13][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[14][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[14][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[14][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[15][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[15][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[15][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[16][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[16][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[16][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[17][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[17][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[17][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[18][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[18][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[18][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[19][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[19][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[19][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[20][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[20][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[20][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[21][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[21][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[21][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[22][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[22][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[22][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[23][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[23][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[23][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[24][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[24][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[24][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[25][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[25][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[25][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[26][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[26][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[26][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[27][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[27][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[27][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[28][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[28][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[28][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[29][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[29][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[29][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[30][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[30][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[30][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[31][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[31][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[31][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; BY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[0][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[0][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[0][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[1][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[1][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[1][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[2][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[2][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[2][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[3][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[3][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[3][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[4][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[4][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[4][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[5][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[5][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[5][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[6][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[6][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[6][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[7][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[7][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[7][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[8][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[8][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[8][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[9][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[9][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[9][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[10][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[10][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[10][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[11][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[11][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[11][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[12][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[12][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[12][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[13][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[13][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[13][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[14][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[14][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[14][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[15][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[15][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[15][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[16][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[16][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[16][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[17][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[17][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[17][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[18][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[18][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[18][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[19][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[19][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[19][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[20][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[20][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[20][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[21][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[21][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[21][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[22][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[22][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[22][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[23][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[23][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[23][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[24][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[24][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[24][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[25][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[25][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[25][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[26][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[26][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[26][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[27][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[27][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[27][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[28][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[28][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[28][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[29][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[29][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[29][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[30][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[30][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[30][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; COEFSELB         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[31][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[31][1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[31][2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                                                                                                              ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][13]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][14]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][15]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][16]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][17]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; AY               ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[0][0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[0][1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[0][2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; COEFSELA         ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_p[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][18]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][19]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][20]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][21]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][22]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][23]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][24]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][25]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][26]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][27]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][28]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                                                                                                               ; RESULTA          ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst1|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst1|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst1|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst1|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst1|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst1|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst1|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst1|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst1|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst1|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst2|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst2|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst2|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst2|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst2|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst2|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst2|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst2|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst2|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mul:mul_inst2|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|result[0]                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]~SCLR_LUT                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_rdcnt_i[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_rdcnt_i[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_wraddr_q[0]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_wraddr_q[0]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[13]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[13]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[15]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[15]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[24]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[24]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[30]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[30]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[13]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[13]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[16]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[16]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[25]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[25]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[27]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[27]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_t0h:auto_generated|pipeline_dffe[13]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_t0h:auto_generated|pipeline_dffe[13]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; bpsk:bpsk_inst|fre_word[3]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bpsk:bpsk_inst|fre_word[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bpsk:bpsk_inst|fre_word[4]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bpsk:bpsk_inst|fre_word[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bpsk:bpsk_inst|fre_word[13]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bpsk:bpsk_inst|fre_word[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bpsk:bpsk_inst|fre_word[17]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bpsk:bpsk_inst|fre_word[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bpsk:bpsk_inst|fre_word[26]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bpsk:bpsk_inst|fre_word[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bpsk:bpsk_inst|random_seq:random_seq_inst|cnt[1]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bpsk:bpsk_inst|random_seq:random_seq_inst|cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; bpsk:bpsk_inst|random_seq:random_seq_inst|cnt[3]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bpsk:bpsk_inst|random_seq:random_seq_inst|cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; bpsk:bpsk_inst|random_seq:random_seq_inst|cnt[11]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bpsk:bpsk_inst|random_seq:random_seq_inst|cnt[11]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[18]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[18]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[97]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[97]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[119]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[119]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[123]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[123]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[140]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[140]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[152]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[152]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[219]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[219]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[0]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                          ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7454 ) ; 0.00 % ( 0 / 7454 )        ; 0.00 % ( 0 / 7454 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7454 ) ; 0.00 % ( 0 / 7454 )        ; 0.00 % ( 0 / 7454 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Post-Fit               ; Placement and Routing        ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5404 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 181 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1860 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/output_files/costas.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,106 / 41,910        ; 3 %   ;
; ALMs needed [=A-B+C]                                        ; 1,106                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,643 / 41,910        ; 4 %   ;
;         [a] ALMs used for LUT logic and registers           ; 473                   ;       ;
;         [b] ALMs used for LUT logic                         ; 350                   ;       ;
;         [c] ALMs used for registers                         ; 780                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 538 / 41,910          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1 / 41,910            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 1                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 358 / 4,191           ; 9 %   ;
;     -- Logic LABs                                           ; 354                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,588                 ;       ;
;     -- 7 input functions                                    ; 1                     ;       ;
;     -- 6 input functions                                    ; 135                   ;       ;
;     -- 5 input functions                                    ; 168                   ;       ;
;     -- 4 input functions                                    ; 44                    ;       ;
;     -- <=3 input functions                                  ; 1,240                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 970                   ;       ;
; Memory ALUT usage                                           ; 72                    ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 72                    ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 2,662                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,505 / 83,820        ; 3 %   ;
;         -- Secondary logic registers                        ; 157 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,620                 ;       ;
;         -- Routing optimization registers                   ; 42                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 52 / 314              ; 17 %  ;
;     -- Clock pins                                           ; 4 / 8                 ; 50 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 2                     ;       ;
; M10K blocks                                                 ; 71 / 553              ; 13 %  ;
; Total MLAB memory bits                                      ; 2,232                 ;       ;
; Total block memory bits                                     ; 581,632 / 5,662,720   ; 10 %  ;
; Total block memory implementation bits                      ; 727,040 / 5,662,720   ; 13 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 68 / 112              ; 61 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global clocks                                               ; 2 / 16                ; 13 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 2.7% / 2.6% / 3.0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 29.9% / 29.7% / 30.6% ;       ;
; Maximum fan-out                                             ; 2332                  ;       ;
; Highest non-global fan-out                                  ; 719                   ;       ;
; Total fan-out                                               ; 17263                 ;       ;
; Average fan-out                                             ; 3.11                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 656 / 41910 ( 2 % )   ; 66 / 41910 ( < 1 % ) ; 421 / 41910 ( 1 % )            ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 656                   ; 66                   ; 421                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 833 / 41910 ( 2 % )   ; 74 / 41910 ( < 1 % ) ; 738 / 41910 ( 2 % )            ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 334                   ; 23                   ; 117                            ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 250                   ; 28                   ; 73                             ; 0                              ;
;         [c] ALMs used for registers                         ; 209                   ; 23                   ; 548                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ; 0                    ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 177 / 41910 ( < 1 % ) ; 8 / 41910 ( < 1 % )  ; 318 / 41910 ( < 1 % )          ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 41910 ( 0 % )     ; 0 / 41910 ( 0 % )    ; 1 / 41910 ( < 1 % )            ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                    ; 1                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 234 / 4191 ( 6 % )    ; 12 / 4191 ( < 1 % )  ; 131 / 4191 ( 3 % )             ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 230                   ; 12                   ; 131                            ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 1221                  ; 91                   ; 348                            ; 0                              ;
;     -- 7 input functions                                    ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 59                    ; 12                   ; 64                             ; 0                              ;
;     -- 5 input functions                                    ; 12                    ; 24                   ; 132                            ; 0                              ;
;     -- 4 input functions                                    ; 7                     ; 15                   ; 22                             ; 0                              ;
;     -- <=3 input functions                                  ; 1071                  ; 39                   ; 130                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 249                   ; 20                   ; 701                            ; 0                              ;
; Memory ALUT usage                                           ; 72                    ; 0                    ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 72                    ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;                                ;
;         -- Primary logic registers                          ; 1086 / 83820 ( 1 % )  ; 90 / 83820 ( < 1 % ) ; 1329 / 83820 ( 2 % )           ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 37 / 83820 ( < 1 % )  ; 4 / 83820 ( < 1 % )  ; 116 / 83820 ( < 1 % )          ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;                                ;
;         -- Design implementation registers                  ; 1104                  ; 90                   ; 1426                           ; 0                              ;
;         -- Routing optimization registers                   ; 19                    ; 4                    ; 19                             ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
;                                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                                    ; 52                    ; 0                    ; 0                              ; 0                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ; 0                              ;
; Total block memory bits                                     ; 221184                ; 0                    ; 360448                         ; 0                              ;
; Total block memory implementation bits                      ; 276480                ; 0                    ; 450560                         ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 27 / 553 ( 4 % )      ; 0 / 553 ( 0 % )      ; 44 / 553 ( 7 % )               ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 68 / 112 ( 60 % )     ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 2 / 116 ( 1 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                      ;                                ;                                ;
; Connections                                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                                    ; 0                     ; 137                  ; 2015                           ; 1                              ;
;     -- Registered Input Connections                         ; 0                     ; 103                  ; 1559                           ; 0                              ;
;     -- Output Connections                                   ; 1084                  ; 279                  ; 34                             ; 756                            ;
;     -- Registered Output Connections                        ; 166                   ; 279                  ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                                    ; 15653                 ; 953                  ; 8568                           ; 765                            ;
;     -- Registered Connections                               ; 3188                  ; 746                  ; 5944                           ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; External Connections                                        ;                       ;                      ;                                ;                                ;
;     -- Top                                                  ; 0                     ; 0                    ; 1084                           ; 0                              ;
;     -- sld_hub:auto_hub                                     ; 0                     ; 20                   ; 270                            ; 126                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 1084                  ; 270                  ; 64                             ; 631                            ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 126                  ; 631                            ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                                          ; 8                     ; 45                   ; 332                            ; 4                              ;
;     -- Output Ports                                         ; 59                    ; 62                   ; 191                            ; 9                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 4                    ; 91                             ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 29                   ; 177                            ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 26                             ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 16                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 25                   ; 91                             ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 30                   ; 105                            ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 29                   ; 179                            ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; key_add     ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 20                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS ; Off         ; --                        ; User                 ; no        ;
; key_sin_cos ; W24   ; 5B       ; 89           ; 25           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS ; Off         ; --                        ; User                 ; no        ;
; key_sub     ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 20                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS ; Off         ; --                        ; User                 ; no        ;
; sys_clk     ; V11   ; 3B       ; 32           ; 0            ; 0            ; 2333                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; sys_rst_n   ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 1329                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; dac_clk      ; AF4   ; 3B       ; 26           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dac_data[0]  ; AH14  ; 4A       ; 62           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dac_data[1]  ; AF7   ; 3B       ; 34           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dac_data[2]  ; AH13  ; 4A       ; 60           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dac_data[3]  ; D8    ; 8A       ; 38           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dac_data[4]  ; D11   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dac_data[5]  ; W12   ; 3B       ; 40           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dac_data[6]  ; E8    ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dac_data[7]  ; V12   ; 3B       ; 40           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dac_pd       ; AH3   ; 3B       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; demod_ob[0]  ; AF9   ; 3B       ; 30           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[10] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[11] ; AD11  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[12] ; U11   ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[13] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[14] ; Y5    ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[15] ; AB4   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[16] ; U10   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[17] ; AD10  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[18] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[19] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[1]  ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[20] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[21] ; Y8    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[22] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[23] ; AE11  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[24] ; T11   ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[25] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[26] ; W11   ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[27] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[28] ; AD4   ; 3A       ; 6            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[29] ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[2]  ; T8    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[30] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[31] ; AA11  ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[32] ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[33] ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[34] ; AF27  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[35] ; AA19  ; 4A       ; 68           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[36] ; AC23  ; 4A       ; 84           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[3]  ; AA4   ; 3A       ; 4            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[4]  ; AD5   ; 3A       ; 8            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[5]  ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[6]  ; AF5   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[7]  ; Y11   ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[8]  ; T13   ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; demod_ob[9]  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 13 / 16 ( 81 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 25 / 32 ( 78 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 8 / 68 ( 12 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 2 / 7 ( 29 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 1.2V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 1.2V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 3 / 6 ( 50 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; demod_ob[3]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; demod_ob[31]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 170        ; 4A             ; demod_ob[35]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; demod_ob[15]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVCMOS ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; demod_ob[5]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVCMOS ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A             ; demod_ob[36]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; demod_ob[28]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; demod_ob[4]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; demod_ob[17]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; demod_ob[11]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; demod_ob[19]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; demod_ob[22]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; demod_ob[18]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; demod_ob[10]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; demod_ob[20]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; demod_ob[23]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; dac_clk                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; demod_ob[6]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; demod_ob[25]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; dac_data[1]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; demod_ob[30]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; demod_ob[0]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 119        ; 3B             ; demod_ob[9]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; demod_ob[33]                    ; output ; 3.3-V LVCMOS ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; demod_ob[34]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 116        ; 3B             ; demod_ob[27]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; demod_ob[32]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B             ; demod_ob[1]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; dac_pd                          ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; demod_ob[13]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 153        ; 4A             ; dac_data[2]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; dac_data[0]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; key_sub                         ; input  ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; key_add                         ; input  ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; dac_data[3]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; dac_data[4]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; dac_data[6]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; demod_ob[2]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; demod_ob[24]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 122        ; 3B             ; demod_ob[8]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 62         ; 3A             ; demod_ob[16]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; demod_ob[12]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; demod_ob[29]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; sys_clk                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; dac_data[7]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVCMOS ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; demod_ob[26]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; dac_data[5]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W24      ; 258        ; 5B             ; key_sin_cos                     ; input  ; 3.3-V LVCMOS ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 55         ; 3A             ; demod_ob[14]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; demod_ob[21]                    ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVCMOS ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; demod_ob[7]                     ; output ; 3.3-V LVCMOS ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; sys_rst_n                       ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |costas                                                                                                                                 ; 1105.5 (0.5)         ; 1642.5 (0.5)                     ; 538.0 (0.0)                                       ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 1588 (1)            ; 2662 (0)                  ; 0 (0)         ; 581632            ; 71    ; 68         ; 52   ; 0            ; |costas                                                                                                                                                                                                                                                                                                                                            ; costas                                  ; work         ;
;    |FIR_lpf:FIR_lpf_inst1|                                                                                                              ; 159.5 (0.0)          ; 186.5 (0.0)                      ; 27.0 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 280 (0)             ; 139 (0)                   ; 0 (0)         ; 0                 ; 0     ; 33         ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst1                                                                                                                                                                                                                                                                                                                      ; FIR_lpf                                 ; FIR_lpf      ;
;       |FIR_lpf_0002:fir_lpf_inst|                                                                                                       ; 159.5 (0.0)          ; 186.5 (0.0)                      ; 27.0 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 280 (0)             ; 139 (0)                   ; 0 (0)         ; 0                 ; 0     ; 33         ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst                                                                                                                                                                                                                                                                                            ; FIR_lpf_0002                            ; fir_lpf      ;
;          |FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|                                                                                       ; 159.5 (0.0)          ; 186.5 (0.0)                      ; 27.0 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 280 (0)             ; 139 (0)                   ; 0 (0)         ; 0                 ; 0     ; 33         ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst                                                                                                                                                                                                                                                     ; FIR_lpf_0002_ast                        ; fir_lpf      ;
;             |FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|                                                                    ; 159.5 (138.2)        ; 171.5 (140.2)                    ; 12.0 (2.1)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 280 (278)           ; 107 (82)                  ; 0 (0)         ; 0                 ; 0     ; 33         ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                              ; FIR_lpf_0002_rtl_core                   ; fir_lpf      ;
;                |altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|                                                                      ; 20.5 (0.0)           ; 22.5 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem                                                                                                                                            ; altera_syncram                          ; work         ;
;                   |altera_syncram_1mu3:auto_generated|                                                                                  ; 20.5 (0.0)           ; 22.5 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated                                                                                                         ; altera_syncram_1mu3                     ; work         ;
;                      |altsyncram_4qb4:altsyncram1|                                                                                      ; 20.5 (20.5)          ; 22.5 (22.5)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1                                                                             ; altsyncram_4qb4                         ; work         ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_11|                                                                                   ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11                                                                                                                                                         ; dspba_delay                             ; fir_lpf      ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_12|                                                                                   ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_12                                                                                                                                                         ; dspba_delay                             ; fir_lpf      ;
;                |dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|                                                                            ; 0.8 (0.8)            ; 7.8 (7.8)                        ; 6.9 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11                                                                                                                                                  ; dspba_delay                             ; fir_lpf      ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; 0.0 (0.0)            ; 15.0 (15.0)                      ; 15.0 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                      ; auk_dspip_avalon_streaming_source_hpfir ; fir_lpf      ;
;    |FIR_lpf:FIR_lpf_inst2|                                                                                                              ; 159.6 (0.0)          ; 187.6 (0.0)                      ; 28.0 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 279 (0)             ; 137 (0)                   ; 0 (0)         ; 0                 ; 0     ; 33         ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst2                                                                                                                                                                                                                                                                                                                      ; FIR_lpf                                 ; FIR_lpf      ;
;       |FIR_lpf_0002:fir_lpf_inst|                                                                                                       ; 159.6 (0.0)          ; 187.6 (0.0)                      ; 28.0 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 279 (0)             ; 137 (0)                   ; 0 (0)         ; 0                 ; 0     ; 33         ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst                                                                                                                                                                                                                                                                                            ; FIR_lpf_0002                            ; fir_lpf      ;
;          |FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|                                                                                       ; 159.6 (0.0)          ; 187.6 (0.0)                      ; 28.0 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 279 (0)             ; 137 (0)                   ; 0 (0)         ; 0                 ; 0     ; 33         ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst                                                                                                                                                                                                                                                     ; FIR_lpf_0002_ast                        ; fir_lpf      ;
;             |FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|                                                                    ; 159.7 (139.2)        ; 173.2 (141.7)                    ; 13.5 (2.5)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 279 (278)           ; 105 (82)                  ; 0 (0)         ; 0                 ; 0     ; 33         ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                              ; FIR_lpf_0002_rtl_core                   ; fir_lpf      ;
;                |altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|                                                                      ; 20.5 (0.0)           ; 22.5 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem                                                                                                                                            ; altera_syncram                          ; work         ;
;                   |altera_syncram_1mu3:auto_generated|                                                                                  ; 20.5 (0.0)           ; 22.5 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated                                                                                                         ; altera_syncram_1mu3                     ; work         ;
;                      |altsyncram_4qb4:altsyncram1|                                                                                      ; 20.5 (20.5)          ; 22.5 (22.5)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1                                                                             ; altsyncram_4qb4                         ; work         ;
;                |dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|                                                                            ; 0.0 (0.0)            ; 9.0 (9.0)                        ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11                                                                                                                                                  ; dspba_delay                             ; fir_lpf      ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; -0.1 (-0.1)          ; 14.4 (14.4)                      ; 14.5 (14.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                      ; auk_dspip_avalon_streaming_source_hpfir ; fir_lpf      ;
;    |LoopFilter:LoopFilter_inst|                                                                                                         ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|LoopFilter:LoopFilter_inst                                                                                                                                                                                                                                                                                                                 ; LoopFilter                              ; work         ;
;    |NCO:u2|                                                                                                                             ; 91.3 (0.0)           ; 136.0 (0.0)                      ; 44.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 166 (0)             ; 270 (0)                   ; 0 (0)         ; 73728             ; 9     ; 0          ; 0    ; 0            ; |costas|NCO:u2                                                                                                                                                                                                                                                                                                                                     ; NCO                                     ; NCO          ;
;       |NCO_nco_ii_0:nco_ii_0|                                                                                                           ; 91.3 (0.0)           ; 136.0 (0.0)                      ; 44.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 166 (0)             ; 270 (0)                   ; 0 (0)         ; 73728             ; 9     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                                               ; NCO_nco_ii_0                            ; NCO          ;
;          |asj_altqmcpipe:ux000|                                                                                                         ; 20.0 (4.0)           ; 32.0 (16.0)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 68 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                          ; asj_altqmcpipe                          ; NCO          ;
;             |lpm_add_sub:acc|                                                                                                           ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                          ; lpm_add_sub                             ; work         ;
;                |add_sub_hth:auto_generated|                                                                                             ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                                                               ; add_sub_hth                             ; work         ;
;          |asj_dxx:ux002|                                                                                                                ; 10.0 (10.0)          ; 16.0 (16.0)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                                                                                                 ; asj_dxx                                 ; NCO          ;
;          |asj_dxx_g:ux001|                                                                                                              ; 7.0 (7.0)            ; 10.0 (10.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                               ; asj_dxx_g                               ; NCO          ;
;          |asj_gar:ux007|                                                                                                                ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007                                                                                                                                                                                                                                                                                                 ; asj_gar                                 ; NCO          ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 9     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                       ; asj_nco_as_m_cen                        ; NCO          ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 9     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                      ; altsyncram                              ; work         ;
;                |altsyncram_mtf1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 9     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_mtf1:auto_generated                                                                                                                                                                                                                       ; altsyncram_mtf1                         ; work         ;
;          |asj_nco_as_m_cen:ux0121|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121                                                                                                                                                                                                                                                                                       ; asj_nco_as_m_cen                        ; NCO          ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                      ; altsyncram                              ; work         ;
;                |altsyncram_htf1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_htf1:auto_generated                                                                                                                                                                                                                       ; altsyncram_htf1                         ; work         ;
;          |asj_nco_fxx:ux003|                                                                                                            ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003                                                                                                                                                                                                                                                                                             ; asj_nco_fxx                             ; NCO          ;
;             |lpm_add_sub:acc|                                                                                                           ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc                                                                                                                                                                                                                                                                             ; lpm_add_sub                             ; work         ;
;                |add_sub_q0h:auto_generated|                                                                                             ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_q0h:auto_generated                                                                                                                                                                                                                                                  ; add_sub_q0h                             ; work         ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 5.0 (5.0)            ; 5.7 (5.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                          ; asj_nco_mob_rw                          ; NCO          ;
;          |asj_nco_pxx:ux004|                                                                                                            ; 6.3 (0.0)            ; 9.5 (2.0)                        ; 3.2 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 19 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                                                                             ; asj_nco_pxx                             ; NCO          ;
;             |lpm_add_sub:acc|                                                                                                           ; 6.3 (0.0)            ; 7.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                                                                             ; lpm_add_sub                             ; work         ;
;                |add_sub_t0h:auto_generated|                                                                                             ; 6.3 (6.3)            ; 7.5 (7.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_t0h:auto_generated                                                                                                                                                                                                                                                  ; add_sub_t0h                             ; work         ;
;          |segment_arr_tdl:tdl|                                                                                                          ; 2.0 (2.0)            ; 6.7 (6.7)                        ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl                                                                                                                                                                                                                                                                                           ; segment_arr_tdl                         ; NCO          ;
;          |segment_sel:rot|                                                                                                              ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_sel:rot                                                                                                                                                                                                                                                                                               ; segment_sel                             ; NCO          ;
;          |sid_2c_1p:sid2c|                                                                                                              ; 11.5 (11.5)          ; 26.7 (26.7)                      ; 15.2 (15.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c                                                                                                                                                                                                                                                                                               ; sid_2c_1p                               ; NCO          ;
;    |NCO:u3|                                                                                                                             ; 47.7 (0.0)           ; 59.0 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 106 (0)                   ; 0 (0)         ; 73728             ; 9     ; 0          ; 0    ; 0            ; |costas|NCO:u3                                                                                                                                                                                                                                                                                                                                     ; NCO                                     ; NCO          ;
;       |NCO_nco_ii_0:nco_ii_0|                                                                                                           ; 47.7 (0.0)           ; 59.0 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 106 (0)                   ; 0 (0)         ; 73728             ; 9     ; 0          ; 0    ; 0            ; |costas|NCO:u3|NCO_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                                               ; NCO_nco_ii_0                            ; NCO          ;
;          |asj_gar:ux007|                                                                                                                ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007                                                                                                                                                                                                                                                                                                 ; asj_gar                                 ; NCO          ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 9     ; 0          ; 0    ; 0            ; |costas|NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                       ; asj_nco_as_m_cen                        ; NCO          ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 9     ; 0          ; 0    ; 0            ; |costas|NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                      ; altsyncram                              ; work         ;
;                |altsyncram_mtf1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 9     ; 0          ; 0    ; 0            ; |costas|NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_mtf1:auto_generated                                                                                                                                                                                                                       ; altsyncram_mtf1                         ; work         ;
;          |asj_nco_as_m_cen:ux0121|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121                                                                                                                                                                                                                                                                                       ; asj_nco_as_m_cen                        ; NCO          ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                      ; altsyncram                              ; work         ;
;                |altsyncram_htf1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_htf1:auto_generated                                                                                                                                                                                                                       ; altsyncram_htf1                         ; work         ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                          ; asj_nco_mob_rw                          ; NCO          ;
;          |asj_nco_pxx:ux004|                                                                                                            ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                                                                             ; asj_nco_pxx                             ; NCO          ;
;             |lpm_add_sub:acc|                                                                                                           ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                                                                             ; lpm_add_sub                             ; work         ;
;                |add_sub_t0h:auto_generated|                                                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_t0h:auto_generated                                                                                                                                                                                                                                                  ; add_sub_t0h                             ; work         ;
;          |segment_arr_tdl:tdl|                                                                                                          ; 2.3 (2.3)            ; 7.3 (7.3)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl                                                                                                                                                                                                                                                                                           ; segment_arr_tdl                         ; NCO          ;
;          |segment_sel:rot|                                                                                                              ; 7.5 (7.5)            ; 7.9 (7.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_sel:rot                                                                                                                                                                                                                                                                                               ; segment_sel                             ; NCO          ;
;          |sid_2c_1p:sid2c|                                                                                                              ; 20.3 (20.3)          ; 26.3 (26.3)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c                                                                                                                                                                                                                                                                                               ; sid_2c_1p                               ; NCO          ;
;    |add:add_inst2|                                                                                                                      ; 0.5 (0.5)            ; 4.0 (4.0)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|add:add_inst2                                                                                                                                                                                                                                                                                                                              ; add                                     ; work         ;
;    |bpsk:bpsk_inst|                                                                                                                     ; 162.0 (27.0)         ; 227.5 (27.5)                     ; 65.5 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 291 (44)            ; 401 (47)                  ; 0 (0)         ; 73728             ; 9     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst                                                                                                                                                                                                                                                                                                                             ; bpsk                                    ; work         ;
;       |NCO:u0|                                                                                                                          ; 58.9 (0.0)           ; 101.3 (0.0)                      ; 42.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 221 (0)                   ; 0 (0)         ; 73728             ; 9     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0                                                                                                                                                                                                                                                                                                                      ; NCO                                     ; NCO          ;
;          |NCO_nco_ii_0:nco_ii_0|                                                                                                        ; 58.9 (0.0)           ; 101.3 (0.0)                      ; 42.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 221 (0)                   ; 0 (0)         ; 73728             ; 9     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                                ; NCO_nco_ii_0                            ; NCO          ;
;             |asj_altqmcpipe:ux000|                                                                                                      ; 20.0 (4.0)           ; 29.0 (13.0)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 68 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                           ; asj_altqmcpipe                          ; NCO          ;
;                |lpm_add_sub:acc|                                                                                                        ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                           ; lpm_add_sub                             ; work         ;
;                   |add_sub_hth:auto_generated|                                                                                          ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                                                ; add_sub_hth                             ; work         ;
;             |asj_dxx:ux002|                                                                                                             ; 10.9 (10.9)          ; 15.8 (15.8)                      ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                                                                                  ; asj_dxx                                 ; NCO          ;
;             |asj_gar:ux007|                                                                                                             ; 6.0 (6.0)            ; 6.2 (6.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007                                                                                                                                                                                                                                                                                  ; asj_gar                                 ; NCO          ;
;             |asj_nco_as_m_cen:ux0120|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 9     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                        ; asj_nco_as_m_cen                        ; NCO          ;
;                |altsyncram:altsyncram_component0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 9     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                       ; altsyncram                              ; work         ;
;                   |altsyncram_mtf1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 9     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_mtf1:auto_generated                                                                                                                                                                                                        ; altsyncram_mtf1                         ; work         ;
;             |asj_nco_as_m_cen:ux0121|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121                                                                                                                                                                                                                                                                        ; asj_nco_as_m_cen                        ; NCO          ;
;                |altsyncram:altsyncram_component0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0                                                                                                                                                                                                                                       ; altsyncram                              ; work         ;
;                   |altsyncram_htf1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_htf1:auto_generated                                                                                                                                                                                                        ; altsyncram_htf1                         ; work         ;
;             |asj_nco_mob_rw:ux122|                                                                                                      ; -0.1 (-0.1)          ; 4.8 (4.8)                        ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                           ; asj_nco_mob_rw                          ; NCO          ;
;             |asj_nco_pxx:ux004|                                                                                                         ; 1.0 (0.0)            ; 9.0 (2.0)                        ; 8.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 20 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                                                              ; asj_nco_pxx                             ; NCO          ;
;                |lpm_add_sub:acc|                                                                                                        ; 1.0 (0.0)            ; 7.0 (0.0)                        ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                   |add_sub_t0h:auto_generated|                                                                                          ; 1.0 (1.0)            ; 7.0 (7.0)                        ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_t0h:auto_generated                                                                                                                                                                                                                                   ; add_sub_t0h                             ; work         ;
;             |segment_arr_tdl:tdl|                                                                                                       ; 0.3 (0.3)            ; 7.5 (7.5)                        ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl                                                                                                                                                                                                                                                                            ; segment_arr_tdl                         ; NCO          ;
;             |segment_sel:rot|                                                                                                           ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot                                                                                                                                                                                                                                                                                ; segment_sel                             ; NCO          ;
;             |sid_2c_1p:sid2c|                                                                                                           ; 15.5 (15.5)          ; 23.8 (23.8)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c                                                                                                                                                                                                                                                                                ; sid_2c_1p                               ; NCO          ;
;       |NCO:u1|                                                                                                                          ; 25.1 (0.0)           ; 43.8 (0.0)                       ; 18.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u1                                                                                                                                                                                                                                                                                                                      ; NCO                                     ; NCO          ;
;          |NCO_nco_ii_0:nco_ii_0|                                                                                                        ; 25.1 (0.0)           ; 43.8 (0.0)                       ; 18.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                                ; NCO_nco_ii_0                            ; NCO          ;
;             |asj_nco_fxx:ux003|                                                                                                         ; 6.0 (0.0)            ; 13.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003                                                                                                                                                                                                                                                                              ; asj_nco_fxx                             ; NCO          ;
;                |lpm_add_sub:acc|                                                                                                        ; 6.0 (0.0)            ; 13.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc                                                                                                                                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                   |add_sub_q0h:auto_generated|                                                                                          ; 6.0 (6.0)            ; 13.0 (13.0)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_q0h:auto_generated                                                                                                                                                                                                                                   ; add_sub_q0h                             ; work         ;
;             |asj_nco_mob_rw:ux122|                                                                                                      ; -0.3 (-0.3)          ; 4.8 (4.8)                        ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                           ; asj_nco_mob_rw                          ; NCO          ;
;             |asj_nco_pxx:ux004|                                                                                                         ; 1.0 (0.0)            ; 2.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                                                              ; asj_nco_pxx                             ; NCO          ;
;                |lpm_add_sub:acc|                                                                                                        ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                   |add_sub_t0h:auto_generated|                                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_t0h:auto_generated                                                                                                                                                                                                                                   ; add_sub_t0h                             ; work         ;
;             |segment_arr_tdl:tdl|                                                                                                       ; 0.0 (0.0)            ; 5.0 (5.0)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl                                                                                                                                                                                                                                                                            ; segment_arr_tdl                         ; NCO          ;
;             |segment_sel:rot|                                                                                                           ; 18.4 (18.4)          ; 18.4 (18.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_sel:rot                                                                                                                                                                                                                                                                                ; segment_sel                             ; NCO          ;
;       |key_filter:key_filter_inst1|                                                                                                     ; 18.0 (18.0)          ; 19.0 (19.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|key_filter:key_filter_inst1                                                                                                                                                                                                                                                                                                 ; key_filter                              ; work         ;
;       |key_filter:key_filter_inst2|                                                                                                     ; 18.0 (18.0)          ; 19.0 (19.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|key_filter:key_filter_inst2                                                                                                                                                                                                                                                                                                 ; key_filter                              ; work         ;
;       |random_seq:random_seq_inst|                                                                                                      ; 15.0 (15.0)          ; 17.0 (17.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|bpsk:bpsk_inst|random_seq:random_seq_inst                                                                                                                                                                                                                                                                                                  ; random_seq                              ; work         ;
;    |mul:mul_inst1|                                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |costas|mul:mul_inst1                                                                                                                                                                                                                                                                                                                              ; mul                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |costas|mul:mul_inst1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                  ; lpm_mult                                ; work         ;
;          |mult_2jq:auto_generated|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |costas|mul:mul_inst1|lpm_mult:lpm_mult_component|mult_2jq:auto_generated                                                                                                                                                                                                                                                                          ; mult_2jq                                ; work         ;
;    |mul:mul_inst2|                                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |costas|mul:mul_inst2                                                                                                                                                                                                                                                                                                                              ; mul                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |costas|mul:mul_inst2|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                  ; lpm_mult                                ; work         ;
;          |mult_2jq:auto_generated|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |costas|mul:mul_inst2|lpm_mult:lpm_mult_component|mult_2jq:auto_generated                                                                                                                                                                                                                                                                          ; mult_2jq                                ; work         ;
;    |phase_detect:phase_detect_inst|                                                                                                     ; 15.4 (15.4)          ; 15.4 (15.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|phase_detect:phase_detect_inst                                                                                                                                                                                                                                                                                                             ; phase_detect                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 64.5 (0.5)           ; 72.5 (0.5)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (1)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 64.0 (0.0)           ; 72.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 64.0 (0.0)           ; 72.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 64.0 (1.6)           ; 72.0 (2.7)                       ; 8.0 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (1)              ; 94 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 62.4 (0.0)           ; 69.3 (0.0)                       ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 62.4 (42.2)          ; 69.3 (46.7)                      ; 6.9 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (56)             ; 89 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 9.3 (9.3)            ; 10.3 (10.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.9 (10.9)          ; 12.3 (12.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                          ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 388.5 (4.2)          ; 737.5 (76.3)                     ; 350.0 (72.1)                                      ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 348 (2)             ; 1445 (176)                ; 0 (0)         ; 360448            ; 44    ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                           ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 384.3 (0.0)          ; 661.2 (0.0)                      ; 277.9 (0.0)                                       ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 346 (0)             ; 1269 (0)                  ; 0 (0)         ; 360448            ; 44    ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                      ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 384.3 (65.3)         ; 661.2 (218.4)                    ; 277.9 (153.1)                                     ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 346 (68)            ; 1269 (442)                ; 0 (0)         ; 360448            ; 44    ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                     ; work         ;
;             |LPM_SHIFTREG:segment_offset_config_deserialize|                                                                            ; 3.1 (3.1)            ; 3.2 (3.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize                                                                                                                                                                                 ; LPM_SHIFTREG                            ; work         ;
;             |LPM_SHIFTREG:status_register|                                                                                              ; 9.0 (9.0)            ; 9.2 (9.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:status_register                                                                                                                                                                                                   ; LPM_SHIFTREG                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 26.3 (25.7)          ; 31.5 (30.8)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.6 (0.0)            ; 0.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                              ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 360448            ; 44    ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                              ; work         ;
;                |altsyncram_8884:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 360448            ; 44    ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8884:auto_generated                                                                                                                                                 ; altsyncram_8884                         ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4.0 (4.0)            ; 7.3 (7.3)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 46.0 (46.0)          ; 56.0 (56.0)                      ; 10.0 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (84)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                      ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 118.5 (0.5)          ; 222.7 (0.5)                      ; 104.1 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 108 (1)             ; 463 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                         ; work         ;
;                |LPM_SHIFTREG:trigger_config_deserialize|                                                                                ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|LPM_SHIFTREG:trigger_config_deserialize                                                                                                                                                            ; LPM_SHIFTREG                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 100.4 (0.0)          ; 203.7 (0.0)                      ; 103.3 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (0)              ; 447 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger       ; work         ;
;                   |LPM_SHIFTREG:trigger_condition_deserialize|                                                                          ; 39.4 (39.4)          ; 112.2 (112.2)                    ; 72.8 (72.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 271 (271)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize                                                                  ; LPM_SHIFTREG                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 61.0 (0.0)           ; 91.5 (0.0)                       ; 30.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (0)              ; 176 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                               ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 16.4 (12.2)          ; 16.5 (12.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                ; work         ;
;                   |LPM_SHIFTREG:trigger_config_deserialize|                                                                             ; 3.5 (3.5)            ; 4.3 (4.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|LPM_SHIFTREG:trigger_config_deserialize                                                                                              ; LPM_SHIFTREG                            ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 96.2 (5.3)           ; 96.2 (5.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (10)             ; 165 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                  ; work         ;
;                |LPM_SHIFTREG:info_data_shift_out|                                                                                       ; 12.3 (12.3)          ; 12.5 (12.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out                                                                                                              ; LPM_SHIFTREG                            ; work         ;
;                |LPM_SHIFTREG:ram_data_shift_out|                                                                                        ; 44.0 (44.0)          ; 44.0 (44.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 88 (88)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out                                                                                                               ; LPM_SHIFTREG                            ; work         ;
;                |LPM_SHIFTREG:status_data_shift_out|                                                                                     ; 13.0 (13.0)          ; 13.0 (13.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:status_data_shift_out                                                                                                            ; LPM_SHIFTREG                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7.7 (0.0)            ; 7.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                             ; work         ;
;                   |cntr_d9i:auto_generated|                                                                                             ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated                                                             ; cntr_d9i                                ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                             ; work         ;
;                   |cntr_82j:auto_generated|                                                                                             ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                      ; cntr_82j                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                             ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                            ; cntr_29i                                ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                             ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 15.3 (15.3)          ; 16.8 (16.8)                      ; 2.5 (2.5)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |costas|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                         ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name         ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; dac_pd       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dac_clk      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dac_data[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dac_data[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dac_data[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dac_data[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dac_data[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dac_data[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dac_data[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dac_data[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[16] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[17] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[18] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[19] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[20] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[21] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[22] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[23] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[24] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[25] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[26] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[27] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[28] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[29] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[30] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[31] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[32] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[33] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[34] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[35] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; demod_ob[36] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sys_clk      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; sys_rst_n    ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key_sin_cos  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key_add      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key_sub      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                            ;
+---------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                         ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------+-------------------+---------+
; sys_clk                                                                                     ;                   ;         ;
;      - bpsk:bpsk_inst|random_seq:random_seq_inst|clk_flag                                   ; 0                 ; 0       ;
; sys_rst_n                                                                                   ;                   ;         ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[1]  ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[2]  ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]  ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[4]  ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[5]  ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[6]  ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[7]  ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[8]  ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[9]  ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[12] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[13] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[14] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[15] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[16] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[17] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[18] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[19] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[20] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[21] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[22] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[23] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[24] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[25] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[26] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[27] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[28] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[29] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[30] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[31] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[1][14] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[1][15] ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[1]                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[2]                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[4]                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[5]                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[6]                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[7]                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[8]                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[9]                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]    ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]                          ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]                          ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[0]                          ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[2]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[2]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[2]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[2]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[3]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[3]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[3]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[3]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[4]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[4]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[4]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[4]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[5]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[5]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[5]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[5]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[6]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[6]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[6]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[6]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[7]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[7]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[7]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[7]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[8]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[8]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[8]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[8]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[9]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[9]                           ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]           ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]           ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[0]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[0]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[0]           ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[0]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[0]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]           ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]           ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[1]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[1]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[1]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[1]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[2]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[2]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[2]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[2]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[3]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[3]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[3]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[3]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[4]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[4]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[4]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[4]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[5]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[5]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[5]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[5]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[6]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[6]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[6]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[6]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[7]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[7]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[7]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[7]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[8]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[8]             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[8]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[8]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[9]            ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[9]            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                   ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                   ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                   ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[2]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[2]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[8]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[12]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[6]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[5]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[4]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[3]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[1]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[0]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[8]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[7]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[6]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[5]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[4]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[3]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[1]                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[0]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]    ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]    ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[0]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[0]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]    ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[8]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[7]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[6]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[5]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[4]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[3]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[2]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[1]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[8]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[7]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[6]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[5]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[4]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[3]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[2]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[1]               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]    ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]    ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                   ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                   ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                   ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]    ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]    ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]    ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]    ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]    ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                   ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                   ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                   ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[14]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[15]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[16]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[17]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[18]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[19]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[20]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[21]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[22]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[23]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[24]                ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]    ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]    ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[25]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[26]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[27]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[28]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[29]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[30]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[31]                ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]       ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[2][14] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]       ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[2][15] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]    ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]    ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]    ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][2]                   ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]                   ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][0]                   ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[1][10]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[0]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[7]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][2]    ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][0]    ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]    ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][2]    ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[18]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[16]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[3][10]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[14]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[12]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[8]                                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[6]                                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[0]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[0]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[0]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[0]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[1]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[1]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[1]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[1]                           ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                  ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[6]                  ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                  ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[8]                  ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                  ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[12]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[14]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[16]                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[5]                       ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                      ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                      ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                      ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[16]                      ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[2][10]                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[15]                      ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[14]                      ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[13]                      ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[12]                      ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[11]                      ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[10]                      ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[9]                       ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[8]                       ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[7]                       ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[6]                       ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[3][15] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[3][14] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[18]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[5]        ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]       ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[6]        ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[7]        ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[8]        ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[9]        ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[0]  ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[0][14] ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[10]       ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[11]       ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[12]       ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[13]       ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[14]       ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[15]       ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[16]       ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]         ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]         ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                            ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                             ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                             ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]                          ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]                          ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[0]                          ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[0]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[0]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[0]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[0]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[1]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[1]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[1]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[1]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[2]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[2]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[2]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[2]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[3]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[3]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[3]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[3]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[4]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[4]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[4]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[4]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[5]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[5]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[5]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[5]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[6]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[6]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[6]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[6]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[7]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[7]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[7]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[7]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[8]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[8]                            ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[8]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[8]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[9]                           ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[9]                           ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                             ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                   ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                   ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                   ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[0]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[0]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[8]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[7]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[6]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[5]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[4]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[3]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[2]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[1]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[8]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[7]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[6]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[5]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[4]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[3]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[2]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[1]                              ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                   ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                   ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                   ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                   ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                   ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                   ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][2]                   ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]                   ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][0]                   ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                               ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                 ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                               ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                               ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[2]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[3]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[4]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[5]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[6]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[0]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[1]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[7]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[2]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[4]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[5]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[3]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[7]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[0]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[1]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[6]                 ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[7]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[6]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[5]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[4]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[2]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[1]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[0]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[3]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[2]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[1]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[0]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[7]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[6]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[5]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[4]                                ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[3]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[9]                                ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[9]                 ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[9]                 ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[9]                                ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                             ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|random_seq:random_seq_inst|clk_flag                                   ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~0                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~1                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~2                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~3                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~5                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~6                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~7                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~8                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~9                              ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]~SCLR_LUT               ; 1                 ; 0       ;
;      - NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[0][10]~feeder         ; 1                 ; 0       ;
; key_sin_cos                                                                                 ;                   ;         ;
;      - bpsk:bpsk_inst|pha_word_i[14]~feeder                                                 ; 1                 ; 0       ;
; key_add                                                                                     ;                   ;         ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[7]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[19]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[18]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[17]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[16]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[15]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[13]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[12]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[11]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[10]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[9]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[8]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[1]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[6]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[5]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[4]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[3]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[2]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[14]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst1|cnt_20ms[0]                               ; 1                 ; 0       ;
; key_sub                                                                                     ;                   ;         ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[4]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[3]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[11]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[12]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[13]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[14]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[16]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[17]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[2]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[1]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[0]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[18]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[7]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[8]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[19]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[15]                              ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[6]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[9]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[5]                               ; 1                 ; 0       ;
;      - bpsk:bpsk_inst|key_filter:key_filter_inst2|cnt_20ms[10]                              ; 1                 ; 0       ;
+---------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location            ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11|delay_signals[0][0]                                                                                                                                                     ; FF_X55_Y28_N25      ; 68      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_12|delay_signals[0][0]                                                                                                                                                     ; FF_X33_Y19_N1       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_sticky_ena_q[0]                                                                                                                                                                    ; FF_X46_Y29_N11      ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[36]                                                                                                                                                                                                         ; FF_X17_Y7_N50       ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_sticky_ena_q[0]                                                                                                                                                                    ; FF_X25_Y25_N2       ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3       ; 719     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3       ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; bpsk:bpsk_inst|fre_word~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X63_Y22_N3  ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; bpsk:bpsk_inst|random_seq:random_seq_inst|Equal1~3                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y20_N42 ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; bpsk:bpsk_inst|random_seq:random_seq_inst|clk_flag                                                                                                                                                                                                                                                                                                         ; FF_X37_Y20_N14      ; 5       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; bpsk:bpsk_inst|random_seq:random_seq_inst|seq_result                                                                                                                                                                                                                                                                                                       ; FF_X35_Y18_N26      ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; key_add                                                                                                                                                                                                                                                                                                                                                    ; PIN_AH17            ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; key_sub                                                                                                                                                                                                                                                                                                                                                    ; PIN_AH16            ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X2_Y4_N26        ; 26      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; LABCELL_X1_Y3_N33   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X2_Y2_N30   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                           ; LABCELL_X2_Y4_N3    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                             ; FF_X4_Y2_N2         ; 51      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ; FF_X4_Y2_N26        ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                             ; MLABCELL_X3_Y2_N36  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0                             ; LABCELL_X2_Y2_N15   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1              ; LABCELL_X1_Y3_N27   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; LABCELL_X2_Y4_N27   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; MLABCELL_X3_Y4_N27  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X2_Y2_N23        ; 16      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X2_Y2_N8         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X2_Y4_N32        ; 55      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X2_Y4_N39   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X1_Y3_N14        ; 57      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y4_N48   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                      ; LABCELL_X11_Y5_N24  ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                      ; LABCELL_X11_Y5_N27  ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                       ; FF_X6_Y3_N23        ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                    ; FF_X11_Y5_N13       ; 48      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                          ; LABCELL_X1_Y1_N6    ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                   ; LABCELL_X11_Y6_N39  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                    ; LABCELL_X4_Y3_N48   ; 36      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                    ; LABCELL_X2_Y5_N0    ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                      ; FF_X2_Y3_N44        ; 502     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                            ; LABCELL_X2_Y5_N9    ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]~1                                                                                                                                                                                              ; LABCELL_X4_Y5_N0    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]~1                                                                                                                                                                                        ; LABCELL_X10_Y7_N57  ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                 ; LABCELL_X9_Y7_N15   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                  ; LABCELL_X11_Y6_N24  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                 ; LABCELL_X10_Y6_N33  ; 39      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                      ; MLABCELL_X6_Y3_N3   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                            ; MLABCELL_X6_Y3_N6   ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated|cout_actual                                                                 ; LABCELL_X7_Y5_N24   ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|cout_actual                                                                                ; MLABCELL_X6_Y3_N54  ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                   ; LABCELL_X4_Y3_N36   ; 2       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                             ; MLABCELL_X6_Y3_N51  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                ; LABCELL_X4_Y3_N0    ; 87      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                  ; MLABCELL_X6_Y3_N18  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                         ; LABCELL_X4_Y3_N6    ; 2       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                      ; LABCELL_X4_Y3_N9    ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                         ; MLABCELL_X6_Y3_N48  ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~5                                                                                                                                                                                                             ; LABCELL_X1_Y1_N48   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~1                                                                                                                                                                                                        ; LABCELL_X1_Y1_N15   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                          ; LABCELL_X4_Y3_N21   ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                                                                  ; MLABCELL_X3_Y3_N54  ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]~0                                                                                                                                                                                                                           ; LABCELL_X2_Y5_N30   ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                     ; LABCELL_X4_Y3_N39   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                              ; MLABCELL_X6_Y3_N9   ; 297     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                                                                                                                                    ; PIN_V11             ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                                                                                                                                    ; PIN_V11             ; 2194    ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sys_rst_n                                                                                                                                                                                                                                                                                                                                                  ; PIN_Y24             ; 496     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                                                                                                                                                                                                                                                                                                  ; PIN_Y24             ; 768     ; Async. clear                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                          ;
+-----------+----------+---------+----------------------+------------------+---------------------------+
; Name      ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------+----------+---------+----------------------+------------------+---------------------------+
; sys_clk   ; PIN_V11  ; 2194    ; Global Clock         ; GCLK6            ; --                        ;
; sys_rst_n ; PIN_Y24  ; 768     ; Global Clock         ; GCLK9            ; --                        ;
+-----------+----------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                  ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------+---------+
; altera_internal_jtag~TCKUTAP                                                                                          ; 719     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; 502     ;
+-----------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Single Clock ; 31           ; 36           ; 31           ; 36           ; yes                    ; no                      ; no                     ; yes                     ; 1116   ; 31                          ; 36                          ; 31                          ; 36                          ; 1116                ; 0           ; 36         ; None                 ; LAB_X47_Y35_N0, LAB_X47_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                      ;                 ;                 ;          ;                        ;                       ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_1mu3:auto_generated|altsyncram_4qb4:altsyncram1|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Single Clock ; 31           ; 36           ; 31           ; 36           ; yes                    ; no                      ; no                     ; yes                     ; 1116   ; 31                          ; 36                          ; 31                          ; 36                          ; 1116                ; 0           ; 36         ; None                 ; LAB_X25_Y30_N0, LAB_X25_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                      ;                 ;                 ;          ;                        ;                       ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_mtf1:auto_generated|ALTSYNCRAM                                                                                                                                                  ; AUTO ; ROM              ; Single Clock ; 4096         ; 9            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 36864  ; 4096                        ; 9                           ; --                          ; --                          ; 36864               ; 9           ; 0          ; NCO_nco_ii_0_sin.hex ; M10K_X38_Y25_N0, M10K_X41_Y26_N0, M10K_X41_Y27_N0, M10K_X26_Y25_N0, M10K_X41_Y25_N0, M10K_X38_Y27_N0, M10K_X26_Y27_N0, M10K_X38_Y26_N0, M10K_X26_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; NCO:u2|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_htf1:auto_generated|ALTSYNCRAM                                                                                                                                                  ; AUTO ; ROM              ; Single Clock ; 4096         ; 9            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 36864  ; 4096                        ; 9                           ; --                          ; --                          ; 36864               ; 9           ; 0          ; NCO_nco_ii_0_cos.hex ; M10K_X38_Y25_N0, M10K_X41_Y26_N0, M10K_X41_Y27_N0, M10K_X26_Y25_N0, M10K_X41_Y25_N0, M10K_X38_Y27_N0, M10K_X26_Y27_N0, M10K_X38_Y26_N0, M10K_X26_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_mtf1:auto_generated|ALTSYNCRAM                                                                                                                                                  ; AUTO ; ROM              ; Single Clock ; 4096         ; 9            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 36864  ; 4096                        ; 9                           ; --                          ; --                          ; 36864               ; 9           ; 0          ; NCO_nco_ii_0_sin.hex ; M10K_X38_Y23_N0, M10K_X38_Y22_N0, M10K_X38_Y20_N0, M10K_X41_Y24_N0, M10K_X38_Y24_N0, M10K_X41_Y23_N0, M10K_X41_Y21_N0, M10K_X41_Y22_N0, M10K_X41_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; NCO:u3|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_htf1:auto_generated|ALTSYNCRAM                                                                                                                                                  ; AUTO ; ROM              ; Single Clock ; 4096         ; 9            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 36864  ; 4096                        ; 9                           ; --                          ; --                          ; 36864               ; 9           ; 0          ; NCO_nco_ii_0_cos.hex ; M10K_X38_Y23_N0, M10K_X38_Y22_N0, M10K_X38_Y20_N0, M10K_X41_Y24_N0, M10K_X38_Y24_N0, M10K_X41_Y23_N0, M10K_X41_Y21_N0, M10K_X41_Y22_N0, M10K_X41_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_mtf1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; ROM              ; Single Clock ; 4096         ; 9            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 36864  ; 4096                        ; 9                           ; --                          ; --                          ; 36864               ; 9           ; 0          ; NCO_nco_ii_0_sin.hex ; M10K_X58_Y25_N0, M10K_X58_Y27_N0, M10K_X49_Y27_N0, M10K_X49_Y24_N0, M10K_X58_Y26_N0, M10K_X49_Y28_N0, M10K_X58_Y24_N0, M10K_X49_Y26_N0, M10K_X49_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; bpsk:bpsk_inst|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_htf1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; ROM              ; Single Clock ; 4096         ; 9            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 36864  ; 4096                        ; 9                           ; --                          ; --                          ; 36864               ; 9           ; 0          ; NCO_nco_ii_0_cos.hex ; M10K_X58_Y25_N0, M10K_X58_Y27_N0, M10K_X49_Y27_N0, M10K_X49_Y24_N0, M10K_X58_Y26_N0, M10K_X49_Y28_N0, M10K_X58_Y24_N0, M10K_X49_Y26_N0, M10K_X49_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8884:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 88           ; 4096         ; 88           ; yes                    ; no                      ; yes                    ; no                      ; 360448 ; 4096                        ; 88                          ; 4096                        ; 88                          ; 360448              ; 44          ; 0          ; None                 ; M10K_X26_Y13_N0, M10K_X38_Y4_N0, M10K_X5_Y14_N0, M10K_X26_Y9_N0, M10K_X26_Y4_N0, M10K_X26_Y7_N0, M10K_X26_Y11_N0, M10K_X38_Y2_N0, M10K_X38_Y1_N0, M10K_X14_Y1_N0, M10K_X26_Y1_N0, M10K_X14_Y2_N0, M10K_X5_Y2_N0, M10K_X26_Y2_N0, M10K_X14_Y4_N0, M10K_X38_Y3_N0, M10K_X14_Y3_N0, M10K_X5_Y1_N0, M10K_X26_Y3_N0, M10K_X5_Y5_N0, M10K_X5_Y11_N0, M10K_X26_Y5_N0, M10K_X5_Y12_N0, M10K_X14_Y10_N0, M10K_X5_Y7_N0, M10K_X5_Y6_N0, M10K_X26_Y6_N0, M10K_X5_Y3_N0, M10K_X5_Y8_N0, M10K_X5_Y9_N0, M10K_X14_Y11_N0, M10K_X5_Y13_N0, M10K_X14_Y9_N0, M10K_X14_Y5_N0, M10K_X14_Y14_N0, M10K_X5_Y10_N0, M10K_X14_Y7_N0, M10K_X26_Y10_N0, M10K_X26_Y8_N0, M10K_X14_Y8_N0, M10K_X14_Y6_N0, M10K_X14_Y13_N0, M10K_X5_Y4_N0, M10K_X14_Y12_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------+
; Fitter DSP Block Usage Summary                          ;
+-------------------------------------------+-------------+
; Statistic                                 ; Number Used ;
+-------------------------------------------+-------------+
; Two Independent 18x18                     ; 4           ;
; Sum of two 18x18 with systolic register   ; 64          ;
; Total number of DSP blocks                ; 68          ;
;                                           ;             ;
; Fixed Point Signed Multiplier             ; 132         ;
; Fixed Point Dedicated Coefficient Storage ; 130         ;
; Fixed Point Dedicated Output Adder Chain  ; 60          ;
+-------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                     ; Mode                                    ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult0~mac  ; Two Independent 18x18                   ; DSP_X32_Y10_N0 ; Mixed               ; --                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; yes                           ; no                           ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult34~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y37_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult2~mac  ; Sum of two 18x18 with systolic register ; DSP_X54_Y4_N0  ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult36~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y39_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult4~mac  ; Sum of two 18x18 with systolic register ; DSP_X54_Y6_N0  ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; mul:mul_inst1|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|Mult0~mac                                                                              ; Two Independent 18x18                   ; DSP_X32_Y35_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult38~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y41_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult6~mac  ; Sum of two 18x18 with systolic register ; DSP_X54_Y8_N0  ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult40~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y43_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult8~mac  ; Sum of two 18x18 with systolic register ; DSP_X54_Y10_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult42~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y45_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult10~mac ; Sum of two 18x18 with systolic register ; DSP_X54_Y12_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult44~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y47_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult12~mac ; Sum of two 18x18 with systolic register ; DSP_X54_Y14_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult46~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y49_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult14~mac ; Sum of two 18x18 with systolic register ; DSP_X54_Y16_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult48~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y51_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult16~mac ; Sum of two 18x18 with systolic register ; DSP_X54_Y18_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult50~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y53_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult18~mac ; Sum of two 18x18 with systolic register ; DSP_X54_Y20_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult52~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y55_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult20~mac ; Sum of two 18x18 with systolic register ; DSP_X54_Y22_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult54~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y57_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult22~mac ; Sum of two 18x18 with systolic register ; DSP_X54_Y24_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult56~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y59_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult24~mac ; Sum of two 18x18 with systolic register ; DSP_X54_Y26_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult58~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y61_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult26~mac ; Sum of two 18x18 with systolic register ; DSP_X54_Y28_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult60~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y63_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult28~mac ; Sum of two 18x18 with systolic register ; DSP_X54_Y30_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult62~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y65_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult30~mac ; Sum of two 18x18 with systolic register ; DSP_X54_Y33_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult64~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y67_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; no                           ; no                           ;
; FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult32~mac ; Sum of two 18x18 with systolic register ; DSP_X54_Y35_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; no                           ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult0~mac  ; Two Independent 18x18                   ; DSP_X32_Y18_N0 ; Mixed               ; --                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; yes                           ; no                           ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult34~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y37_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult2~mac  ; Sum of two 18x18 with systolic register ; DSP_X20_Y4_N0  ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult36~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y39_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult4~mac  ; Sum of two 18x18 with systolic register ; DSP_X20_Y6_N0  ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; mul:mul_inst2|lpm_mult:lpm_mult_component|mult_2jq:auto_generated|Mult0~mac                                                                              ; Two Independent 18x18                   ; DSP_X32_Y30_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult38~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y41_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult6~mac  ; Sum of two 18x18 with systolic register ; DSP_X20_Y8_N0  ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult40~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y43_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult8~mac  ; Sum of two 18x18 with systolic register ; DSP_X20_Y10_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult42~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y45_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult10~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y12_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult44~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y47_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult12~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y14_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult46~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y49_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult14~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y16_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult48~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y51_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult16~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y18_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult50~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y53_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult18~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y20_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult52~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y55_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult20~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y22_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult54~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y57_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult22~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y24_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult56~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y59_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult24~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y26_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult58~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y61_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult26~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y28_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult60~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y63_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult28~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y30_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult62~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y65_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult30~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y33_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult64~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y67_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; no                           ; no                           ;
; FIR_lpf:FIR_lpf_inst2|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst|FIR_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|Mult32~mac ; Sum of two 18x18 with systolic register ; DSP_X20_Y35_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; no                           ; no                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 7,826 / 289,320 ( 3 % ) ;
; C12 interconnects                           ; 230 / 13,420 ( 2 % )    ;
; C2 interconnects                            ; 2,825 / 119,108 ( 2 % ) ;
; C4 interconnects                            ; 2,313 / 56,300 ( 4 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )          ;
; Direct links                                ; 560 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 2 / 16 ( 13 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 1,009 / 84,580 ( 1 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 197 / 12,676 ( 2 % )    ;
; R14/C12 interconnect drivers                ; 371 / 20,720 ( 2 % )    ;
; R3 interconnects                            ; 3,594 / 130,992 ( 3 % ) ;
; R6 interconnects                            ; 5,713 / 266,960 ( 2 % ) ;
; Spine clocks                                ; 22 / 360 ( 6 % )        ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 8     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 15           ; 0            ; 15           ; 0            ; 0            ; 56        ; 15           ; 0            ; 56        ; 56        ; 9            ; 0            ; 0            ; 0            ; 0            ; 9            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 41           ; 56           ; 41           ; 56           ; 56           ; 0         ; 41           ; 56           ; 0         ; 0         ; 47           ; 56           ; 56           ; 56           ; 56           ; 47           ; 56           ; 56           ; 56           ; 56           ; 56           ; 56           ; 56           ; 56           ; 56           ; 56           ; 56           ; 56           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; dac_pd              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dac_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dac_data[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dac_data[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dac_data[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dac_data[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dac_data[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dac_data[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dac_data[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dac_data[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[24]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[25]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[26]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[27]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[28]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[29]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[30]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[31]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[32]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[33]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[34]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[35]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; demod_ob[36]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sys_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sys_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key_sin_cos         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key_add             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key_sub             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 790.7             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 25.6              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.920             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.748             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated|counter_reg_bit[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated|counter_reg_bit[1]                                                        ; 1.385             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated|counter_reg_bit[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated|counter_reg_bit[1]                                                        ; 1.359             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                           ; 1.349             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                           ; 1.349             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.346             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.343             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.340             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.326             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated|counter_reg_bit[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated|counter_reg_bit[1]                                                        ; 1.315             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.311             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.305             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.295             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ; 1.290             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated|counter_reg_bit[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated|counter_reg_bit[1]                                                        ; 1.289             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.277             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; 1.275             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.269             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.269             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.269             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.269             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.262             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated|counter_reg_bit[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated|counter_reg_bit[1]                                                        ; 1.253             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.243             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.243             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.243             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.243             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.243             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.242             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.242             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 1.238             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 1.238             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.226             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ; 1.224             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.223             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.216             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:status_register|dffs[5]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:status_register|dffs[4]                                                                                                                                                                                                         ; 1.213             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.212             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.212             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.212             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; 1.201             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.201             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 1.194             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.186             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.186             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:status_register|dffs[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:status_register|dffs[0]                                                                                                                                                                                                         ; 1.177             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; 1.177             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ; 1.173             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; 1.156             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.152             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ; 1.146             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.140             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.140             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.140             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.127             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.125             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out|dffs[3]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out|dffs[2]                                                                                                                    ; 1.114             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:status_register|dffs[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:status_register|dffs[1]                                                                                                                                                                                                         ; 1.112             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out|dffs[15]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out|dffs[14]                                                                                                                   ; 1.100             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out|dffs[5]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out|dffs[4]                                                                                                                    ; 1.100             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out|dffs[24]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out|dffs[23]                                                                                                                   ; 1.090             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out|dffs[12]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out|dffs[11]                                                                                                                   ; 1.087             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.084             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated|counter_reg_bit[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated|counter_reg_bit[1]                                                        ; 1.064             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.064             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.064             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.064             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.064             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.064             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated|counter_reg_bit[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated|counter_reg_bit[1]                                                        ; 1.056             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 1.037             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[164]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[163]                                                                      ; 1.024             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[163]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[162]                                                                      ; 1.024             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[161]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[160]                                                                      ; 1.024             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[159]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[158]                                                                      ; 1.024             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[157]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[156]                                                                      ; 1.024             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[155]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[154]                                                                      ; 1.024             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; 1.023             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 1.016             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                    ; 1.016             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[145]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[144]                                                                      ; 1.012             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[137]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[136]                                                                      ; 1.012             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[136]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[135]                                                                      ; 1.012             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[134]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[133]                                                                      ; 1.012             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[132]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[131]                                                                      ; 1.012             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[130]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[129]                                                                      ; 1.012             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.012             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[165]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[164]                                                                      ; 1.011             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[162]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[161]                                                                      ; 1.011             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[160]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[159]                                                                      ; 1.011             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[158]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[157]                                                                      ; 1.011             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[156]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[155]                                                                      ; 1.011             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[154]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[153]                                                                      ; 1.011             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:status_register|dffs[13]                                                                                                                                                                                                        ; 1.011             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:status_register|dffs[13]                                                                                                                                                                                                        ; 1.011             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[128]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[127]                                                                      ; 1.007             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[126]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[125]                                                                      ; 1.007             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                           ; 1.007             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                           ; 1.007             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "costas"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 37 pins of 52 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): sys_clk~inputCLKENA0 with 5109 fanout uses global clock CLKCTRL_G6
    Info (11162): sys_rst_n~inputCLKENA0 with 3535 fanout uses global clock CLKCTRL_G9
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'costas.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: sys_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register bpsk:bpsk_inst|dac_out[0] is being clocked by sys_clk
Warning (332060): Node: bpsk:bpsk_inst|random_seq:random_seq_inst|clk_flag was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register bpsk:bpsk_inst|random_seq:random_seq_inst|seq_flag[0] is being clocked by bpsk:bpsk_inst|random_seq:random_seq_inst|clk_flag
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176235): Finished register packing
    Extra Info (176218): Packed 2808 registers into blocks of type DSP block
    Extra Info (176218): Packed 72 registers into blocks of type MLAB cell
    Extra Info (176220): Created 8 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:18
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:08
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:13
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:08
Info (11888): Total time spent on timing analysis during the Fitter is 5.22 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:21
Info (144001): Generated suppressed messages file D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/output_files/costas.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 7515 megabytes
    Info: Processing ended: Wed Mar 02 14:29:38 2022
    Info: Elapsed time: 00:01:32
    Info: Total CPU time (on all processors): 00:03:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/output_files/costas.fit.smsg.


