
*** Running vivado
    with args -log design_for_gpio_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_for_gpio_wrapper.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_for_gpio_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2016.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciro/Scrivania/SE/Elaborato1_Int/ip_repo/my_gpio_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/ciro/Scrivania/SE/Elaborato1_Int/ip_repo/my_gpio_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciro/Scrivania/SE/Elaborato1_Int/ip_repo/my_gpio_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.043 ; gain = 34.312 ; free physical = 108 ; free virtual = 4498
Command: synth_design -top design_for_gpio_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15077 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1083.625 ; gain = 189.395 ; free physical = 103 ; free virtual = 4423
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_for_gpio_wrapper' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio_wrapper.vhd:42]
INFO: [Synth 8-3491] module 'design_for_gpio' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:1133' bound to instance 'design_for_gpio_i' of component 'design_for_gpio' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'design_for_gpio' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:1165]
INFO: [Synth 8-3491] module 'design_for_gpio_my_gpio_0_2' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_my_gpio_0_2/synth/design_for_gpio_my_gpio_0_2.vhd:56' bound to instance 'my_gpio_0' of component 'design_for_gpio_my_gpio_0_2' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'design_for_gpio_my_gpio_0_2' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_my_gpio_0_2/synth/design_for_gpio_my_gpio_0_2.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter gpio_size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'my_gpio_v1_0' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/user.org/my_gpio_v1_0/hdl/my_gpio_v1_0.vhd:5' bound to instance 'U0' of component 'my_gpio_v1_0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_my_gpio_0_2/synth/design_for_gpio_my_gpio_0_2.vhd:146]
INFO: [Synth 8-638] synthesizing module 'my_gpio_v1_0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/user.org/my_gpio_v1_0/hdl/my_gpio_v1_0.vhd:50]
	Parameter gpio_size bound to: 4 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter gpio_size bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'my_gpio_v1_0_S00_AXI' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/user.org/my_gpio_v1_0/hdl/my_gpio_v1_0_S00_AXI.vhd:6' bound to instance 'my_gpio_v1_0_S00_AXI_inst' of component 'my_gpio_v1_0_S00_AXI' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/user.org/my_gpio_v1_0/hdl/my_gpio_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'my_gpio_v1_0_S00_AXI' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/user.org/my_gpio_v1_0/hdl/my_gpio_v1_0_S00_AXI.vhd:88]
	Parameter gpio_size bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/user.org/my_gpio_v1_0/hdl/my_gpio_v1_0_S00_AXI.vhd:246]
INFO: [Synth 8-226] default block is never used [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/user.org/my_gpio_v1_0/hdl/my_gpio_v1_0_S00_AXI.vhd:412]
	Parameter gpio_size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'gpio_array' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/gpio_array.vhd:34' bound to instance 'GPIO_ARRAY_INST' of component 'gpio_array' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/user.org/my_gpio_v1_0/hdl/my_gpio_v1_0_S00_AXI.vhd:459]
INFO: [Synth 8-638] synthesizing module 'gpio_array' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/gpio_array.vhd:43]
	Parameter gpio_size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'gpio' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/gpio.vhd:34' bound to instance 'GPIO_INST' of component 'gpio' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/gpio_array.vhd:56]
INFO: [Synth 8-638] synthesizing module 'gpio' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/gpio.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'gpio' (1#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/gpio.vhd:42]
INFO: [Synth 8-3491] module 'gpio' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/gpio.vhd:34' bound to instance 'GPIO_INST' of component 'gpio' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/gpio_array.vhd:56]
INFO: [Synth 8-3491] module 'gpio' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/gpio.vhd:34' bound to instance 'GPIO_INST' of component 'gpio' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/gpio_array.vhd:56]
INFO: [Synth 8-3491] module 'gpio' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/gpio.vhd:34' bound to instance 'GPIO_INST' of component 'gpio' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/gpio_array.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'gpio_array' (2#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/gpio_array.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'my_gpio_v1_0_S00_AXI' (3#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/user.org/my_gpio_v1_0/hdl/my_gpio_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'my_gpio_v1_0' (4#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/user.org/my_gpio_v1_0/hdl/my_gpio_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_for_gpio_my_gpio_0_2' (5#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_my_gpio_0_2/synth/design_for_gpio_my_gpio_0_2.vhd:84]
INFO: [Synth 8-3491] module 'design_for_gpio_my_gpio_0_3' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_my_gpio_0_3/synth/design_for_gpio_my_gpio_0_3.vhd:56' bound to instance 'my_gpio_1' of component 'design_for_gpio_my_gpio_0_3' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:1448]
INFO: [Synth 8-638] synthesizing module 'design_for_gpio_my_gpio_0_3' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_my_gpio_0_3/synth/design_for_gpio_my_gpio_0_3.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter gpio_size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'my_gpio_v1_0' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/user.org/my_gpio_v1_0/hdl/my_gpio_v1_0.vhd:5' bound to instance 'U0' of component 'my_gpio_v1_0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_my_gpio_0_3/synth/design_for_gpio_my_gpio_0_3.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'design_for_gpio_my_gpio_0_3' (6#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_my_gpio_0_3/synth/design_for_gpio_my_gpio_0_3.vhd:84]
INFO: [Synth 8-3491] module 'design_for_gpio_processing_system7_0_0' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/synth/design_for_gpio_processing_system7_0_0.v:59' bound to instance 'processing_system7_0' of component 'design_for_gpio_processing_system7_0_0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:1474]
INFO: [Synth 8-638] synthesizing module 'design_for_gpio_processing_system7_0_0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/synth/design_for_gpio_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (7#1) [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (8#1) [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (9#1) [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (10#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/synth/design_for_gpio_processing_system7_0_0.v:324]
INFO: [Synth 8-256] done synthesizing module 'design_for_gpio_processing_system7_0_0' (11#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/synth/design_for_gpio_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'design_for_gpio_processing_system7_0_axi_periph_0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:641]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CHAUIB' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CHAUIB' (12#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_33TDRX' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_33TDRX' (13#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:172]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_13F7W8B' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:302]
INFO: [Synth 8-3491] module 'design_for_gpio_auto_pc_0' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_auto_pc_0/synth/design_for_gpio_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'design_for_gpio_auto_pc_0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:485]
INFO: [Synth 8-638] synthesizing module 'design_for_gpio_auto_pc_0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_auto_pc_0/synth/design_for_gpio_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' (14#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' (15#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' (16#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' (17#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' (18#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' (19#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' (19#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' (20#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' (21#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' (22#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' (22#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' (22#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' (23#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (24#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' (25#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' (25#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' (25#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' (25#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (26#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' (27#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (27#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' (27#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' (27#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' (27#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' (27#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' (27#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (27#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' (27#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s' (28#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' (29#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_for_gpio_auto_pc_0' (30#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_auto_pc_0/synth/design_for_gpio_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_13F7W8B' (31#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:302]
INFO: [Synth 8-3491] module 'design_for_gpio_xbar_0' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_xbar_0/synth/design_for_gpio_xbar_0.v:59' bound to instance 'xbar' of component 'design_for_gpio_xbar_0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:1066]
INFO: [Synth 8-638] synthesizing module 'design_for_gpio_xbar_0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_xbar_0/synth/design_for_gpio_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_axi_crossbar' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_crossbar_sasd' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_decoder' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (32#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (33#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (33#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_decoder' (34#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_decerr_slave' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_decerr_slave' (35#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_arbiter_sasd' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_arbiter_sasd' (36#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_splitter' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_splitter' (37#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_splitter__parameterized0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_splitter__parameterized0' (37#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (38#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (38#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (38#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (38#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized8' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized8' (38#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (38#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_crossbar_sasd' (39#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_axi_crossbar' (40#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_for_gpio_xbar_0' (41#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_xbar_0/synth/design_for_gpio_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_for_gpio_processing_system7_0_axi_periph_0' (42#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:641]
INFO: [Synth 8-3491] module 'design_for_gpio_rst_processing_system7_0_100M_0' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/synth/design_for_gpio_rst_processing_system7_0_100M_0.vhd:56' bound to instance 'rst_processing_system7_0_100M' of component 'design_for_gpio_rst_processing_system7_0_100M_0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:1634]
INFO: [Synth 8-638] synthesizing module 'design_for_gpio_rst_processing_system7_0_100M_0' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/synth/design_for_gpio_rst_processing_system7_0_100M_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/synth/design_for_gpio_rst_processing_system7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (43#1) [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (44#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (45#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (46#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (47#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (48#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_for_gpio_rst_processing_system7_0_100M_0' (49#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/synth/design_for_gpio_rst_processing_system7_0_100M_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'design_for_gpio' (50#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio.vhd:1165]
INFO: [Synth 8-256] done synthesizing module 'design_for_gpio_wrapper' (51#1) [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/hdl/design_for_gpio_wrapper.vhd:42]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized1 has unconnected port S[0]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rlast[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_ruser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized4 has unconnected port ARESET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1216.066 ; gain = 321.836 ; free physical = 122 ; free virtual = 4363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1216.066 ; gain = 321.836 ; free physical = 119 ; free virtual = 4364
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/design_for_gpio_processing_system7_0_0.xdc] for cell 'design_for_gpio_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/design_for_gpio_processing_system7_0_0.xdc] for cell 'design_for_gpio_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/design_for_gpio_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_for_gpio_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_for_gpio_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/design_for_gpio_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_for_gpio_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/design_for_gpio_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_for_gpio_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/design_for_gpio_rst_processing_system7_0_100M_0.xdc] for cell 'design_for_gpio_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/design_for_gpio_rst_processing_system7_0_100M_0.xdc] for cell 'design_for_gpio_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc]
WARNING: [Vivado 12-584] No ports matched 'pad[3]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[2]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[1]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[0]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[7]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[6]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[5]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[4]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[7]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[6]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[5]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[4]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[3]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[2]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[1]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad[0]'. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/constrs_1/new/pad_location.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_for_gpio_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_for_gpio_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_for_gpio_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_for_gpio_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1487.391 ; gain = 0.000 ; free physical = 521 ; free virtual = 4806
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1487.391 ; gain = 593.160 ; free physical = 518 ; free virtual = 4804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1487.391 ; gain = 593.160 ; free physical = 518 ; free virtual = 4804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_for_gpio_i/processing_system7_0/inst. (constraint file  /home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for design_for_gpio_i/rst_processing_system7_0_100M/U0. (constraint file  /home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for design_for_gpio_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_for_gpio_i/my_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_for_gpio_i/my_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_for_gpio_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_for_gpio_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_for_gpio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_for_gpio_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_for_gpio_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1487.391 ; gain = 593.160 ; free physical = 518 ; free virtual = 4804
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:01:00 . Memory (MB): peak = 1487.391 ; gain = 593.160 ; free physical = 512 ; free virtual = 4800
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 16    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 65    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 12    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_gpio_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module axi_protocol_converter_v2_1_8_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_8_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_8_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_8_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_8_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_8_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_8_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_8_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_8_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_8_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_8_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_8_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_9_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_9_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_9_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_9_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_9_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_8_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_9_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:01:00 . Memory (MB): peak = 1487.391 ; gain = 593.160 ; free physical = 511 ; free virtual = 4800
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/ciro/Scrivania/SE/Elaborato1_Int/gpio_project/gpio_project.srcs/sources_1/bd/design_for_gpio/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:00 . Memory (MB): peak = 1487.391 ; gain = 593.160 ; free physical = 510 ; free virtual = 4799
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:36 ; elapsed = 00:01:00 . Memory (MB): peak = 1487.391 ; gain = 593.160 ; free physical = 510 ; free virtual = 4799

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[31] )
INFO: [Synth 8-3886] merging instance 'design_for_gpio_i/my_gpio_0/U0/my_gpio_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_for_gpio_i/my_gpio_0/U0/my_gpio_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_for_gpio_i/my_gpio_0/U0/my_gpio_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_for_gpio_i/my_gpio_0/U0/my_gpio_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_0/\U0/my_gpio_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[31]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[30]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[29]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[28]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[27]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[26]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[25]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[24]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[23]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[22]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[21]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[20]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[19]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[18]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[17]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[16]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[15]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[14]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[13]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[12]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[11]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[10]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[9]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[8]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[7]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[6]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[5]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[4]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_bresp_reg[0]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_rresp_reg[0]) is unused and will be removed from module design_for_gpio_my_gpio_0_2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[31] )
INFO: [Synth 8-3886] merging instance 'design_for_gpio_i/my_gpio_1/U0/my_gpio_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_for_gpio_i/my_gpio_1/U0/my_gpio_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_for_gpio_i/my_gpio_1/U0/my_gpio_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_for_gpio_i/my_gpio_1/U0/my_gpio_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_for_gpio_i/my_gpio_1/\U0/my_gpio_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[31]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[30]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[29]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[28]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[27]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[26]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[25]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[24]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[23]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[22]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[21]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[20]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[19]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[18]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[17]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[16]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[15]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[14]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[13]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[12]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[11]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[10]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[9]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[8]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[7]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[6]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[5]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/status_register_reg[4]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_bresp_reg[0]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3332] Sequential element (U0/my_gpio_v1_0_S00_AXI_inst/axi_rresp_reg[0]) is unused and will be removed from module design_for_gpio_my_gpio_0_3.
INFO: [Synth 8-3886] merging instance 'design_for_gpio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'design_for_gpio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_for_gpio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'design_for_gpio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_for_gpio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'design_for_gpio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_for_gpio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'design_for_gpio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_for_gpio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'design_for_gpio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_for_gpio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'design_for_gpio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module design_for_gpio_auto_pc_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_for_gpio_i/rst_processing_system7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'design_for_gpio_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_for_gpio_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'design_for_gpio_i/rst_processing_system7_0_100M/U0/SEQ/core_dec_reg[1]'
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1487.391 ; gain = 593.160 ; free physical = 490 ; free virtual = 4783
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1487.391 ; gain = 593.160 ; free physical = 490 ; free virtual = 4783

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 1603.375 ; gain = 709.145 ; free physical = 332 ; free virtual = 4633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:11 . Memory (MB): peak = 1655.016 ; gain = 760.785 ; free physical = 279 ; free virtual = 4581
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:13 . Memory (MB): peak = 1665.023 ; gain = 770.793 ; free physical = 269 ; free virtual = 4571
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:01:13 . Memory (MB): peak = 1665.023 ; gain = 770.793 ; free physical = 269 ; free virtual = 4571

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:01:13 . Memory (MB): peak = 1665.023 ; gain = 770.793 ; free physical = 269 ; free virtual = 4571
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:14 . Memory (MB): peak = 1665.023 ; gain = 770.793 ; free physical = 267 ; free virtual = 4571
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1665.023 ; gain = 770.793 ; free physical = 267 ; free virtual = 4571
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1665.023 ; gain = 770.793 ; free physical = 268 ; free virtual = 4571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1665.023 ; gain = 770.793 ; free physical = 268 ; free virtual = 4571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1665.023 ; gain = 770.793 ; free physical = 268 ; free virtual = 4571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1665.023 ; gain = 770.793 ; free physical = 268 ; free virtual = 4571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BIBUF   |   130|
|2     |BUFG    |     1|
|3     |CARRY4  |    18|
|4     |LUT1    |   158|
|5     |LUT2    |    55|
|6     |LUT3    |   257|
|7     |LUT4    |   133|
|8     |LUT5    |   313|
|9     |LUT6    |   188|
|10    |MUXF7   |    64|
|11    |PS7     |     1|
|12    |SRL16   |     1|
|13    |SRL16E  |    22|
|14    |SRLC32E |    47|
|15    |FDR     |     8|
|16    |FDRE    |  1188|
|17    |FDSE    |    61|
|18    |IOBUF   |     8|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                           |Module                                                        |Cells |
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                |                                                              |  2653|
|2     |  design_for_gpio_i                                |design_for_gpio                                               |  2653|
|3     |    my_gpio_0                                      |design_for_gpio_my_gpio_0_2                                   |   425|
|4     |      U0                                           |my_gpio_v1_0_5                                                |   421|
|5     |        my_gpio_v1_0_S00_AXI_inst                  |my_gpio_v1_0_S00_AXI_6                                        |   421|
|6     |    my_gpio_1                                      |design_for_gpio_my_gpio_0_3                                   |   425|
|7     |      U0                                           |my_gpio_v1_0                                                  |   421|
|8     |        my_gpio_v1_0_S00_AXI_inst                  |my_gpio_v1_0_S00_AXI                                          |   421|
|9     |    processing_system7_0                           |design_for_gpio_processing_system7_0_0                        |   244|
|10    |      inst                                         |processing_system7_v5_5_processing_system7                    |   244|
|11    |    processing_system7_0_axi_periph                |design_for_gpio_processing_system7_0_axi_periph_0             |  1493|
|12    |      xbar                                         |design_for_gpio_xbar_0                                        |   302|
|13    |        inst                                       |axi_crossbar_v2_1_9_axi_crossbar                              |   302|
|14    |          \gen_sasd.crossbar_sasd_0                |axi_crossbar_v2_1_9_crossbar_sasd                             |   302|
|15    |            addr_arbiter_inst                      |axi_crossbar_v2_1_9_addr_arbiter_sasd                         |   114|
|16    |            \gen_decerr.decerr_slave_inst          |axi_crossbar_v2_1_9_decerr_slave                              |    17|
|17    |            reg_slice_r                            |axi_register_slice_v2_1_8_axic_register_slice__parameterized8 |   147|
|18    |            splitter_ar                            |axi_crossbar_v2_1_9_splitter__parameterized0                  |     6|
|19    |            splitter_aw                            |axi_crossbar_v2_1_9_splitter                                  |     9|
|20    |      s00_couplers                                 |s00_couplers_imp_13F7W8B                                      |  1191|
|21    |        auto_pc                                    |design_for_gpio_auto_pc_0                                     |  1191|
|22    |          inst                                     |axi_protocol_converter_v2_1_8_axi_protocol_converter          |  1191|
|23    |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_8_b2s                             |  1191|
|24    |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_8_b2s_ar_channel                  |   181|
|25    |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm                  |    27|
|26    |                cmd_translator_0                   |axi_protocol_converter_v2_1_8_b2s_cmd_translator_2            |   142|
|27    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_8_b2s_incr_cmd_3                  |    48|
|28    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_8_b2s_wrap_cmd_4                  |    89|
|29    |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_8_b2s_r_channel                   |   124|
|30    |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1 |    72|
|31    |                transaction_fifo_0                 |axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2 |    38|
|32    |              SI_REG                               |axi_register_slice_v2_1_8_axi_register_slice                  |   627|
|33    |                ar_pipe                            |axi_register_slice_v2_1_8_axic_register_slice                 |   217|
|34    |                aw_pipe                            |axi_register_slice_v2_1_8_axic_register_slice_1               |   216|
|35    |                b_pipe                             |axi_register_slice_v2_1_8_axic_register_slice__parameterized1 |    48|
|36    |                r_pipe                             |axi_register_slice_v2_1_8_axic_register_slice__parameterized2 |   146|
|37    |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_8_b2s_aw_channel                  |   187|
|38    |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm                  |    33|
|39    |                cmd_translator_0                   |axi_protocol_converter_v2_1_8_b2s_cmd_translator              |   138|
|40    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_8_b2s_incr_cmd                    |    46|
|41    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_8_b2s_wrap_cmd                    |    88|
|42    |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_8_b2s_b_channel                   |    70|
|43    |                bid_fifo_0                         |axi_protocol_converter_v2_1_8_b2s_simple_fifo                 |    38|
|44    |                bresp_fifo_0                       |axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0 |     8|
|45    |    rst_processing_system7_0_100M                  |design_for_gpio_rst_processing_system7_0_100M_0               |    66|
|46    |      U0                                           |proc_sys_reset                                                |    66|
|47    |        EXT_LPF                                    |lpf                                                           |    23|
|48    |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                      |     6|
|49    |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                    |     6|
|50    |        SEQ                                        |sequence_psr                                                  |    38|
|51    |          SEQ_COUNTER                              |upcnt_n                                                       |    13|
+------+---------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1665.023 ; gain = 770.793 ; free physical = 268 ; free virtual = 4571
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 134 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1665.023 ; gain = 378.074 ; free physical = 268 ; free virtual = 4571
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1665.031 ; gain = 770.801 ; free physical = 267 ; free virtual = 4571
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
398 Infos, 119 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:05 . Memory (MB): peak = 1697.039 ; gain = 693.996 ; free physical = 268 ; free virtual = 4572
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1729.059 ; gain = 0.000 ; free physical = 259 ; free virtual = 4571
INFO: [Common 17-206] Exiting Vivado at Wed Jun 28 18:23:15 2017...
