
ElisaII-avr-studio.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000086  00800200  000019cc  00001a80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000019cc  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000087  00800286  00800286  00001b06  2**0
                  ALLOC
  3 .fuse         00000003  00820000  00820000  00001b06  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .stab         000006e4  00000000  00000000  00001b0c  2**2
                  CONTENTS, READONLY, DEBUGGING
  5 .stabstr      00000085  00000000  00000000  000021f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_aranges 000000c8  00000000  00000000  00002275  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000848  00000000  00000000  0000233d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000137c  00000000  00000000  00002b85  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000065b  00000000  00000000  00003f01  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00001b20  00000000  00000000  0000455c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000003b0  00000000  00000000  0000607c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000081c  00000000  00000000  0000642c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00000b7a  00000000  00000000  00006c48  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_pubtypes 00000110  00000000  00000000  000077c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000018  00000000  00000000  000078d2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__ctors_end>
       4:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
       8:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
       c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      10:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      14:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      18:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      1c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      20:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      24:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      28:	0c 94 42 0b 	jmp	0x1684	; 0x1684 <__vector_10>
      2c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      30:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      34:	0c 94 32 0a 	jmp	0x1464	; 0x1464 <__vector_13>
      38:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      3c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      40:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      44:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      48:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      4c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      50:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      54:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      58:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      5c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      60:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      64:	0c 94 cb 02 	jmp	0x596	; 0x596 <__vector_25>
      68:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      6c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      70:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      74:	0c 94 c5 00 	jmp	0x18a	; 0x18a <__vector_29>
      78:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      7c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      80:	0c 94 8b 02 	jmp	0x516	; 0x516 <__vector_32>
      84:	0c 94 9d 02 	jmp	0x53a	; 0x53a <__vector_33>
      88:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      8c:	0c 94 ff 01 	jmp	0x3fe	; 0x3fe <__vector_35>
      90:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      94:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      98:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      9c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      a0:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      a4:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      a8:	0c 94 db 01 	jmp	0x3b6	; 0x3b6 <__vector_42>
      ac:	0c 94 ed 01 	jmp	0x3da	; 0x3da <__vector_43>
      b0:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      b4:	0c 94 60 01 	jmp	0x2c0	; 0x2c0 <__vector_45>
      b8:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      bc:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      c0:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      c4:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      c8:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      cc:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      d0:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      d4:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      d8:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      dc:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      e0:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>

000000e4 <__ctors_end>:
      e4:	11 24       	eor	r1, r1
      e6:	1f be       	out	0x3f, r1	; 63
      e8:	cf ef       	ldi	r28, 0xFF	; 255
      ea:	d1 e2       	ldi	r29, 0x21	; 33
      ec:	de bf       	out	0x3e, r29	; 62
      ee:	cd bf       	out	0x3d, r28	; 61
      f0:	00 e0       	ldi	r16, 0x00	; 0
      f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
      f4:	12 e0       	ldi	r17, 0x02	; 2
      f6:	a0 e0       	ldi	r26, 0x00	; 0
      f8:	b2 e0       	ldi	r27, 0x02	; 2
      fa:	ec ec       	ldi	r30, 0xCC	; 204
      fc:	f9 e1       	ldi	r31, 0x19	; 25
      fe:	02 c0       	rjmp	.+4      	; 0x104 <.do_copy_data_start>

00000100 <.do_copy_data_loop>:
     100:	05 90       	lpm	r0, Z+
     102:	0d 92       	st	X+, r0

00000104 <.do_copy_data_start>:
     104:	a6 38       	cpi	r26, 0x86	; 134
     106:	b1 07       	cpc	r27, r17
     108:	d9 f7       	brne	.-10     	; 0x100 <.do_copy_data_loop>

0000010a <__do_clear_bss>:
     10a:	13 e0       	ldi	r17, 0x03	; 3
     10c:	a6 e8       	ldi	r26, 0x86	; 134
     10e:	b2 e0       	ldi	r27, 0x02	; 2
     110:	01 c0       	rjmp	.+2      	; 0x114 <.do_clear_bss_start>

00000112 <.do_clear_bss_loop>:
     112:	1d 92       	st	X+, r1

00000114 <.do_clear_bss_start>:
     114:	ad 30       	cpi	r26, 0x0D	; 13
     116:	b1 07       	cpc	r27, r17
     118:	e1 f7       	brne	.-8      	; 0x112 <.do_clear_bss_loop>
     11a:	0e 94 17 05 	call	0xa2e	; 0xa2e <main>
     11e:	0c 94 e5 0c 	jmp	0x19ca	; 0x19ca <_exit>

00000122 <__bad_interrupt>:
     122:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000126 <initPorts>:
//      } 


void initPorts(void) {

	DDRA = 0xFF;	// proximity pulses as output
     126:	8f ef       	ldi	r24, 0xFF	; 255
     128:	81 b9       	out	0x01, r24	; 1
	PORTA = 0x00;	// proximity pulses turned off
     12a:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;	// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
     12c:	87 ef       	ldi	r24, 0xF7	; 247
     12e:	84 b9       	out	0x04, r24	; 4
	PORTB |= (1 << 5) | (1 << 6) | (1 << 7); // leds off	
     130:	85 b1       	in	r24, 0x05	; 5
     132:	80 6e       	ori	r24, 0xE0	; 224
     134:	85 b9       	out	0x05, r24	; 5
	//PORTB &= ~(1 << 5) & ~(1 << 6) & ~(1 << 7); // leds off
	//PORTB &= ~(1 << 7);

	DDRC = 0xF0;	// selector as input; IR leds as output; sens-enable, sleep as output
     136:	80 ef       	ldi	r24, 0xF0	; 240
     138:	87 b9       	out	0x07, r24	; 7

	DDRD = 0x00;	// all pins to input; when usart and i2c peripherals are activated they change the pins direction accordingly
     13a:	1a b8       	out	0x0a, r1	; 10

	DDRE = 0x18;	// pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly
     13c:	88 e1       	ldi	r24, 0x18	; 24
     13e:	8d b9       	out	0x0d, r24	; 13

	DDRF = 0x00;	// adc channel pins as input
     140:	10 ba       	out	0x10, r1	; 16
	
	DDRG = 0x00;	// unused pins as input
     142:	13 ba       	out	0x13, r1	; 19
	
	DDRH = 0x58;	// pwm and dir for motor left as output; when usart is activated it changes the pins direction accordingly
     144:	88 e5       	ldi	r24, 0x58	; 88
     146:	80 93 01 01 	sts	0x0101, r24
		
	DDRJ = 0x0F;	// cliff pulses as output; charge-on, button0, remote as input
     14a:	8f e0       	ldi	r24, 0x0F	; 15
     14c:	80 93 04 01 	sts	0x0104, r24

	DDRK = 0x00;	// adc channel pins as input
     150:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0x08;	// output compare for pwm as output
     154:	88 e0       	ldi	r24, 0x08	; 8
     156:	80 93 0a 01 	sts	0x010A, r24
		
}
     15a:	08 95       	ret

0000015c <initAdc>:
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	//				 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	//				 0		0		 0		0		0		 0		0		0

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz / 64 = 125 KHz
     15c:	ea e7       	ldi	r30, 0x7A	; 122
     15e:	f0 e0       	ldi	r31, 0x00	; 0
     160:	80 81       	ld	r24, Z
     162:	86 60       	ori	r24, 0x06	; 6
     164:	80 83       	st	Z, r24
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
     166:	ac e7       	ldi	r26, 0x7C	; 124
     168:	b0 e0       	ldi	r27, 0x00	; 0
     16a:	8c 91       	ld	r24, X
     16c:	80 64       	ori	r24, 0x40	; 64
     16e:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode
     170:	80 81       	ld	r24, Z
     172:	80 62       	ori	r24, 0x20	; 32
     174:	80 83       	st	Z, r24
	//ADRTS2:0 in ADCSRB  are already set to free running by default (0b000)
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
     176:	80 81       	ld	r24, Z
     178:	88 60       	ori	r24, 0x08	; 8
     17a:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
     17c:	80 81       	ld	r24, Z
     17e:	80 68       	ori	r24, 0x80	; 128
     180:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
     182:	80 81       	ld	r24, Z
     184:	80 64       	ori	r24, 0x40	; 64
     186:	80 83       	st	Z, r24

}
     188:	08 95       	ret

0000018a <__vector_29>:

// ISR_NOBLOCK enable the global interrupt flag when entering the interrupt service routine;
// this let us have nested interrupt, otherwise the interrupt generated during executing this ISR
// will not fire their corresponding ISR
//ISR(ADC_vect, ISR_NOBLOCK) {
ISR(ADC_vect) {	
     18a:	1f 92       	push	r1
     18c:	0f 92       	push	r0
     18e:	0f b6       	in	r0, 0x3f	; 63
     190:	0f 92       	push	r0
     192:	11 24       	eor	r1, r1
     194:	2f 93       	push	r18
     196:	3f 93       	push	r19
     198:	4f 93       	push	r20
     19a:	8f 93       	push	r24
     19c:	9f 93       	push	r25
	// ADIF is cleared by hardware when executing the corresponding interrupt handling vector
		
	//PORTB |= 0x80;

	int value = 0;
	value = ADCL;			// must be read first!!
     19e:	20 91 78 00 	lds	r18, 0x0078
	value = (ADCH<<8) | value;
     1a2:	40 91 79 00 	lds	r20, 0x0079

	//usartTransmit((unsigned char)(value&0xFF));
	//usartTransmit((unsigned char)(value>>8));

	//proximityValue[currentProx] = value;
	if(rightMotorPhase == passivePhase) {
     1a6:	80 91 8b 02 	lds	r24, 0x028B
     1aa:	81 30       	cpi	r24, 0x01	; 1
     1ac:	c1 f4       	brne	.+48     	; 0x1de <__vector_29+0x54>
	// ADIF is cleared by hardware when executing the corresponding interrupt handling vector
		
	//PORTB |= 0x80;

	int value = 0;
	value = ADCL;			// must be read first!!
     1ae:	30 e0       	ldi	r19, 0x00	; 0
	value = (ADCH<<8) | value;
     1b0:	94 2f       	mov	r25, r20
     1b2:	80 e0       	ldi	r24, 0x00	; 0
     1b4:	28 2b       	or	r18, r24
     1b6:	39 2b       	or	r19, r25
	//usartTransmit((unsigned char)(value&0xFF));
	//usartTransmit((unsigned char)(value>>8));

	//proximityValue[currentProx] = value;
	if(rightMotorPhase == passivePhase) {
		right_vel_sum += value;
     1b8:	80 91 e7 02 	lds	r24, 0x02E7
     1bc:	90 91 e8 02 	lds	r25, 0x02E8
     1c0:	82 0f       	add	r24, r18
     1c2:	93 1f       	adc	r25, r19
     1c4:	90 93 e8 02 	sts	0x02E8, r25
     1c8:	80 93 e7 02 	sts	0x02E7, r24
		num_rvel_samples_avg++;
     1cc:	80 91 df 02 	lds	r24, 0x02DF
     1d0:	90 91 e0 02 	lds	r25, 0x02E0
     1d4:	01 96       	adiw	r24, 0x01	; 1
     1d6:	90 93 e0 02 	sts	0x02E0, r25
     1da:	80 93 df 02 	sts	0x02DF, r24
	*/


	//PORTB &= 0x7F;

}
     1de:	9f 91       	pop	r25
     1e0:	8f 91       	pop	r24
     1e2:	4f 91       	pop	r20
     1e4:	3f 91       	pop	r19
     1e6:	2f 91       	pop	r18
     1e8:	0f 90       	pop	r0
     1ea:	0f be       	out	0x3f, r0	; 63
     1ec:	0f 90       	pop	r0
     1ee:	1f 90       	pop	r1
     1f0:	18 95       	reti

000001f2 <initPwm>:
	// Timer1 clock input = Fosc = 8 MHz
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	// enable OCA, OCB, OCC; clear on match, set at bottom
     1f2:	e0 e8       	ldi	r30, 0x80	; 128
     1f4:	f0 e0       	ldi	r31, 0x00	; 0
     1f6:	80 81       	ld	r24, Z
     1f8:	89 6a       	ori	r24, 0xA9	; 169
     1fa:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM12) | (1 << CS10);		// mode 5 => fast-pwm 8 bit; no prescaler
     1fc:	e1 e8       	ldi	r30, 0x81	; 129
     1fe:	f0 e0       	ldi	r31, 0x00	; 0
     200:	80 81       	ld	r24, Z
     202:	89 60       	ori	r24, 0x09	; 9
     204:	80 83       	st	Z, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
     206:	80 91 7a 02 	lds	r24, 0x027A
     20a:	90 e0       	ldi	r25, 0x00	; 0
     20c:	90 93 89 00 	sts	0x0089, r25
     210:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
     214:	80 91 7b 02 	lds	r24, 0x027B
     218:	90 e0       	ldi	r25, 0x00	; 0
     21a:	90 93 8b 00 	sts	0x008B, r25
     21e:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
     222:	80 91 7c 02 	lds	r24, 0x027C
     226:	90 e0       	ldi	r25, 0x00	; 0
     228:	90 93 8d 00 	sts	0x008D, r25
     22c:	80 93 8c 00 	sts	0x008C, r24
	// We need a period time of 10 ms (100 Hz)
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz
	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
     230:	e0 e9       	ldi	r30, 0x90	; 144
     232:	f0 e0       	ldi	r31, 0x00	; 0
     234:	80 81       	ld	r24, Z
     236:	83 68       	ori	r24, 0x83	; 131
     238:	80 83       	st	Z, r24
	TCCR3A |= (1 << WGM31) | (1 << WGM30);	
     23a:	80 81       	ld	r24, Z
     23c:	83 60       	ori	r24, 0x03	; 3
     23e:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
     240:	a1 e9       	ldi	r26, 0x91	; 145
     242:	b0 e0       	ldi	r27, 0x00	; 0
     244:	8c 91       	ld	r24, X
     246:	8b 60       	ori	r24, 0x0B	; 11
     248:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
     24a:	80 91 eb 02 	lds	r24, 0x02EB
     24e:	90 91 ec 02 	lds	r25, 0x02EC
     252:	90 93 99 00 	sts	0x0099, r25
     256:	80 93 98 00 	sts	0x0098, r24
	OCR3B = 0;
     25a:	10 92 9b 00 	sts	0x009B, r1
     25e:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt	
     262:	a1 e7       	ldi	r26, 0x71	; 113
     264:	b0 e0       	ldi	r27, 0x00	; 0
     266:	8c 91       	ld	r24, X
     268:	81 60       	ori	r24, 0x01	; 1
     26a:	8c 93       	st	X, r24

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
     26c:	80 81       	ld	r24, Z
     26e:	8f 75       	andi	r24, 0x5F	; 95
     270:	80 83       	st	Z, r24
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
     272:	8e b1       	in	r24, 0x0e	; 14
     274:	87 7e       	andi	r24, 0xE7	; 231
     276:	8e b9       	out	0x0e, r24	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
     278:	e0 ea       	ldi	r30, 0xA0	; 160
     27a:	f0 e0       	ldi	r31, 0x00	; 0
     27c:	80 81       	ld	r24, Z
     27e:	83 68       	ori	r24, 0x83	; 131
     280:	80 83       	st	Z, r24
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
     282:	a1 ea       	ldi	r26, 0xA1	; 161
     284:	b0 e0       	ldi	r27, 0x00	; 0
     286:	8c 91       	ld	r24, X
     288:	8b 60       	ori	r24, 0x0B	; 11
     28a:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
     28c:	80 91 ef 02 	lds	r24, 0x02EF
     290:	90 91 f0 02 	lds	r25, 0x02F0
     294:	90 93 a9 00 	sts	0x00A9, r25
     298:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
     29c:	10 92 ab 00 	sts	0x00AB, r1
     2a0:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
     2a4:	a2 e7       	ldi	r26, 0x72	; 114
     2a6:	b0 e0       	ldi	r27, 0x00	; 0
     2a8:	8c 91       	ld	r24, X
     2aa:	81 60       	ori	r24, 0x01	; 1
     2ac:	8c 93       	st	X, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
     2ae:	80 81       	ld	r24, Z
     2b0:	8f 75       	andi	r24, 0x5F	; 95
     2b2:	80 83       	st	Z, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
     2b4:	e2 e0       	ldi	r30, 0x02	; 2
     2b6:	f1 e0       	ldi	r31, 0x01	; 1
     2b8:	80 81       	ld	r24, Z
     2ba:	87 7e       	andi	r24, 0xE7	; 231
     2bc:	80 83       	st	Z, r24


}
     2be:	08 95       	ret

000002c0 <__vector_45>:

// Motor left
ISR(TIMER4_OVF_vect) {
     2c0:	1f 92       	push	r1
     2c2:	0f 92       	push	r0
     2c4:	0f b6       	in	r0, 0x3f	; 63
     2c6:	0f 92       	push	r0
     2c8:	11 24       	eor	r1, r1
     2ca:	8f 93       	push	r24
     2cc:	9f 93       	push	r25
     2ce:	af 93       	push	r26
     2d0:	bf 93       	push	r27

	// copy sampling variables
	// reset sampling variables
	leftMotorPhase = activePhase;
     2d2:	10 92 8c 02 	sts	0x028C, r1
	last_left_current = left_current_avg;
     2d6:	80 91 d1 02 	lds	r24, 0x02D1
     2da:	90 91 d2 02 	lds	r25, 0x02D2
     2de:	90 93 d6 02 	sts	0x02D6, r25
     2e2:	80 93 d5 02 	sts	0x02D5, r24
	left_current_avg = 0;
     2e6:	10 92 d2 02 	sts	0x02D2, r1
     2ea:	10 92 d1 02 	sts	0x02D1, r1
	// start control

	// PORTB ^= (1 << 7); // Toggle the LED

	if(pwm_left == 0) {
     2ee:	80 91 ef 02 	lds	r24, 0x02EF
     2f2:	90 91 f0 02 	lds	r25, 0x02F0
     2f6:	a0 91 f1 02 	lds	r26, 0x02F1
     2fa:	b0 91 f2 02 	lds	r27, 0x02F2
     2fe:	00 97       	sbiw	r24, 0x00	; 0
     300:	a1 05       	cpc	r26, r1
     302:	b1 05       	cpc	r27, r1
     304:	99 f4       	brne	.+38     	; 0x32c <__vector_45+0x6c>
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
     306:	8f e0       	ldi	r24, 0x0F	; 15
     308:	80 93 89 02 	sts	0x0289, r24
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
     30c:	80 91 a0 00 	lds	r24, 0x00A0
     310:	8f 75       	andi	r24, 0x5F	; 95
     312:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
     316:	80 91 02 01 	lds	r24, 0x0102
     31a:	87 7e       	andi	r24, 0xE7	; 231
     31c:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
     320:	80 91 72 00 	lds	r24, 0x0072
     324:	89 7f       	andi	r24, 0xF9	; 249
     326:	80 93 72 00 	sts	0x0072, r24
     32a:	1c c0       	rjmp	.+56     	; 0x364 <__vector_45+0xa4>
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if 
										// the pwm is turned off...is it correct??
	} else if(pwm_left > 0) {   		// move forward
     32c:	18 16       	cp	r1, r24
     32e:	19 06       	cpc	r1, r25
     330:	1a 06       	cpc	r1, r26
     332:	1b 06       	cpc	r1, r27
     334:	dc f4       	brge	.+54     	; 0x36c <__vector_45+0xac>
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
     336:	8f e0       	ldi	r24, 0x0F	; 15
     338:	80 93 89 02 	sts	0x0289, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
     33c:	80 91 a0 00 	lds	r24, 0x00A0
     340:	8f 7d       	andi	r24, 0xDF	; 223
     342:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
     346:	80 91 72 00 	lds	r24, 0x0072
     34a:	8b 7f       	andi	r24, 0xFB	; 251
     34c:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
     350:	80 91 02 01 	lds	r24, 0x0102
     354:	8f 7e       	andi	r24, 0xEF	; 239
     356:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
     35a:	80 91 a0 00 	lds	r24, 0x00A0
     35e:	80 68       	ori	r24, 0x80	; 128
     360:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
     364:	80 91 72 00 	lds	r24, 0x0072
     368:	82 60       	ori	r24, 0x02	; 2
     36a:	1a c0       	rjmp	.+52     	; 0x3a0 <__vector_45+0xe0>
	} else if(pwm_left < 0) {      		// move backward
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
     36c:	8e e0       	ldi	r24, 0x0E	; 14
     36e:	80 93 89 02 	sts	0x0289, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
     372:	80 91 a0 00 	lds	r24, 0x00A0
     376:	8f 77       	andi	r24, 0x7F	; 127
     378:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
     37c:	80 91 72 00 	lds	r24, 0x0072
     380:	8d 7f       	andi	r24, 0xFD	; 253
     382:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
     386:	80 91 02 01 	lds	r24, 0x0102
     38a:	87 7f       	andi	r24, 0xF7	; 247
     38c:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
     390:	80 91 a0 00 	lds	r24, 0x00A0
     394:	80 62       	ori	r24, 0x20	; 32
     396:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
     39a:	80 91 72 00 	lds	r24, 0x0072
     39e:	84 60       	ori	r24, 0x04	; 4
     3a0:	80 93 72 00 	sts	0x0072, r24
	}

}
     3a4:	bf 91       	pop	r27
     3a6:	af 91       	pop	r26
     3a8:	9f 91       	pop	r25
     3aa:	8f 91       	pop	r24
     3ac:	0f 90       	pop	r0
     3ae:	0f be       	out	0x3f, r0	; 63
     3b0:	0f 90       	pop	r0
     3b2:	1f 90       	pop	r1
     3b4:	18 95       	reti

000003b6 <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
     3b6:	1f 92       	push	r1
     3b8:	0f 92       	push	r0
     3ba:	0f b6       	in	r0, 0x3f	; 63
     3bc:	0f 92       	push	r0
     3be:	11 24       	eor	r1, r1
     3c0:	8f 93       	push	r24
	leftMotorPhase = passivePhase;
     3c2:	81 e0       	ldi	r24, 0x01	; 1
     3c4:	80 93 8c 02 	sts	0x028C, r24
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
     3c8:	8e e0       	ldi	r24, 0x0E	; 14
     3ca:	80 93 89 02 	sts	0x0289, r24
}
     3ce:	8f 91       	pop	r24
     3d0:	0f 90       	pop	r0
     3d2:	0f be       	out	0x3f, r0	; 63
     3d4:	0f 90       	pop	r0
     3d6:	1f 90       	pop	r1
     3d8:	18 95       	reti

000003da <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
     3da:	1f 92       	push	r1
     3dc:	0f 92       	push	r0
     3de:	0f b6       	in	r0, 0x3f	; 63
     3e0:	0f 92       	push	r0
     3e2:	11 24       	eor	r1, r1
     3e4:	8f 93       	push	r24
	leftMotorPhase = passivePhase;
     3e6:	81 e0       	ldi	r24, 0x01	; 1
     3e8:	80 93 8c 02 	sts	0x028C, r24
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
     3ec:	8f e0       	ldi	r24, 0x0F	; 15
     3ee:	80 93 89 02 	sts	0x0289, r24
}
     3f2:	8f 91       	pop	r24
     3f4:	0f 90       	pop	r0
     3f6:	0f be       	out	0x3f, r0	; 63
     3f8:	0f 90       	pop	r0
     3fa:	1f 90       	pop	r1
     3fc:	18 95       	reti

000003fe <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
     3fe:	1f 92       	push	r1
     400:	0f 92       	push	r0
     402:	0f b6       	in	r0, 0x3f	; 63
     404:	0f 92       	push	r0
     406:	11 24       	eor	r1, r1
     408:	8f 93       	push	r24
     40a:	9f 93       	push	r25
     40c:	af 93       	push	r26
     40e:	bf 93       	push	r27

	// copy sampling variables
	// reset sampling variables
	rightMotorPhase = activePhase;
     410:	10 92 8b 02 	sts	0x028B, r1
	last_right_current = right_current_avg;
     414:	80 91 d3 02 	lds	r24, 0x02D3
     418:	90 91 d4 02 	lds	r25, 0x02D4
     41c:	90 93 d8 02 	sts	0x02D8, r25
     420:	80 93 d7 02 	sts	0x02D7, r24
	right_current_avg = 0;
     424:	10 92 d4 02 	sts	0x02D4, r1
     428:	10 92 d3 02 	sts	0x02D3, r1

	last_right_vel_sum = right_vel_sum;
     42c:	80 91 e7 02 	lds	r24, 0x02E7
     430:	90 91 e8 02 	lds	r25, 0x02E8
     434:	90 93 ea 02 	sts	0x02EA, r25
     438:	80 93 e9 02 	sts	0x02E9, r24
	last_num_rvel_samples_avg = num_rvel_samples_avg;
     43c:	80 91 df 02 	lds	r24, 0x02DF
     440:	90 91 e0 02 	lds	r25, 0x02E0
     444:	90 93 e2 02 	sts	0x02E2, r25
     448:	80 93 e1 02 	sts	0x02E1, r24
	right_vel_sum = 0;
     44c:	10 92 e8 02 	sts	0x02E8, r1
     450:	10 92 e7 02 	sts	0x02E7, r1
	num_rvel_samples_avg = 0;
     454:	10 92 e0 02 	sts	0x02E0, r1
     458:	10 92 df 02 	sts	0x02DF, r1

	sendAdcValues = 1;
     45c:	81 e0       	ldi	r24, 0x01	; 1
     45e:	80 93 f3 02 	sts	0x02F3, r24

	// start control

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(pwm_right == 0) {
     462:	80 91 eb 02 	lds	r24, 0x02EB
     466:	90 91 ec 02 	lds	r25, 0x02EC
     46a:	a0 91 ed 02 	lds	r26, 0x02ED
     46e:	b0 91 ee 02 	lds	r27, 0x02EE
     472:	00 97       	sbiw	r24, 0x00	; 0
     474:	a1 05       	cpc	r26, r1
     476:	b1 05       	cpc	r27, r1
     478:	89 f4       	brne	.+34     	; 0x49c <__vector_35+0x9e>
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
     47a:	8d e0       	ldi	r24, 0x0D	; 13
     47c:	80 93 8a 02 	sts	0x028A, r24
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
     480:	80 91 90 00 	lds	r24, 0x0090
     484:	8f 75       	andi	r24, 0x5F	; 95
     486:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
     48a:	8e b1       	in	r24, 0x0e	; 14
     48c:	87 7e       	andi	r24, 0xE7	; 231
     48e:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
     490:	80 91 71 00 	lds	r24, 0x0071
     494:	89 7f       	andi	r24, 0xF9	; 249
     496:	80 93 71 00 	sts	0x0071, r24
     49a:	18 c0       	rjmp	.+48     	; 0x4cc <__vector_35+0xce>
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if 
										// the pwm is turned off...is it correct??
	}else if(pwm_right > 0) {   		// move forward
     49c:	18 16       	cp	r1, r24
     49e:	19 06       	cpc	r1, r25
     4a0:	1a 06       	cpc	r1, r26
     4a2:	1b 06       	cpc	r1, r27
     4a4:	bc f4       	brge	.+46     	; 0x4d4 <__vector_35+0xd6>
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
     4a6:	8d e0       	ldi	r24, 0x0D	; 13
     4a8:	80 93 8a 02 	sts	0x028A, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
     4ac:	80 91 90 00 	lds	r24, 0x0090
     4b0:	8f 7d       	andi	r24, 0xDF	; 223
     4b2:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
     4b6:	80 91 71 00 	lds	r24, 0x0071
     4ba:	8b 7f       	andi	r24, 0xFB	; 251
     4bc:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
     4c0:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
     4c2:	80 91 90 00 	lds	r24, 0x0090
     4c6:	80 68       	ori	r24, 0x80	; 128
     4c8:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
     4cc:	80 91 71 00 	lds	r24, 0x0071
     4d0:	82 60       	ori	r24, 0x02	; 2
     4d2:	16 c0       	rjmp	.+44     	; 0x500 <__vector_35+0x102>
	} else if(pwm_right < 0) {      	// move backward
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
     4d4:	8c e0       	ldi	r24, 0x0C	; 12
     4d6:	80 93 8a 02 	sts	0x028A, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
     4da:	80 91 90 00 	lds	r24, 0x0090
     4de:	8f 77       	andi	r24, 0x7F	; 127
     4e0:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
     4e4:	80 91 71 00 	lds	r24, 0x0071
     4e8:	8d 7f       	andi	r24, 0xFD	; 253
     4ea:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
     4ee:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
     4f0:	80 91 90 00 	lds	r24, 0x0090
     4f4:	80 62       	ori	r24, 0x20	; 32
     4f6:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
     4fa:	80 91 71 00 	lds	r24, 0x0071
     4fe:	84 60       	ori	r24, 0x04	; 4
     500:	80 93 71 00 	sts	0x0071, r24
	}

}
     504:	bf 91       	pop	r27
     506:	af 91       	pop	r26
     508:	9f 91       	pop	r25
     50a:	8f 91       	pop	r24
     50c:	0f 90       	pop	r0
     50e:	0f be       	out	0x3f, r0	; 63
     510:	0f 90       	pop	r0
     512:	1f 90       	pop	r1
     514:	18 95       	reti

00000516 <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
     516:	1f 92       	push	r1
     518:	0f 92       	push	r0
     51a:	0f b6       	in	r0, 0x3f	; 63
     51c:	0f 92       	push	r0
     51e:	11 24       	eor	r1, r1
     520:	8f 93       	push	r24
	rightMotorPhase = passivePhase;
     522:	81 e0       	ldi	r24, 0x01	; 1
     524:	80 93 8b 02 	sts	0x028B, r24
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
     528:	8c e0       	ldi	r24, 0x0C	; 12
     52a:	80 93 8a 02 	sts	0x028A, r24
}
     52e:	8f 91       	pop	r24
     530:	0f 90       	pop	r0
     532:	0f be       	out	0x3f, r0	; 63
     534:	0f 90       	pop	r0
     536:	1f 90       	pop	r1
     538:	18 95       	reti

0000053a <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
     53a:	1f 92       	push	r1
     53c:	0f 92       	push	r0
     53e:	0f b6       	in	r0, 0x3f	; 63
     540:	0f 92       	push	r0
     542:	11 24       	eor	r1, r1
     544:	8f 93       	push	r24
	rightMotorPhase = passivePhase;
     546:	81 e0       	ldi	r24, 0x01	; 1
     548:	80 93 8b 02 	sts	0x028B, r24
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
     54c:	8d e0       	ldi	r24, 0x0D	; 13
     54e:	80 93 8a 02 	sts	0x028A, r24
}
     552:	8f 91       	pop	r24
     554:	0f 90       	pop	r0
     556:	0f be       	out	0x3f, r0	; 63
     558:	0f 90       	pop	r0
     55a:	1f 90       	pop	r1
     55c:	18 95       	reti

0000055e <initUsart>:

	// clock is 8 MHz, thus:
	// @9600 baud: 8000000/16/9600-1 = 51 => 8000000/16/52 = 9615 => 100-(9600/9615*100)=0.15% of error

	// set baudrate
	UBRR0H = 0;
     55e:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 51;
     562:	83 e3       	ldi	r24, 0x33	; 51
     564:	80 93 c4 00 	sts	0x00C4, r24

	UCSR0A  &= ~(1 << U2X0);								// disable double transmission speed
     568:	e0 ec       	ldi	r30, 0xC0	; 192
     56a:	f0 e0       	ldi	r31, 0x00	; 0
     56c:	80 81       	ld	r24, Z
     56e:	8d 7f       	andi	r24, 0xFD	; 253
     570:	80 83       	st	Z, r24

	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt
     572:	e1 ec       	ldi	r30, 0xC1	; 193
     574:	f0 e0       	ldi	r31, 0x00	; 0
     576:	80 81       	ld	r24, Z
     578:	88 69       	ori	r24, 0x98	; 152
     57a:	80 83       	st	Z, r24
	
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8data, no parity, 1 stop bit
     57c:	e2 ec       	ldi	r30, 0xC2	; 194
     57e:	f0 e0       	ldi	r31, 0x00	; 0
     580:	80 81       	ld	r24, Z
     582:	86 60       	ori	r24, 0x06	; 6
     584:	80 83       	st	Z, r24

}
     586:	08 95       	ret

00000588 <usartTransmit>:

void usartTransmit(unsigned char data) {

	// wait for empty transmit buffer
	while (!(UCSR0A & (1<<UDRE0)));
     588:	90 91 c0 00 	lds	r25, 0x00C0
     58c:	95 ff       	sbrs	r25, 5
     58e:	fc cf       	rjmp	.-8      	; 0x588 <usartTransmit>

	// put data into buffer, sends the data
	UDR0 = data;
     590:	80 93 c6 00 	sts	0x00C6, r24

}
     594:	08 95       	ret

00000596 <__vector_25>:

ISR(USART0_RX_vect) {
     596:	1f 92       	push	r1
     598:	0f 92       	push	r0
     59a:	0f b6       	in	r0, 0x3f	; 63
     59c:	0f 92       	push	r0
     59e:	11 24       	eor	r1, r1
     5a0:	2f 93       	push	r18
     5a2:	8f 93       	push	r24
     5a4:	9f 93       	push	r25
     5a6:	af 93       	push	r26
     5a8:	bf 93       	push	r27

	char receivedByte = UDR0;
     5aa:	80 91 c6 00 	lds	r24, 0x00C6

	if(choosePeripheral) {
     5ae:	90 91 79 02 	lds	r25, 0x0279
     5b2:	99 23       	and	r25, r25
     5b4:	51 f1       	breq	.+84     	; 0x60a <__vector_25+0x74>
		switch(receivedByte) {
     5b6:	82 33       	cpi	r24, 0x32	; 50
     5b8:	c9 f0       	breq	.+50     	; 0x5ec <__vector_25+0x56>
     5ba:	83 33       	cpi	r24, 0x33	; 51
     5bc:	30 f4       	brcc	.+12     	; 0x5ca <__vector_25+0x34>
     5be:	80 33       	cpi	r24, 0x30	; 48
     5c0:	61 f0       	breq	.+24     	; 0x5da <__vector_25+0x44>
     5c2:	81 33       	cpi	r24, 0x31	; 49
     5c4:	09 f0       	breq	.+2      	; 0x5c8 <__vector_25+0x32>
     5c6:	c2 c1       	rjmp	.+900    	; 0x94c <__vector_25+0x3b6>
     5c8:	0b c0       	rjmp	.+22     	; 0x5e0 <__vector_25+0x4a>
     5ca:	84 33       	cpi	r24, 0x34	; 52
     5cc:	99 f0       	breq	.+38     	; 0x5f4 <__vector_25+0x5e>
     5ce:	84 33       	cpi	r24, 0x34	; 52
     5d0:	78 f0       	brcs	.+30     	; 0x5f0 <__vector_25+0x5a>
     5d2:	85 33       	cpi	r24, 0x35	; 53
     5d4:	09 f0       	breq	.+2      	; 0x5d8 <__vector_25+0x42>
     5d6:	ba c1       	rjmp	.+884    	; 0x94c <__vector_25+0x3b6>
     5d8:	0f c0       	rjmp	.+30     	; 0x5f8 <__vector_25+0x62>
			case '0': // red led
				peripheralChoice = 0;
     5da:	10 92 78 02 	sts	0x0278, r1
     5de:	03 c0       	rjmp	.+6      	; 0x5e6 <__vector_25+0x50>
				choosePeripheral = 0;
				break;
			case '1': // green led
				peripheralChoice = 1;
     5e0:	81 e0       	ldi	r24, 0x01	; 1
     5e2:	80 93 78 02 	sts	0x0278, r24
				choosePeripheral = 0;
     5e6:	10 92 79 02 	sts	0x0279, r1
				break;
     5ea:	b0 c1       	rjmp	.+864    	; 0x94c <__vector_25+0x3b6>
			case '2': // blue led
				peripheralChoice = 2;
     5ec:	82 e0       	ldi	r24, 0x02	; 2
     5ee:	f9 cf       	rjmp	.-14     	; 0x5e2 <__vector_25+0x4c>
				choosePeripheral = 0;
				break;
			case '3': // right motor
				peripheralChoice = 3;
     5f0:	83 e0       	ldi	r24, 0x03	; 3
     5f2:	f7 cf       	rjmp	.-18     	; 0x5e2 <__vector_25+0x4c>
				choosePeripheral = 0;
				break;
			case '4': // left motor
				peripheralChoice = 4;
     5f4:	84 e0       	ldi	r24, 0x04	; 4
     5f6:	f5 cf       	rjmp	.-22     	; 0x5e2 <__vector_25+0x4c>
				choosePeripheral = 0;
				break;
			case '5':
				peripheralChoice = 5;
     5f8:	85 e0       	ldi	r24, 0x05	; 5
     5fa:	80 93 78 02 	sts	0x0278, r24
				choosePeripheral = 0;
     5fe:	10 92 79 02 	sts	0x0279, r1
				sendAdcValues = 1;
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	80 93 f3 02 	sts	0x02F3, r24
				break;
     608:	a1 c1       	rjmp	.+834    	; 0x94c <__vector_25+0x3b6>

	} else {	// apply values to chosen peripheral

		int current_pwm=0;

		switch(peripheralChoice) {
     60a:	90 91 78 02 	lds	r25, 0x0278
     60e:	92 30       	cpi	r25, 0x02	; 2
     610:	09 f4       	brne	.+2      	; 0x614 <__vector_25+0x7e>
     612:	74 c0       	rjmp	.+232    	; 0x6fc <__vector_25+0x166>
     614:	93 30       	cpi	r25, 0x03	; 3
     616:	30 f4       	brcc	.+12     	; 0x624 <__vector_25+0x8e>
     618:	99 23       	and	r25, r25
     61a:	71 f0       	breq	.+28     	; 0x638 <__vector_25+0xa2>
     61c:	91 30       	cpi	r25, 0x01	; 1
     61e:	09 f0       	breq	.+2      	; 0x622 <__vector_25+0x8c>
     620:	95 c1       	rjmp	.+810    	; 0x94c <__vector_25+0x3b6>
     622:	3a c0       	rjmp	.+116    	; 0x698 <__vector_25+0x102>
     624:	94 30       	cpi	r25, 0x04	; 4
     626:	09 f4       	brne	.+2      	; 0x62a <__vector_25+0x94>
     628:	12 c1       	rjmp	.+548    	; 0x84e <__vector_25+0x2b8>
     62a:	94 30       	cpi	r25, 0x04	; 4
     62c:	08 f4       	brcc	.+2      	; 0x630 <__vector_25+0x9a>
     62e:	96 c0       	rjmp	.+300    	; 0x75c <__vector_25+0x1c6>
     630:	95 30       	cpi	r25, 0x05	; 5
     632:	09 f0       	breq	.+2      	; 0x636 <__vector_25+0xa0>
     634:	8b c1       	rjmp	.+790    	; 0x94c <__vector_25+0x3b6>
     636:	83 c1       	rjmp	.+774    	; 0x93e <__vector_25+0x3a8>
			case 0:	// red led
				if(receivedByte == '-') {
     638:	8d 32       	cpi	r24, 0x2D	; 45
     63a:	91 f4       	brne	.+36     	; 0x660 <__vector_25+0xca>
					TCCR1A |= (1 << COM1A1);	// enable OCA
     63c:	80 91 80 00 	lds	r24, 0x0080
     640:	80 68       	ori	r24, 0x80	; 128
     642:	80 93 80 00 	sts	0x0080, r24
					current_pwm = pwm_red+10;
     646:	80 91 7a 02 	lds	r24, 0x027A
     64a:	90 e0       	ldi	r25, 0x00	; 0
     64c:	0a 96       	adiw	r24, 0x0a	; 10
					if(current_pwm > 255) {
						current_pwm = 255;
					}
					pwm_red = current_pwm;
     64e:	8f 3f       	cpi	r24, 0xFF	; 255
     650:	91 05       	cpc	r25, r1
     652:	19 f0       	breq	.+6      	; 0x65a <__vector_25+0xc4>
     654:	14 f0       	brlt	.+4      	; 0x65a <__vector_25+0xc4>
     656:	8f ef       	ldi	r24, 0xFF	; 255
     658:	90 e0       	ldi	r25, 0x00	; 0
     65a:	80 93 7a 02 	sts	0x027A, r24
     65e:	16 c0       	rjmp	.+44     	; 0x68c <__vector_25+0xf6>
					OCR1A = pwm_red;
				} else if(receivedByte == '+') {
     660:	8b 32       	cpi	r24, 0x2B	; 43
     662:	09 f0       	breq	.+2      	; 0x666 <__vector_25+0xd0>
     664:	70 c1       	rjmp	.+736    	; 0x946 <__vector_25+0x3b0>
					current_pwm = pwm_red-10;
     666:	80 91 7a 02 	lds	r24, 0x027A
     66a:	90 e0       	ldi	r25, 0x00	; 0
     66c:	0a 97       	sbiw	r24, 0x0a	; 10
					if(current_pwm < 0) {
						current_pwm = 0;
					}
					pwm_red = current_pwm;
     66e:	97 ff       	sbrs	r25, 7
     670:	02 c0       	rjmp	.+4      	; 0x676 <__vector_25+0xe0>
     672:	80 e0       	ldi	r24, 0x00	; 0
     674:	90 e0       	ldi	r25, 0x00	; 0
     676:	80 93 7a 02 	sts	0x027A, r24
					if(pwm_red == 0) {
     67a:	88 23       	and	r24, r24
     67c:	39 f4       	brne	.+14     	; 0x68c <__vector_25+0xf6>
						TCCR1A &= ~(1 << COM1A1);
     67e:	80 91 80 00 	lds	r24, 0x0080
     682:	8f 77       	andi	r24, 0x7F	; 127
     684:	80 93 80 00 	sts	0x0080, r24
						PORTB &= ~(1 << 5);
     688:	2d 98       	cbi	0x05, 5	; 5
     68a:	60 c1       	rjmp	.+704    	; 0x94c <__vector_25+0x3b6>
					} else {
						OCR1A = pwm_red;
     68c:	90 e0       	ldi	r25, 0x00	; 0
     68e:	90 93 89 00 	sts	0x0089, r25
     692:	80 93 88 00 	sts	0x0088, r24
     696:	5a c1       	rjmp	.+692    	; 0x94c <__vector_25+0x3b6>
				} else {
					choosePeripheral = 1;
				}
				break;
			case 1:	// green led
				if(receivedByte == '-') {
     698:	8d 32       	cpi	r24, 0x2D	; 45
     69a:	91 f4       	brne	.+36     	; 0x6c0 <__vector_25+0x12a>
					TCCR1A |= (1 << COM1B1);	// enable OCB
     69c:	80 91 80 00 	lds	r24, 0x0080
     6a0:	80 62       	ori	r24, 0x20	; 32
     6a2:	80 93 80 00 	sts	0x0080, r24
					current_pwm = pwm_green+10;
     6a6:	80 91 7b 02 	lds	r24, 0x027B
     6aa:	90 e0       	ldi	r25, 0x00	; 0
     6ac:	0a 96       	adiw	r24, 0x0a	; 10
					if(current_pwm > 255) {
						current_pwm = 255;
					}
					pwm_green = current_pwm;
     6ae:	8f 3f       	cpi	r24, 0xFF	; 255
     6b0:	91 05       	cpc	r25, r1
     6b2:	19 f0       	breq	.+6      	; 0x6ba <__vector_25+0x124>
     6b4:	14 f0       	brlt	.+4      	; 0x6ba <__vector_25+0x124>
     6b6:	8f ef       	ldi	r24, 0xFF	; 255
     6b8:	90 e0       	ldi	r25, 0x00	; 0
     6ba:	80 93 7b 02 	sts	0x027B, r24
     6be:	15 c0       	rjmp	.+42     	; 0x6ea <__vector_25+0x154>
					OCR1B = pwm_green;
				} else if(receivedByte == '+') {
     6c0:	8b 32       	cpi	r24, 0x2B	; 43
     6c2:	c9 f4       	brne	.+50     	; 0x6f6 <__vector_25+0x160>
					current_pwm = pwm_green-10;
     6c4:	80 91 7b 02 	lds	r24, 0x027B
     6c8:	90 e0       	ldi	r25, 0x00	; 0
     6ca:	0a 97       	sbiw	r24, 0x0a	; 10
					if(current_pwm < 0) {
						current_pwm = 0;
					}
					pwm_green = current_pwm;
     6cc:	97 ff       	sbrs	r25, 7
     6ce:	02 c0       	rjmp	.+4      	; 0x6d4 <__vector_25+0x13e>
     6d0:	80 e0       	ldi	r24, 0x00	; 0
     6d2:	90 e0       	ldi	r25, 0x00	; 0
     6d4:	80 93 7b 02 	sts	0x027B, r24
					if(pwm_green == 0) {
     6d8:	88 23       	and	r24, r24
     6da:	39 f4       	brne	.+14     	; 0x6ea <__vector_25+0x154>
						TCCR1A &= ~(1 << COM1B1);
     6dc:	80 91 80 00 	lds	r24, 0x0080
     6e0:	8f 7d       	andi	r24, 0xDF	; 223
     6e2:	80 93 80 00 	sts	0x0080, r24
						PORTB &= ~(1 << 6);
     6e6:	2e 98       	cbi	0x05, 6	; 5
     6e8:	31 c1       	rjmp	.+610    	; 0x94c <__vector_25+0x3b6>
					} else {
						OCR1B = pwm_green;
     6ea:	90 e0       	ldi	r25, 0x00	; 0
     6ec:	90 93 8b 00 	sts	0x008B, r25
     6f0:	80 93 8a 00 	sts	0x008A, r24
     6f4:	2b c1       	rjmp	.+598    	; 0x94c <__vector_25+0x3b6>
					}
				} else {
					choosePeripheral = 1;
     6f6:	90 93 79 02 	sts	0x0279, r25
     6fa:	28 c1       	rjmp	.+592    	; 0x94c <__vector_25+0x3b6>
				}
				break;
			case 2: // blue led
				if(receivedByte == '-') {
     6fc:	8d 32       	cpi	r24, 0x2D	; 45
     6fe:	91 f4       	brne	.+36     	; 0x724 <__vector_25+0x18e>
					TCCR1A |= (1 << COM1C1);	// enable OCC
     700:	80 91 80 00 	lds	r24, 0x0080
     704:	88 60       	ori	r24, 0x08	; 8
     706:	80 93 80 00 	sts	0x0080, r24
					current_pwm = pwm_blue+10;
     70a:	80 91 7c 02 	lds	r24, 0x027C
     70e:	90 e0       	ldi	r25, 0x00	; 0
     710:	0a 96       	adiw	r24, 0x0a	; 10
					if(current_pwm > 255) {
						current_pwm = 255;
					}
					pwm_blue = current_pwm;
     712:	8f 3f       	cpi	r24, 0xFF	; 255
     714:	91 05       	cpc	r25, r1
     716:	19 f0       	breq	.+6      	; 0x71e <__vector_25+0x188>
     718:	14 f0       	brlt	.+4      	; 0x71e <__vector_25+0x188>
     71a:	8f ef       	ldi	r24, 0xFF	; 255
     71c:	90 e0       	ldi	r25, 0x00	; 0
     71e:	80 93 7c 02 	sts	0x027C, r24
     722:	16 c0       	rjmp	.+44     	; 0x750 <__vector_25+0x1ba>
					OCR1C = pwm_blue;
				} else if(receivedByte == '+') {
     724:	8b 32       	cpi	r24, 0x2B	; 43
     726:	09 f0       	breq	.+2      	; 0x72a <__vector_25+0x194>
     728:	0e c1       	rjmp	.+540    	; 0x946 <__vector_25+0x3b0>
					current_pwm = pwm_blue-10;
     72a:	80 91 7c 02 	lds	r24, 0x027C
     72e:	90 e0       	ldi	r25, 0x00	; 0
     730:	0a 97       	sbiw	r24, 0x0a	; 10
					if(current_pwm < 0) {
						current_pwm = 0;
					}
					pwm_blue = current_pwm;
     732:	97 ff       	sbrs	r25, 7
     734:	02 c0       	rjmp	.+4      	; 0x73a <__vector_25+0x1a4>
     736:	80 e0       	ldi	r24, 0x00	; 0
     738:	90 e0       	ldi	r25, 0x00	; 0
     73a:	80 93 7c 02 	sts	0x027C, r24
					if(pwm_blue == 0) {
     73e:	88 23       	and	r24, r24
     740:	39 f4       	brne	.+14     	; 0x750 <__vector_25+0x1ba>
						TCCR1A &= ~(1 << COM1C1);
     742:	80 91 80 00 	lds	r24, 0x0080
     746:	87 7f       	andi	r24, 0xF7	; 247
     748:	80 93 80 00 	sts	0x0080, r24
						PORTB &= ~(1 << 7);
     74c:	2f 98       	cbi	0x05, 7	; 5
     74e:	fe c0       	rjmp	.+508    	; 0x94c <__vector_25+0x3b6>
					} else {
						OCR1C = pwm_blue;
     750:	90 e0       	ldi	r25, 0x00	; 0
     752:	90 93 8d 00 	sts	0x008D, r25
     756:	80 93 8c 00 	sts	0x008C, r24
     75a:	f8 c0       	rjmp	.+496    	; 0x94c <__vector_25+0x3b6>
				} else {
					choosePeripheral = 1;
				}
				break;
			case 3: // right motor
				if(receivedByte == '+') {
     75c:	8b 32       	cpi	r24, 0x2B	; 43
     75e:	09 f5       	brne	.+66     	; 0x7a2 <__vector_25+0x20c>
					pwm_right += STEP_MOTORS;
     760:	80 91 eb 02 	lds	r24, 0x02EB
     764:	90 91 ec 02 	lds	r25, 0x02EC
     768:	a0 91 ed 02 	lds	r26, 0x02ED
     76c:	b0 91 ee 02 	lds	r27, 0x02EE
     770:	8c 59       	subi	r24, 0x9C	; 156
     772:	9f 4f       	sbci	r25, 0xFF	; 255
     774:	af 4f       	sbci	r26, 0xFF	; 255
     776:	bf 4f       	sbci	r27, 0xFF	; 255
     778:	80 93 eb 02 	sts	0x02EB, r24
     77c:	90 93 ec 02 	sts	0x02EC, r25
     780:	a0 93 ed 02 	sts	0x02ED, r26
     784:	b0 93 ee 02 	sts	0x02EE, r27
					if(pwm_right > MAX_MOTORS_PWM) {
     788:	80 30       	cpi	r24, 0x00	; 0
     78a:	24 e0       	ldi	r18, 0x04	; 4
     78c:	92 07       	cpc	r25, r18
     78e:	20 e0       	ldi	r18, 0x00	; 0
     790:	a2 07       	cpc	r26, r18
     792:	20 e0       	ldi	r18, 0x00	; 0
     794:	b2 07       	cpc	r27, r18
     796:	84 f1       	brlt	.+96     	; 0x7f8 <__vector_25+0x262>
						pwm_right = MAX_MOTORS_PWM;
     798:	8f ef       	ldi	r24, 0xFF	; 255
     79a:	93 e0       	ldi	r25, 0x03	; 3
     79c:	a0 e0       	ldi	r26, 0x00	; 0
     79e:	b0 e0       	ldi	r27, 0x00	; 0
     7a0:	23 c0       	rjmp	.+70     	; 0x7e8 <__vector_25+0x252>
					if(pwm_right >= 0) {
						OCR3A = (int)pwm_right;
					} else {
						OCR3B = (int)(-pwm_right);
					}
				} else if(receivedByte == '-') {
     7a2:	8d 32       	cpi	r24, 0x2D	; 45
     7a4:	09 f0       	breq	.+2      	; 0x7a8 <__vector_25+0x212>
     7a6:	3f c0       	rjmp	.+126    	; 0x826 <__vector_25+0x290>
					pwm_right -= STEP_MOTORS;
     7a8:	80 91 eb 02 	lds	r24, 0x02EB
     7ac:	90 91 ec 02 	lds	r25, 0x02EC
     7b0:	a0 91 ed 02 	lds	r26, 0x02ED
     7b4:	b0 91 ee 02 	lds	r27, 0x02EE
     7b8:	84 56       	subi	r24, 0x64	; 100
     7ba:	90 40       	sbci	r25, 0x00	; 0
     7bc:	a0 40       	sbci	r26, 0x00	; 0
     7be:	b0 40       	sbci	r27, 0x00	; 0
     7c0:	80 93 eb 02 	sts	0x02EB, r24
     7c4:	90 93 ec 02 	sts	0x02EC, r25
     7c8:	a0 93 ed 02 	sts	0x02ED, r26
     7cc:	b0 93 ee 02 	sts	0x02EE, r27
					if(pwm_right < -MAX_MOTORS_PWM) {
     7d0:	81 30       	cpi	r24, 0x01	; 1
     7d2:	2c ef       	ldi	r18, 0xFC	; 252
     7d4:	92 07       	cpc	r25, r18
     7d6:	2f ef       	ldi	r18, 0xFF	; 255
     7d8:	a2 07       	cpc	r26, r18
     7da:	2f ef       	ldi	r18, 0xFF	; 255
     7dc:	b2 07       	cpc	r27, r18
     7de:	64 f4       	brge	.+24     	; 0x7f8 <__vector_25+0x262>
						pwm_right = -MAX_MOTORS_PWM;
     7e0:	81 e0       	ldi	r24, 0x01	; 1
     7e2:	9c ef       	ldi	r25, 0xFC	; 252
     7e4:	af ef       	ldi	r26, 0xFF	; 255
     7e6:	bf ef       	ldi	r27, 0xFF	; 255
     7e8:	80 93 eb 02 	sts	0x02EB, r24
     7ec:	90 93 ec 02 	sts	0x02EC, r25
     7f0:	a0 93 ed 02 	sts	0x02ED, r26
     7f4:	b0 93 ee 02 	sts	0x02EE, r27
					}
					if(pwm_right >= 0) {
     7f8:	80 91 eb 02 	lds	r24, 0x02EB
     7fc:	90 91 ec 02 	lds	r25, 0x02EC
     800:	a0 91 ed 02 	lds	r26, 0x02ED
     804:	b0 91 ee 02 	lds	r27, 0x02EE
     808:	b7 fd       	sbrc	r27, 7
     80a:	05 c0       	rjmp	.+10     	; 0x816 <__vector_25+0x280>
						OCR3A = (int)pwm_right;		// I set the new value for the output compares here
     80c:	90 93 99 00 	sts	0x0099, r25
     810:	80 93 98 00 	sts	0x0098, r24
     814:	9b c0       	rjmp	.+310    	; 0x94c <__vector_25+0x3b6>
					} else {						// so the next timer interrupt the values are immediately
						OCR3B = (int)(-pwm_right);	// updated
     816:	90 95       	com	r25
     818:	81 95       	neg	r24
     81a:	9f 4f       	sbci	r25, 0xFF	; 255
     81c:	90 93 9b 00 	sts	0x009B, r25
     820:	80 93 9a 00 	sts	0x009A, r24
     824:	93 c0       	rjmp	.+294    	; 0x94c <__vector_25+0x3b6>
					}
				} else if(receivedByte == 's') {
     826:	83 37       	cpi	r24, 0x73	; 115
     828:	09 f0       	breq	.+2      	; 0x82c <__vector_25+0x296>
     82a:	8d c0       	rjmp	.+282    	; 0x946 <__vector_25+0x3b0>
					pwm_right = 0;
     82c:	10 92 eb 02 	sts	0x02EB, r1
     830:	10 92 ec 02 	sts	0x02EC, r1
     834:	10 92 ed 02 	sts	0x02ED, r1
     838:	10 92 ee 02 	sts	0x02EE, r1
					OCR3A = 0;
     83c:	10 92 99 00 	sts	0x0099, r1
     840:	10 92 98 00 	sts	0x0098, r1
					OCR3B = 0;
     844:	10 92 9b 00 	sts	0x009B, r1
     848:	10 92 9a 00 	sts	0x009A, r1
     84c:	7f c0       	rjmp	.+254    	; 0x94c <__vector_25+0x3b6>
				} else {
					choosePeripheral = 1;
				}
				break;
			case 4: // left motor
				if(receivedByte == '+') {
     84e:	8b 32       	cpi	r24, 0x2B	; 43
     850:	09 f5       	brne	.+66     	; 0x894 <__vector_25+0x2fe>
					pwm_left += STEP_MOTORS;
     852:	80 91 ef 02 	lds	r24, 0x02EF
     856:	90 91 f0 02 	lds	r25, 0x02F0
     85a:	a0 91 f1 02 	lds	r26, 0x02F1
     85e:	b0 91 f2 02 	lds	r27, 0x02F2
     862:	8c 59       	subi	r24, 0x9C	; 156
     864:	9f 4f       	sbci	r25, 0xFF	; 255
     866:	af 4f       	sbci	r26, 0xFF	; 255
     868:	bf 4f       	sbci	r27, 0xFF	; 255
     86a:	80 93 ef 02 	sts	0x02EF, r24
     86e:	90 93 f0 02 	sts	0x02F0, r25
     872:	a0 93 f1 02 	sts	0x02F1, r26
     876:	b0 93 f2 02 	sts	0x02F2, r27
					if(pwm_left > MAX_MOTORS_PWM) {
     87a:	80 30       	cpi	r24, 0x00	; 0
     87c:	24 e0       	ldi	r18, 0x04	; 4
     87e:	92 07       	cpc	r25, r18
     880:	20 e0       	ldi	r18, 0x00	; 0
     882:	a2 07       	cpc	r26, r18
     884:	20 e0       	ldi	r18, 0x00	; 0
     886:	b2 07       	cpc	r27, r18
     888:	84 f1       	brlt	.+96     	; 0x8ea <__vector_25+0x354>
						pwm_left = MAX_MOTORS_PWM;
     88a:	8f ef       	ldi	r24, 0xFF	; 255
     88c:	93 e0       	ldi	r25, 0x03	; 3
     88e:	a0 e0       	ldi	r26, 0x00	; 0
     890:	b0 e0       	ldi	r27, 0x00	; 0
     892:	23 c0       	rjmp	.+70     	; 0x8da <__vector_25+0x344>
					if(pwm_left >= 0) {
						OCR4A = pwm_left;
					} else {
						OCR4B = -pwm_left;
					}
				} else if(receivedByte == '-') {
     894:	8d 32       	cpi	r24, 0x2D	; 45
     896:	09 f0       	breq	.+2      	; 0x89a <__vector_25+0x304>
     898:	3f c0       	rjmp	.+126    	; 0x918 <__vector_25+0x382>
					pwm_left -= STEP_MOTORS;
     89a:	80 91 ef 02 	lds	r24, 0x02EF
     89e:	90 91 f0 02 	lds	r25, 0x02F0
     8a2:	a0 91 f1 02 	lds	r26, 0x02F1
     8a6:	b0 91 f2 02 	lds	r27, 0x02F2
     8aa:	84 56       	subi	r24, 0x64	; 100
     8ac:	90 40       	sbci	r25, 0x00	; 0
     8ae:	a0 40       	sbci	r26, 0x00	; 0
     8b0:	b0 40       	sbci	r27, 0x00	; 0
     8b2:	80 93 ef 02 	sts	0x02EF, r24
     8b6:	90 93 f0 02 	sts	0x02F0, r25
     8ba:	a0 93 f1 02 	sts	0x02F1, r26
     8be:	b0 93 f2 02 	sts	0x02F2, r27
					if(pwm_left < -MAX_MOTORS_PWM) {
     8c2:	81 30       	cpi	r24, 0x01	; 1
     8c4:	2c ef       	ldi	r18, 0xFC	; 252
     8c6:	92 07       	cpc	r25, r18
     8c8:	2f ef       	ldi	r18, 0xFF	; 255
     8ca:	a2 07       	cpc	r26, r18
     8cc:	2f ef       	ldi	r18, 0xFF	; 255
     8ce:	b2 07       	cpc	r27, r18
     8d0:	64 f4       	brge	.+24     	; 0x8ea <__vector_25+0x354>
						pwm_left = -MAX_MOTORS_PWM;
     8d2:	81 e0       	ldi	r24, 0x01	; 1
     8d4:	9c ef       	ldi	r25, 0xFC	; 252
     8d6:	af ef       	ldi	r26, 0xFF	; 255
     8d8:	bf ef       	ldi	r27, 0xFF	; 255
     8da:	80 93 ef 02 	sts	0x02EF, r24
     8de:	90 93 f0 02 	sts	0x02F0, r25
     8e2:	a0 93 f1 02 	sts	0x02F1, r26
     8e6:	b0 93 f2 02 	sts	0x02F2, r27
					}
					if(pwm_left >= 0) {
     8ea:	80 91 ef 02 	lds	r24, 0x02EF
     8ee:	90 91 f0 02 	lds	r25, 0x02F0
     8f2:	a0 91 f1 02 	lds	r26, 0x02F1
     8f6:	b0 91 f2 02 	lds	r27, 0x02F2
     8fa:	b7 fd       	sbrc	r27, 7
     8fc:	05 c0       	rjmp	.+10     	; 0x908 <__vector_25+0x372>
						OCR4A = pwm_left;
     8fe:	90 93 a9 00 	sts	0x00A9, r25
     902:	80 93 a8 00 	sts	0x00A8, r24
     906:	22 c0       	rjmp	.+68     	; 0x94c <__vector_25+0x3b6>
					} else {
						OCR4B = -pwm_left;
     908:	90 95       	com	r25
     90a:	81 95       	neg	r24
     90c:	9f 4f       	sbci	r25, 0xFF	; 255
     90e:	90 93 ab 00 	sts	0x00AB, r25
     912:	80 93 aa 00 	sts	0x00AA, r24
     916:	1a c0       	rjmp	.+52     	; 0x94c <__vector_25+0x3b6>
					}
				} else if(receivedByte == 's') {
     918:	83 37       	cpi	r24, 0x73	; 115
     91a:	a9 f4       	brne	.+42     	; 0x946 <__vector_25+0x3b0>
					pwm_left = 0;
     91c:	10 92 ef 02 	sts	0x02EF, r1
     920:	10 92 f0 02 	sts	0x02F0, r1
     924:	10 92 f1 02 	sts	0x02F1, r1
     928:	10 92 f2 02 	sts	0x02F2, r1
					OCR4A = 0;
     92c:	10 92 a9 00 	sts	0x00A9, r1
     930:	10 92 a8 00 	sts	0x00A8, r1
					OCR4B = 0;
     934:	10 92 ab 00 	sts	0x00AB, r1
     938:	10 92 aa 00 	sts	0x00AA, r1
     93c:	07 c0       	rjmp	.+14     	; 0x94c <__vector_25+0x3b6>
				} else {
					choosePeripheral = 1;
				}
				break;
			case 5: // adc
				if(receivedByte == 's') {
     93e:	83 37       	cpi	r24, 0x73	; 115
     940:	29 f4       	brne	.+10     	; 0x94c <__vector_25+0x3b6>
					sendAdcValues = 0;
     942:	10 92 f3 02 	sts	0x02F3, r1
					choosePeripheral = 1;
     946:	81 e0       	ldi	r24, 0x01	; 1
     948:	80 93 79 02 	sts	0x0279, r24

	}



}
     94c:	bf 91       	pop	r27
     94e:	af 91       	pop	r26
     950:	9f 91       	pop	r25
     952:	8f 91       	pop	r24
     954:	2f 91       	pop	r18
     956:	0f 90       	pop	r0
     958:	0f be       	out	0x3f, r0	; 63
     95a:	0f 90       	pop	r0
     95c:	1f 90       	pop	r1
     95e:	18 95       	reti

00000960 <initExternalInterrupt>:

void initExternalInterrupt() {
	
	
	
}
     960:	08 95       	ret

00000962 <initPeripherals>:


void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
     962:	f8 94       	cli

	initPorts();
     964:	0e 94 93 00 	call	0x126	; 0x126 <initPorts>
	initAdc();
     968:	0e 94 ae 00 	call	0x15c	; 0x15c <initAdc>
	initPwm();
     96c:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <initPwm>
	initSPI();
     970:	0e 94 19 08 	call	0x1032	; 0x1032 <initSPI>
	mirf_init();
     974:	0e 94 2c 09 	call	0x1258	; 0x1258 <mirf_init>
	initUsart();
     978:	0e 94 af 02 	call	0x55e	; 0x55e <initUsart>
	initExternalInterrupt();

	sei();			// enable global interrupts
     97c:	78 94       	sei

	

}
     97e:	08 95       	ret

00000980 <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
     980:	81 e0       	ldi	r24, 0x01	; 1
     982:	90 91 f4 02 	lds	r25, 0x02F4
     986:	89 1b       	sub	r24, r25
     988:	80 93 f4 02 	sts	0x02F4, r24

	if(blinkState) {
     98c:	88 23       	and	r24, r24
     98e:	61 f0       	breq	.+24     	; 0x9a8 <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// enable OCC
     990:	80 91 80 00 	lds	r24, 0x0080
     994:	88 60       	ori	r24, 0x08	; 8
     996:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
     99a:	8f ef       	ldi	r24, 0xFF	; 255
     99c:	90 e0       	ldi	r25, 0x00	; 0
     99e:	90 93 8d 00 	sts	0x008D, r25
     9a2:	80 93 8c 00 	sts	0x008C, r24
     9a6:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);
     9a8:	80 91 80 00 	lds	r24, 0x0080
     9ac:	87 7f       	andi	r24, 0xF7	; 247
     9ae:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);
     9b2:	2f 98       	cbi	0x05, 7	; 5
     9b4:	08 95       	ret

000009b6 <updateRedLed>:

}

void updateRedLed(unsigned char value) {

	if(value == 0) {
     9b6:	88 23       	and	r24, r24
     9b8:	39 f4       	brne	.+14     	; 0x9c8 <updateRedLed+0x12>
		TCCR1A &= ~(1 << COM1A1);
     9ba:	80 91 80 00 	lds	r24, 0x0080
     9be:	8f 77       	andi	r24, 0x7F	; 127
     9c0:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);
     9c4:	2d 98       	cbi	0x05, 5	; 5
     9c6:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);
     9c8:	90 91 80 00 	lds	r25, 0x0080
     9cc:	90 68       	ori	r25, 0x80	; 128
     9ce:	90 93 80 00 	sts	0x0080, r25
		OCR1A = value;
     9d2:	90 e0       	ldi	r25, 0x00	; 0
     9d4:	90 93 89 00 	sts	0x0089, r25
     9d8:	80 93 88 00 	sts	0x0088, r24
     9dc:	08 95       	ret

000009de <updateGreenLed>:

}

void updateGreenLed(unsigned char value) {

	if(value == 0) {
     9de:	88 23       	and	r24, r24
     9e0:	39 f4       	brne	.+14     	; 0x9f0 <updateGreenLed+0x12>
		TCCR1A &= ~(1 << COM1B1);
     9e2:	80 91 80 00 	lds	r24, 0x0080
     9e6:	8f 7d       	andi	r24, 0xDF	; 223
     9e8:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);
     9ec:	2e 98       	cbi	0x05, 6	; 5
     9ee:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1B1);
     9f0:	90 91 80 00 	lds	r25, 0x0080
     9f4:	90 62       	ori	r25, 0x20	; 32
     9f6:	90 93 80 00 	sts	0x0080, r25
		OCR1B = value;
     9fa:	90 e0       	ldi	r25, 0x00	; 0
     9fc:	90 93 8b 00 	sts	0x008B, r25
     a00:	80 93 8a 00 	sts	0x008A, r24
     a04:	08 95       	ret

00000a06 <updateBlueLed>:

}

void updateBlueLed(unsigned char value) {

	if(value == 0) {
     a06:	88 23       	and	r24, r24
     a08:	39 f4       	brne	.+14     	; 0xa18 <updateBlueLed+0x12>
		TCCR1A &= ~(1 << COM1C1);
     a0a:	80 91 80 00 	lds	r24, 0x0080
     a0e:	87 7f       	andi	r24, 0xF7	; 247
     a10:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);
     a14:	2f 98       	cbi	0x05, 7	; 5
     a16:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);
     a18:	90 91 80 00 	lds	r25, 0x0080
     a1c:	98 60       	ori	r25, 0x08	; 8
     a1e:	90 93 80 00 	sts	0x0080, r25
		OCR1C = value;
     a22:	90 e0       	ldi	r25, 0x00	; 0
     a24:	90 93 8d 00 	sts	0x008D, r25
     a28:	80 93 8c 00 	sts	0x008C, r24
     a2c:	08 95       	ret

00000a2e <main>:
	}

}

int main(void) {
     a2e:	8f 92       	push	r8
     a30:	9f 92       	push	r9
     a32:	af 92       	push	r10
     a34:	bf 92       	push	r11
     a36:	df 92       	push	r13
     a38:	ef 92       	push	r14
     a3a:	ff 92       	push	r15
     a3c:	0f 93       	push	r16
     a3e:	1f 93       	push	r17
     a40:	cf 93       	push	r28
     a42:	df 93       	push	r29

	unsigned char debugData = 0xAA;
	choosePeripheral = 1;
     a44:	81 e0       	ldi	r24, 0x01	; 1
     a46:	80 93 79 02 	sts	0x0279, r24
	channelIndex = 0;
     a4a:	10 92 87 02 	sts	0x0287, r1

	initPeripherals();
     a4e:	0e 94 b1 04 	call	0x962	; 0x962 <initPeripherals>
	currentAdChannel = 12;
     a52:	8c e0       	ldi	r24, 0x0C	; 12
     a54:	80 93 86 02 	sts	0x0286, r24


	e_start_agendas_processing();
     a58:	0e 94 55 09 	call	0x12aa	; 0x12aa <e_start_agendas_processing>
	//e_activate_agenda(toggleBlueLed, 10000);		// every 1 seconds
	e_init_remote_control();
     a5c:	0e 94 37 0b 	call	0x166e	; 0x166e <e_init_remote_control>

	// channel selection: continuously change the channel sampled in sequence
	if(currentAdChannel < 8) {
     a60:	80 91 86 02 	lds	r24, 0x0286
     a64:	88 30       	cpi	r24, 0x08	; 8
     a66:	50 f4       	brcc	.+20     	; 0xa7c <main+0x4e>
		ADCSRB &= ~(1 << MUX5);
     a68:	80 91 7b 00 	lds	r24, 0x007B
     a6c:	87 7f       	andi	r24, 0xF7	; 247
     a6e:	80 93 7b 00 	sts	0x007B, r24
		ADMUX |= currentAdChannel;
     a72:	90 91 7c 00 	lds	r25, 0x007C
     a76:	80 91 86 02 	lds	r24, 0x0286
     a7a:	0a c0       	rjmp	.+20     	; 0xa90 <main+0x62>
	} else {
		ADCSRB |= (1 << MUX5);
     a7c:	80 91 7b 00 	lds	r24, 0x007B
     a80:	88 60       	ori	r24, 0x08	; 8
     a82:	80 93 7b 00 	sts	0x007B, r24
		ADMUX |= currentAdChannel-8;
     a86:	90 91 7c 00 	lds	r25, 0x007C
     a8a:	80 91 86 02 	lds	r24, 0x0286
     a8e:	88 50       	subi	r24, 0x08	; 8
     a90:	89 2b       	or	r24, r25
     a92:	80 93 7c 00 	sts	0x007C, r24

				case 4:	// both motors left
					pwm_right += STEP_MOTORS;
					pwm_left -= STEP_MOTORS;
	                if (pwm_right>MAX_MOTORS_PWM) pwm_right=MAX_MOTORS_PWM;
    	            if (pwm_left<-MAX_MOTORS_PWM) pwm_left=-MAX_MOTORS_PWM;
     a96:	91 e0       	ldi	r25, 0x01	; 1
     a98:	e9 2e       	mov	r14, r25
     a9a:	9c ef       	ldi	r25, 0xFC	; 252
     a9c:	f9 2e       	mov	r15, r25
     a9e:	9f ef       	ldi	r25, 0xFF	; 255
     aa0:	09 2f       	mov	r16, r25
     aa2:	9f ef       	ldi	r25, 0xFF	; 255
     aa4:	19 2f       	mov	r17, r25
					break;

				case 4:	// both motors left
					pwm_right += STEP_MOTORS;
					pwm_left -= STEP_MOTORS;
	                if (pwm_right>MAX_MOTORS_PWM) pwm_right=MAX_MOTORS_PWM;
     aa6:	8f ef       	ldi	r24, 0xFF	; 255
     aa8:	88 2e       	mov	r8, r24
     aaa:	83 e0       	ldi	r24, 0x03	; 3
     aac:	98 2e       	mov	r9, r24
     aae:	a1 2c       	mov	r10, r1
     ab0:	b1 2c       	mov	r11, r1
					pwm_right -= STEP_MOTORS;
                	if (pwm_right<-MAX_MOTORS_PWM) pwm_right=-MAX_MOTORS_PWM;
					break;

               	case 0:	// colors
					colorState = (colorState+1)%5;
     ab2:	c5 e0       	ldi	r28, 0x05	; 5
     ab4:	d0 e0       	ldi	r29, 0x00	; 0
					} else if(colorState==3) {	// turn on white
						pwm_blue = 0;
						pwm_green = 0;
						pwm_red = 0;
					} else if(colorState==4) {	// turn off
						pwm_blue = MAX_LEDS_PWM;
     ab6:	dd 24       	eor	r13, r13
     ab8:	da 94       	dec	r13
		//} else {
		//	PORTB &= 0x7F;	
		//}


		ir_move = e_get_data();
     aba:	0e 94 88 0b 	call	0x1710	; 0x1710 <e_get_data>
     abe:	80 93 f5 02 	sts	0x02F5, r24

		if(command_received) {
     ac2:	90 91 fe 02 	lds	r25, 0x02FE
     ac6:	99 23       	and	r25, r25
     ac8:	09 f4       	brne	.+2      	; 0xacc <main+0x9e>
     aca:	75 c2       	rjmp	.+1258   	; 0xfb6 <main+0x588>

			command_received = 0;
     acc:	10 92 fe 02 	sts	0x02FE, r1

			//usartTransmit(ir_move);


			switch(ir_move) {
     ad0:	84 30       	cpi	r24, 0x04	; 4
     ad2:	09 f4       	brne	.+2      	; 0xad6 <main+0xa8>
     ad4:	33 c1       	rjmp	.+614    	; 0xd3c <main+0x30e>
     ad6:	85 30       	cpi	r24, 0x05	; 5
     ad8:	60 f4       	brcc	.+24     	; 0xaf2 <main+0xc4>
     ada:	81 30       	cpi	r24, 0x01	; 1
     adc:	09 f4       	brne	.+2      	; 0xae0 <main+0xb2>
     ade:	96 c1       	rjmp	.+812    	; 0xe0c <main+0x3de>
     ae0:	81 30       	cpi	r24, 0x01	; 1
     ae2:	08 f4       	brcc	.+2      	; 0xae6 <main+0xb8>
     ae4:	05 c2       	rjmp	.+1034   	; 0xef0 <main+0x4c2>
     ae6:	82 30       	cpi	r24, 0x02	; 2
     ae8:	39 f1       	breq	.+78     	; 0xb38 <main+0x10a>
     aea:	83 30       	cpi	r24, 0x03	; 3
     aec:	09 f0       	breq	.+2      	; 0xaf0 <main+0xc2>
     aee:	37 c2       	rjmp	.+1134   	; 0xf5e <main+0x530>
     af0:	67 c1       	rjmp	.+718    	; 0xdc0 <main+0x392>
     af2:	87 30       	cpi	r24, 0x07	; 7
     af4:	09 f4       	brne	.+2      	; 0xaf8 <main+0xca>
     af6:	d6 c1       	rjmp	.+940    	; 0xea4 <main+0x476>
     af8:	88 30       	cpi	r24, 0x08	; 8
     afa:	30 f4       	brcc	.+12     	; 0xb08 <main+0xda>
     afc:	85 30       	cpi	r24, 0x05	; 5
     afe:	59 f0       	breq	.+22     	; 0xb16 <main+0xe8>
     b00:	86 30       	cpi	r24, 0x06	; 6
     b02:	09 f0       	breq	.+2      	; 0xb06 <main+0xd8>
     b04:	2c c2       	rjmp	.+1112   	; 0xf5e <main+0x530>
     b06:	d8 c0       	rjmp	.+432    	; 0xcb8 <main+0x28a>
     b08:	88 30       	cpi	r24, 0x08	; 8
     b0a:	09 f4       	brne	.+2      	; 0xb0e <main+0xe0>
     b0c:	75 c0       	rjmp	.+234    	; 0xbf8 <main+0x1ca>
     b0e:	89 30       	cpi	r24, 0x09	; 9
     b10:	09 f0       	breq	.+2      	; 0xb14 <main+0xe6>
     b12:	25 c2       	rjmp	.+1098   	; 0xf5e <main+0x530>
     b14:	a1 c1       	rjmp	.+834    	; 0xe58 <main+0x42a>

				case 5:	// stop motors
					pwm_right = 0;
     b16:	10 92 eb 02 	sts	0x02EB, r1
     b1a:	10 92 ec 02 	sts	0x02EC, r1
     b1e:	10 92 ed 02 	sts	0x02ED, r1
     b22:	10 92 ee 02 	sts	0x02EE, r1
					pwm_left = 0;
     b26:	10 92 ef 02 	sts	0x02EF, r1
     b2a:	10 92 f0 02 	sts	0x02F0, r1
     b2e:	10 92 f1 02 	sts	0x02F1, r1
     b32:	10 92 f2 02 	sts	0x02F2, r1
					break;
     b36:	13 c2       	rjmp	.+1062   	; 0xf5e <main+0x530>

				case 2:	// both motors forward
					if(pwm_right > pwm_left) {
     b38:	20 91 eb 02 	lds	r18, 0x02EB
     b3c:	30 91 ec 02 	lds	r19, 0x02EC
     b40:	40 91 ed 02 	lds	r20, 0x02ED
     b44:	50 91 ee 02 	lds	r21, 0x02EE
     b48:	80 91 ef 02 	lds	r24, 0x02EF
     b4c:	90 91 f0 02 	lds	r25, 0x02F0
     b50:	a0 91 f1 02 	lds	r26, 0x02F1
     b54:	b0 91 f2 02 	lds	r27, 0x02F2
     b58:	82 17       	cp	r24, r18
     b5a:	93 07       	cpc	r25, r19
     b5c:	a4 07       	cpc	r26, r20
     b5e:	b5 07       	cpc	r27, r21
     b60:	4c f4       	brge	.+18     	; 0xb74 <main+0x146>
						pwm_left = pwm_right;
     b62:	20 93 ef 02 	sts	0x02EF, r18
     b66:	30 93 f0 02 	sts	0x02F0, r19
     b6a:	40 93 f1 02 	sts	0x02F1, r20
     b6e:	50 93 f2 02 	sts	0x02F2, r21
     b72:	08 c0       	rjmp	.+16     	; 0xb84 <main+0x156>
					} else {
						pwm_right = pwm_left;
     b74:	80 93 eb 02 	sts	0x02EB, r24
     b78:	90 93 ec 02 	sts	0x02EC, r25
     b7c:	a0 93 ed 02 	sts	0x02ED, r26
     b80:	b0 93 ee 02 	sts	0x02EE, r27
					}
					pwm_right += STEP_MOTORS;
     b84:	20 91 eb 02 	lds	r18, 0x02EB
     b88:	30 91 ec 02 	lds	r19, 0x02EC
     b8c:	40 91 ed 02 	lds	r20, 0x02ED
     b90:	50 91 ee 02 	lds	r21, 0x02EE
     b94:	2c 59       	subi	r18, 0x9C	; 156
     b96:	3f 4f       	sbci	r19, 0xFF	; 255
     b98:	4f 4f       	sbci	r20, 0xFF	; 255
     b9a:	5f 4f       	sbci	r21, 0xFF	; 255
     b9c:	20 93 eb 02 	sts	0x02EB, r18
     ba0:	30 93 ec 02 	sts	0x02EC, r19
     ba4:	40 93 ed 02 	sts	0x02ED, r20
     ba8:	50 93 ee 02 	sts	0x02EE, r21
					pwm_left += STEP_MOTORS;
     bac:	80 91 ef 02 	lds	r24, 0x02EF
     bb0:	90 91 f0 02 	lds	r25, 0x02F0
     bb4:	a0 91 f1 02 	lds	r26, 0x02F1
     bb8:	b0 91 f2 02 	lds	r27, 0x02F2
     bbc:	8c 59       	subi	r24, 0x9C	; 156
     bbe:	9f 4f       	sbci	r25, 0xFF	; 255
     bc0:	af 4f       	sbci	r26, 0xFF	; 255
     bc2:	bf 4f       	sbci	r27, 0xFF	; 255
     bc4:	80 93 ef 02 	sts	0x02EF, r24
     bc8:	90 93 f0 02 	sts	0x02F0, r25
     bcc:	a0 93 f1 02 	sts	0x02F1, r26
     bd0:	b0 93 f2 02 	sts	0x02F2, r27
	                if (pwm_right > MAX_MOTORS_PWM) pwm_right = MAX_MOTORS_PWM;
     bd4:	20 30       	cpi	r18, 0x00	; 0
     bd6:	64 e0       	ldi	r22, 0x04	; 4
     bd8:	36 07       	cpc	r19, r22
     bda:	60 e0       	ldi	r22, 0x00	; 0
     bdc:	46 07       	cpc	r20, r22
     bde:	60 e0       	ldi	r22, 0x00	; 0
     be0:	56 07       	cpc	r21, r22
     be2:	0c f4       	brge	.+2      	; 0xbe6 <main+0x1b8>
     be4:	a1 c0       	rjmp	.+322    	; 0xd28 <main+0x2fa>
     be6:	80 92 eb 02 	sts	0x02EB, r8
     bea:	90 92 ec 02 	sts	0x02EC, r9
     bee:	a0 92 ed 02 	sts	0x02ED, r10
     bf2:	b0 92 ee 02 	sts	0x02EE, r11
     bf6:	98 c0       	rjmp	.+304    	; 0xd28 <main+0x2fa>
    	            if (pwm_left > MAX_MOTORS_PWM) pwm_left = MAX_MOTORS_PWM;
               		break;

				case 8:	// both motors backward
					if(pwm_right < pwm_left) {
     bf8:	20 91 eb 02 	lds	r18, 0x02EB
     bfc:	30 91 ec 02 	lds	r19, 0x02EC
     c00:	40 91 ed 02 	lds	r20, 0x02ED
     c04:	50 91 ee 02 	lds	r21, 0x02EE
     c08:	80 91 ef 02 	lds	r24, 0x02EF
     c0c:	90 91 f0 02 	lds	r25, 0x02F0
     c10:	a0 91 f1 02 	lds	r26, 0x02F1
     c14:	b0 91 f2 02 	lds	r27, 0x02F2
     c18:	28 17       	cp	r18, r24
     c1a:	39 07       	cpc	r19, r25
     c1c:	4a 07       	cpc	r20, r26
     c1e:	5b 07       	cpc	r21, r27
     c20:	4c f4       	brge	.+18     	; 0xc34 <main+0x206>
						pwm_left  = pwm_right;
     c22:	20 93 ef 02 	sts	0x02EF, r18
     c26:	30 93 f0 02 	sts	0x02F0, r19
     c2a:	40 93 f1 02 	sts	0x02F1, r20
     c2e:	50 93 f2 02 	sts	0x02F2, r21
     c32:	08 c0       	rjmp	.+16     	; 0xc44 <main+0x216>
					} else {
						pwm_right = pwm_left;
     c34:	80 93 eb 02 	sts	0x02EB, r24
     c38:	90 93 ec 02 	sts	0x02EC, r25
     c3c:	a0 93 ed 02 	sts	0x02ED, r26
     c40:	b0 93 ee 02 	sts	0x02EE, r27
					}
					pwm_right -= STEP_MOTORS;
     c44:	20 91 eb 02 	lds	r18, 0x02EB
     c48:	30 91 ec 02 	lds	r19, 0x02EC
     c4c:	40 91 ed 02 	lds	r20, 0x02ED
     c50:	50 91 ee 02 	lds	r21, 0x02EE
     c54:	24 56       	subi	r18, 0x64	; 100
     c56:	30 40       	sbci	r19, 0x00	; 0
     c58:	40 40       	sbci	r20, 0x00	; 0
     c5a:	50 40       	sbci	r21, 0x00	; 0
     c5c:	20 93 eb 02 	sts	0x02EB, r18
     c60:	30 93 ec 02 	sts	0x02EC, r19
     c64:	40 93 ed 02 	sts	0x02ED, r20
     c68:	50 93 ee 02 	sts	0x02EE, r21
					pwm_left -= STEP_MOTORS;
     c6c:	80 91 ef 02 	lds	r24, 0x02EF
     c70:	90 91 f0 02 	lds	r25, 0x02F0
     c74:	a0 91 f1 02 	lds	r26, 0x02F1
     c78:	b0 91 f2 02 	lds	r27, 0x02F2
     c7c:	84 56       	subi	r24, 0x64	; 100
     c7e:	90 40       	sbci	r25, 0x00	; 0
     c80:	a0 40       	sbci	r26, 0x00	; 0
     c82:	b0 40       	sbci	r27, 0x00	; 0
     c84:	80 93 ef 02 	sts	0x02EF, r24
     c88:	90 93 f0 02 	sts	0x02F0, r25
     c8c:	a0 93 f1 02 	sts	0x02F1, r26
     c90:	b0 93 f2 02 	sts	0x02F2, r27
	                if (pwm_right < -MAX_MOTORS_PWM) pwm_right = -MAX_MOTORS_PWM;
     c94:	21 30       	cpi	r18, 0x01	; 1
     c96:	6c ef       	ldi	r22, 0xFC	; 252
     c98:	36 07       	cpc	r19, r22
     c9a:	6f ef       	ldi	r22, 0xFF	; 255
     c9c:	46 07       	cpc	r20, r22
     c9e:	6f ef       	ldi	r22, 0xFF	; 255
     ca0:	56 07       	cpc	r21, r22
     ca2:	0c f0       	brlt	.+2      	; 0xca6 <main+0x278>
     ca4:	83 c0       	rjmp	.+262    	; 0xdac <main+0x37e>
     ca6:	e0 92 eb 02 	sts	0x02EB, r14
     caa:	f0 92 ec 02 	sts	0x02EC, r15
     cae:	00 93 ed 02 	sts	0x02ED, r16
     cb2:	10 93 ee 02 	sts	0x02EE, r17
     cb6:	7a c0       	rjmp	.+244    	; 0xdac <main+0x37e>
    	            if (pwm_left < -MAX_MOTORS_PWM) pwm_left = -MAX_MOTORS_PWM;
                  	break;

				case 6:	// both motors right
					pwm_right -= STEP_MOTORS;
     cb8:	20 91 eb 02 	lds	r18, 0x02EB
     cbc:	30 91 ec 02 	lds	r19, 0x02EC
     cc0:	40 91 ed 02 	lds	r20, 0x02ED
     cc4:	50 91 ee 02 	lds	r21, 0x02EE
     cc8:	24 56       	subi	r18, 0x64	; 100
     cca:	30 40       	sbci	r19, 0x00	; 0
     ccc:	40 40       	sbci	r20, 0x00	; 0
     cce:	50 40       	sbci	r21, 0x00	; 0
     cd0:	20 93 eb 02 	sts	0x02EB, r18
     cd4:	30 93 ec 02 	sts	0x02EC, r19
     cd8:	40 93 ed 02 	sts	0x02ED, r20
     cdc:	50 93 ee 02 	sts	0x02EE, r21
					pwm_left += STEP_MOTORS;
     ce0:	80 91 ef 02 	lds	r24, 0x02EF
     ce4:	90 91 f0 02 	lds	r25, 0x02F0
     ce8:	a0 91 f1 02 	lds	r26, 0x02F1
     cec:	b0 91 f2 02 	lds	r27, 0x02F2
     cf0:	8c 59       	subi	r24, 0x9C	; 156
     cf2:	9f 4f       	sbci	r25, 0xFF	; 255
     cf4:	af 4f       	sbci	r26, 0xFF	; 255
     cf6:	bf 4f       	sbci	r27, 0xFF	; 255
     cf8:	80 93 ef 02 	sts	0x02EF, r24
     cfc:	90 93 f0 02 	sts	0x02F0, r25
     d00:	a0 93 f1 02 	sts	0x02F1, r26
     d04:	b0 93 f2 02 	sts	0x02F2, r27
                	if (pwm_right<-MAX_MOTORS_PWM) pwm_right=-MAX_MOTORS_PWM;
     d08:	21 30       	cpi	r18, 0x01	; 1
     d0a:	6c ef       	ldi	r22, 0xFC	; 252
     d0c:	36 07       	cpc	r19, r22
     d0e:	6f ef       	ldi	r22, 0xFF	; 255
     d10:	46 07       	cpc	r20, r22
     d12:	6f ef       	ldi	r22, 0xFF	; 255
     d14:	56 07       	cpc	r21, r22
     d16:	44 f4       	brge	.+16     	; 0xd28 <main+0x2fa>
     d18:	e0 92 eb 02 	sts	0x02EB, r14
     d1c:	f0 92 ec 02 	sts	0x02EC, r15
     d20:	00 93 ed 02 	sts	0x02ED, r16
     d24:	10 93 ee 02 	sts	0x02EE, r17
                	if (pwm_left>MAX_MOTORS_PWM) pwm_left=MAX_MOTORS_PWM;
     d28:	80 30       	cpi	r24, 0x00	; 0
     d2a:	24 e0       	ldi	r18, 0x04	; 4
     d2c:	92 07       	cpc	r25, r18
     d2e:	20 e0       	ldi	r18, 0x00	; 0
     d30:	a2 07       	cpc	r26, r18
     d32:	20 e0       	ldi	r18, 0x00	; 0
     d34:	b2 07       	cpc	r27, r18
     d36:	0c f4       	brge	.+2      	; 0xd3a <main+0x30c>
     d38:	12 c1       	rjmp	.+548    	; 0xf5e <main+0x530>
     d3a:	5f c0       	rjmp	.+190    	; 0xdfa <main+0x3cc>
					break;

				case 4:	// both motors left
					pwm_right += STEP_MOTORS;
     d3c:	20 91 eb 02 	lds	r18, 0x02EB
     d40:	30 91 ec 02 	lds	r19, 0x02EC
     d44:	40 91 ed 02 	lds	r20, 0x02ED
     d48:	50 91 ee 02 	lds	r21, 0x02EE
     d4c:	2c 59       	subi	r18, 0x9C	; 156
     d4e:	3f 4f       	sbci	r19, 0xFF	; 255
     d50:	4f 4f       	sbci	r20, 0xFF	; 255
     d52:	5f 4f       	sbci	r21, 0xFF	; 255
     d54:	20 93 eb 02 	sts	0x02EB, r18
     d58:	30 93 ec 02 	sts	0x02EC, r19
     d5c:	40 93 ed 02 	sts	0x02ED, r20
     d60:	50 93 ee 02 	sts	0x02EE, r21
					pwm_left -= STEP_MOTORS;
     d64:	80 91 ef 02 	lds	r24, 0x02EF
     d68:	90 91 f0 02 	lds	r25, 0x02F0
     d6c:	a0 91 f1 02 	lds	r26, 0x02F1
     d70:	b0 91 f2 02 	lds	r27, 0x02F2
     d74:	84 56       	subi	r24, 0x64	; 100
     d76:	90 40       	sbci	r25, 0x00	; 0
     d78:	a0 40       	sbci	r26, 0x00	; 0
     d7a:	b0 40       	sbci	r27, 0x00	; 0
     d7c:	80 93 ef 02 	sts	0x02EF, r24
     d80:	90 93 f0 02 	sts	0x02F0, r25
     d84:	a0 93 f1 02 	sts	0x02F1, r26
     d88:	b0 93 f2 02 	sts	0x02F2, r27
	                if (pwm_right>MAX_MOTORS_PWM) pwm_right=MAX_MOTORS_PWM;
     d8c:	20 30       	cpi	r18, 0x00	; 0
     d8e:	64 e0       	ldi	r22, 0x04	; 4
     d90:	36 07       	cpc	r19, r22
     d92:	60 e0       	ldi	r22, 0x00	; 0
     d94:	46 07       	cpc	r20, r22
     d96:	60 e0       	ldi	r22, 0x00	; 0
     d98:	56 07       	cpc	r21, r22
     d9a:	44 f0       	brlt	.+16     	; 0xdac <main+0x37e>
     d9c:	80 92 eb 02 	sts	0x02EB, r8
     da0:	90 92 ec 02 	sts	0x02EC, r9
     da4:	a0 92 ed 02 	sts	0x02ED, r10
     da8:	b0 92 ee 02 	sts	0x02EE, r11
    	            if (pwm_left<-MAX_MOTORS_PWM) pwm_left=-MAX_MOTORS_PWM;
     dac:	81 30       	cpi	r24, 0x01	; 1
     dae:	2c ef       	ldi	r18, 0xFC	; 252
     db0:	92 07       	cpc	r25, r18
     db2:	2f ef       	ldi	r18, 0xFF	; 255
     db4:	a2 07       	cpc	r26, r18
     db6:	2f ef       	ldi	r18, 0xFF	; 255
     db8:	b2 07       	cpc	r27, r18
     dba:	0c f0       	brlt	.+2      	; 0xdbe <main+0x390>
     dbc:	d0 c0       	rjmp	.+416    	; 0xf5e <main+0x530>
     dbe:	69 c0       	rjmp	.+210    	; 0xe92 <main+0x464>
					break;

				case 3:	// left motor forward
					pwm_left += STEP_MOTORS;
     dc0:	80 91 ef 02 	lds	r24, 0x02EF
     dc4:	90 91 f0 02 	lds	r25, 0x02F0
     dc8:	a0 91 f1 02 	lds	r26, 0x02F1
     dcc:	b0 91 f2 02 	lds	r27, 0x02F2
     dd0:	8c 59       	subi	r24, 0x9C	; 156
     dd2:	9f 4f       	sbci	r25, 0xFF	; 255
     dd4:	af 4f       	sbci	r26, 0xFF	; 255
     dd6:	bf 4f       	sbci	r27, 0xFF	; 255
     dd8:	80 93 ef 02 	sts	0x02EF, r24
     ddc:	90 93 f0 02 	sts	0x02F0, r25
     de0:	a0 93 f1 02 	sts	0x02F1, r26
     de4:	b0 93 f2 02 	sts	0x02F2, r27
                	if (pwm_left>MAX_MOTORS_PWM) pwm_left=MAX_MOTORS_PWM;
     de8:	80 30       	cpi	r24, 0x00	; 0
     dea:	64 e0       	ldi	r22, 0x04	; 4
     dec:	96 07       	cpc	r25, r22
     dee:	60 e0       	ldi	r22, 0x00	; 0
     df0:	a6 07       	cpc	r26, r22
     df2:	60 e0       	ldi	r22, 0x00	; 0
     df4:	b6 07       	cpc	r27, r22
     df6:	0c f4       	brge	.+2      	; 0xdfa <main+0x3cc>
     df8:	b2 c0       	rjmp	.+356    	; 0xf5e <main+0x530>
     dfa:	80 92 ef 02 	sts	0x02EF, r8
     dfe:	90 92 f0 02 	sts	0x02F0, r9
     e02:	a0 92 f1 02 	sts	0x02F1, r10
     e06:	b0 92 f2 02 	sts	0x02F2, r11
     e0a:	a9 c0       	rjmp	.+338    	; 0xf5e <main+0x530>
					break;

				case 1:	// right motor forward
					pwm_right += STEP_MOTORS;
     e0c:	80 91 eb 02 	lds	r24, 0x02EB
     e10:	90 91 ec 02 	lds	r25, 0x02EC
     e14:	a0 91 ed 02 	lds	r26, 0x02ED
     e18:	b0 91 ee 02 	lds	r27, 0x02EE
     e1c:	8c 59       	subi	r24, 0x9C	; 156
     e1e:	9f 4f       	sbci	r25, 0xFF	; 255
     e20:	af 4f       	sbci	r26, 0xFF	; 255
     e22:	bf 4f       	sbci	r27, 0xFF	; 255
     e24:	80 93 eb 02 	sts	0x02EB, r24
     e28:	90 93 ec 02 	sts	0x02EC, r25
     e2c:	a0 93 ed 02 	sts	0x02ED, r26
     e30:	b0 93 ee 02 	sts	0x02EE, r27
	                if (pwm_right>MAX_MOTORS_PWM) pwm_right=MAX_MOTORS_PWM;
     e34:	80 30       	cpi	r24, 0x00	; 0
     e36:	24 e0       	ldi	r18, 0x04	; 4
     e38:	92 07       	cpc	r25, r18
     e3a:	20 e0       	ldi	r18, 0x00	; 0
     e3c:	a2 07       	cpc	r26, r18
     e3e:	20 e0       	ldi	r18, 0x00	; 0
     e40:	b2 07       	cpc	r27, r18
     e42:	0c f4       	brge	.+2      	; 0xe46 <main+0x418>
     e44:	8c c0       	rjmp	.+280    	; 0xf5e <main+0x530>
     e46:	80 92 eb 02 	sts	0x02EB, r8
     e4a:	90 92 ec 02 	sts	0x02EC, r9
     e4e:	a0 92 ed 02 	sts	0x02ED, r10
     e52:	b0 92 ee 02 	sts	0x02EE, r11
     e56:	83 c0       	rjmp	.+262    	; 0xf5e <main+0x530>
					break;

				case 9:	// left motor backward
					pwm_left -= STEP_MOTORS;
     e58:	80 91 ef 02 	lds	r24, 0x02EF
     e5c:	90 91 f0 02 	lds	r25, 0x02F0
     e60:	a0 91 f1 02 	lds	r26, 0x02F1
     e64:	b0 91 f2 02 	lds	r27, 0x02F2
     e68:	84 56       	subi	r24, 0x64	; 100
     e6a:	90 40       	sbci	r25, 0x00	; 0
     e6c:	a0 40       	sbci	r26, 0x00	; 0
     e6e:	b0 40       	sbci	r27, 0x00	; 0
     e70:	80 93 ef 02 	sts	0x02EF, r24
     e74:	90 93 f0 02 	sts	0x02F0, r25
     e78:	a0 93 f1 02 	sts	0x02F1, r26
     e7c:	b0 93 f2 02 	sts	0x02F2, r27
            	    if (pwm_left<-MAX_MOTORS_PWM) pwm_left=-MAX_MOTORS_PWM;
     e80:	81 30       	cpi	r24, 0x01	; 1
     e82:	6c ef       	ldi	r22, 0xFC	; 252
     e84:	96 07       	cpc	r25, r22
     e86:	6f ef       	ldi	r22, 0xFF	; 255
     e88:	a6 07       	cpc	r26, r22
     e8a:	6f ef       	ldi	r22, 0xFF	; 255
     e8c:	b6 07       	cpc	r27, r22
     e8e:	0c f0       	brlt	.+2      	; 0xe92 <main+0x464>
     e90:	66 c0       	rjmp	.+204    	; 0xf5e <main+0x530>
     e92:	e0 92 ef 02 	sts	0x02EF, r14
     e96:	f0 92 f0 02 	sts	0x02F0, r15
     e9a:	00 93 f1 02 	sts	0x02F1, r16
     e9e:	10 93 f2 02 	sts	0x02F2, r17
     ea2:	5d c0       	rjmp	.+186    	; 0xf5e <main+0x530>
					break;

				case 7:	// right motor backward
					pwm_right -= STEP_MOTORS;
     ea4:	80 91 eb 02 	lds	r24, 0x02EB
     ea8:	90 91 ec 02 	lds	r25, 0x02EC
     eac:	a0 91 ed 02 	lds	r26, 0x02ED
     eb0:	b0 91 ee 02 	lds	r27, 0x02EE
     eb4:	84 56       	subi	r24, 0x64	; 100
     eb6:	90 40       	sbci	r25, 0x00	; 0
     eb8:	a0 40       	sbci	r26, 0x00	; 0
     eba:	b0 40       	sbci	r27, 0x00	; 0
     ebc:	80 93 eb 02 	sts	0x02EB, r24
     ec0:	90 93 ec 02 	sts	0x02EC, r25
     ec4:	a0 93 ed 02 	sts	0x02ED, r26
     ec8:	b0 93 ee 02 	sts	0x02EE, r27
                	if (pwm_right<-MAX_MOTORS_PWM) pwm_right=-MAX_MOTORS_PWM;
     ecc:	81 30       	cpi	r24, 0x01	; 1
     ece:	2c ef       	ldi	r18, 0xFC	; 252
     ed0:	92 07       	cpc	r25, r18
     ed2:	2f ef       	ldi	r18, 0xFF	; 255
     ed4:	a2 07       	cpc	r26, r18
     ed6:	2f ef       	ldi	r18, 0xFF	; 255
     ed8:	b2 07       	cpc	r27, r18
     eda:	0c f0       	brlt	.+2      	; 0xede <main+0x4b0>
     edc:	40 c0       	rjmp	.+128    	; 0xf5e <main+0x530>
     ede:	e0 92 eb 02 	sts	0x02EB, r14
     ee2:	f0 92 ec 02 	sts	0x02EC, r15
     ee6:	00 93 ed 02 	sts	0x02ED, r16
     eea:	10 93 ee 02 	sts	0x02EE, r17
     eee:	37 c0       	rjmp	.+110    	; 0xf5e <main+0x530>
					break;

               	case 0:	// colors
					colorState = (colorState+1)%5;
     ef0:	80 91 f6 02 	lds	r24, 0x02F6
     ef4:	90 e0       	ldi	r25, 0x00	; 0
     ef6:	01 96       	adiw	r24, 0x01	; 1
     ef8:	be 01       	movw	r22, r28
     efa:	0e 94 9f 0b 	call	0x173e	; 0x173e <__divmodhi4>
     efe:	80 93 f6 02 	sts	0x02F6, r24

					if(colorState==0) {		// turn on blue
     f02:	88 23       	and	r24, r24
     f04:	19 f4       	brne	.+6      	; 0xf0c <main+0x4de>
						pwm_blue = 0;
     f06:	10 92 7c 02 	sts	0x027C, r1
     f0a:	19 c0       	rjmp	.+50     	; 0xf3e <main+0x510>
						pwm_green = MAX_LEDS_PWM;
						pwm_red = MAX_LEDS_PWM;					
					} else if(colorState==1) {	// turn on green
     f0c:	81 30       	cpi	r24, 0x01	; 1
     f0e:	29 f4       	brne	.+10     	; 0xf1a <main+0x4ec>
						pwm_blue = MAX_LEDS_PWM;
     f10:	d0 92 7c 02 	sts	0x027C, r13
						pwm_green = 0;
     f14:	10 92 7b 02 	sts	0x027B, r1
     f18:	14 c0       	rjmp	.+40     	; 0xf42 <main+0x514>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red
     f1a:	82 30       	cpi	r24, 0x02	; 2
     f1c:	29 f4       	brne	.+10     	; 0xf28 <main+0x4fa>
						pwm_blue = MAX_LEDS_PWM;
     f1e:	d0 92 7c 02 	sts	0x027C, r13
						pwm_green = MAX_LEDS_PWM;
     f22:	d0 92 7b 02 	sts	0x027B, r13
     f26:	06 c0       	rjmp	.+12     	; 0xf34 <main+0x506>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
     f28:	83 30       	cpi	r24, 0x03	; 3
     f2a:	39 f4       	brne	.+14     	; 0xf3a <main+0x50c>
						pwm_blue = 0;
     f2c:	10 92 7c 02 	sts	0x027C, r1
						pwm_green = 0;
     f30:	10 92 7b 02 	sts	0x027B, r1
						pwm_red = 0;
     f34:	10 92 7a 02 	sts	0x027A, r1
     f38:	06 c0       	rjmp	.+12     	; 0xf46 <main+0x518>
					} else if(colorState==4) {	// turn off
						pwm_blue = MAX_LEDS_PWM;
     f3a:	d0 92 7c 02 	sts	0x027C, r13
						pwm_green = MAX_LEDS_PWM;
     f3e:	d0 92 7b 02 	sts	0x027B, r13
						pwm_red = MAX_LEDS_PWM;
     f42:	d0 92 7a 02 	sts	0x027A, r13
					}					

					updateRedLed(pwm_red);	
     f46:	80 91 7a 02 	lds	r24, 0x027A
     f4a:	0e 94 db 04 	call	0x9b6	; 0x9b6 <updateRedLed>
					updateGreenLed(pwm_green);
     f4e:	80 91 7b 02 	lds	r24, 0x027B
     f52:	0e 94 ef 04 	call	0x9de	; 0x9de <updateGreenLed>
					updateBlueLed(pwm_blue);
     f56:	80 91 7c 02 	lds	r24, 0x027C
     f5a:	0e 94 03 05 	call	0xa06	; 0xa06 <updateBlueLed>
               	default:
                 	break;

            }	// switch

			if(pwm_right >= 0) {
     f5e:	80 91 eb 02 	lds	r24, 0x02EB
     f62:	90 91 ec 02 	lds	r25, 0x02EC
     f66:	a0 91 ed 02 	lds	r26, 0x02ED
     f6a:	b0 91 ee 02 	lds	r27, 0x02EE
     f6e:	b7 fd       	sbrc	r27, 7
     f70:	05 c0       	rjmp	.+10     	; 0xf7c <main+0x54e>
				OCR3A = (int)pwm_right;
     f72:	90 93 99 00 	sts	0x0099, r25
     f76:	80 93 98 00 	sts	0x0098, r24
     f7a:	07 c0       	rjmp	.+14     	; 0xf8a <main+0x55c>
			} else {
				OCR3B = (int)(-pwm_right);
     f7c:	90 95       	com	r25
     f7e:	81 95       	neg	r24
     f80:	9f 4f       	sbci	r25, 0xFF	; 255
     f82:	90 93 9b 00 	sts	0x009B, r25
     f86:	80 93 9a 00 	sts	0x009A, r24
			}
			if(pwm_left >= 0) {
     f8a:	80 91 ef 02 	lds	r24, 0x02EF
     f8e:	90 91 f0 02 	lds	r25, 0x02F0
     f92:	a0 91 f1 02 	lds	r26, 0x02F1
     f96:	b0 91 f2 02 	lds	r27, 0x02F2
     f9a:	b7 fd       	sbrc	r27, 7
     f9c:	05 c0       	rjmp	.+10     	; 0xfa8 <main+0x57a>
				OCR4A = pwm_left;
     f9e:	90 93 a9 00 	sts	0x00A9, r25
     fa2:	80 93 a8 00 	sts	0x00A8, r24
     fa6:	07 c0       	rjmp	.+14     	; 0xfb6 <main+0x588>
			} else {
				OCR4B = -pwm_left;
     fa8:	90 95       	com	r25
     faa:	81 95       	neg	r24
     fac:	9f 4f       	sbci	r25, 0xFF	; 255
     fae:	90 93 ab 00 	sts	0x00AB, r25
     fb2:	80 93 aa 00 	sts	0x00AA, r24
			}

		}	// ir command received


		if(sendAdcValues) {
     fb6:	80 91 f3 02 	lds	r24, 0x02F3
     fba:	88 23       	and	r24, r24
     fbc:	59 f1       	breq	.+86     	; 0x1014 <main+0x5e6>
		
			sendAdcValues = 0;
     fbe:	10 92 f3 02 	sts	0x02F3, r1
			
			last_right_vel_sum = (unsigned int)(last_right_vel_sum/last_num_rvel_samples_avg);
     fc2:	60 91 e1 02 	lds	r22, 0x02E1
     fc6:	70 91 e2 02 	lds	r23, 0x02E2
     fca:	80 91 e9 02 	lds	r24, 0x02E9
     fce:	90 91 ea 02 	lds	r25, 0x02EA
     fd2:	0e 94 8b 0b 	call	0x1716	; 0x1716 <__udivmodhi4>
     fd6:	70 93 ea 02 	sts	0x02EA, r23
     fda:	60 93 e9 02 	sts	0x02E9, r22

			usartTransmit(0xAA);
     fde:	8a ea       	ldi	r24, 0xAA	; 170
     fe0:	0e 94 c4 02 	call	0x588	; 0x588 <usartTransmit>
			usartTransmit(0xAA);
     fe4:	8a ea       	ldi	r24, 0xAA	; 170
     fe6:	0e 94 c4 02 	call	0x588	; 0x588 <usartTransmit>
			//usartTransmit(last_left_current>>8);
			//usartTransmit(last_right_current&0xFF);
			//usartTransmit(last_right_current>>8);
			//usartTransmit((unsigned char)(proximityValue[currentProx]&0xFF));
			//usartTransmit((unsigned char)(proximityValue[currentProx]>>8));
			usartTransmit((unsigned char)(last_right_vel_sum&0xFF));
     fea:	80 91 e9 02 	lds	r24, 0x02E9
     fee:	0e 94 c4 02 	call	0x588	; 0x588 <usartTransmit>
			usartTransmit((unsigned char)(last_right_vel_sum>>8));
     ff2:	80 91 ea 02 	lds	r24, 0x02EA
     ff6:	0e 94 c4 02 	call	0x588	; 0x588 <usartTransmit>
			usartTransmit((unsigned char)(last_num_rvel_samples_avg&0xFF));
     ffa:	80 91 e1 02 	lds	r24, 0x02E1
     ffe:	90 91 e2 02 	lds	r25, 0x02E2
    1002:	0e 94 c4 02 	call	0x588	; 0x588 <usartTransmit>
			usartTransmit((unsigned char)(last_num_rvel_samples_avg>>8));
    1006:	80 91 e1 02 	lds	r24, 0x02E1
    100a:	90 91 e2 02 	lds	r25, 0x02E2
    100e:	89 2f       	mov	r24, r25
    1010:	0e 94 c4 02 	call	0x588	; 0x588 <usartTransmit>

		}



		if(!rx_fifo_is_empty()) {
    1014:	0e 94 a0 08 	call	0x1140	; 0x1140 <rx_fifo_is_empty>
    1018:	88 23       	and	r24, r24
    101a:	09 f0       	breq	.+2      	; 0x101e <main+0x5f0>
    101c:	4e cd       	rjmp	.-1380   	; 0xaba <main+0x8c>

			// clear irq status
			mirf_config_register(CONFIG, 0x70);
    101e:	60 e7       	ldi	r22, 0x70	; 112
    1020:	0e 94 5f 08 	call	0x10be	; 0x10be <mirf_config_register>

			mirf_get_data(rfData);
    1024:	82 e0       	ldi	r24, 0x02	; 2
    1026:	93 e0       	ldi	r25, 0x03	; 3
    1028:	0e 94 73 08 	call	0x10e6	; 0x10e6 <mirf_get_data>
			flush_rx_fifo();
    102c:	0e 94 59 08 	call	0x10b2	; 0x10b2 <flush_rx_fifo>
    1030:	44 cd       	rjmp	.-1400   	; 0xaba <main+0x8c>

00001032 <initSPI>:
// wait for an SPI read/write operation to complete
#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    1032:	84 b1       	in	r24, 0x04	; 4
    1034:	80 7f       	andi	r24, 0xF0	; 240
    1036:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    1038:	84 b1       	in	r24, 0x04	; 4
    103a:	87 60       	ori	r24, 0x07	; 7
    103c:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    103e:	80 e5       	ldi	r24, 0x50	; 80
    1040:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    1042:	8d b5       	in	r24, 0x2d	; 45
    1044:	81 60       	ori	r24, 0x01	; 1
    1046:	8d bd       	out	0x2d, r24	; 45

}
    1048:	08 95       	ret

0000104a <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    104a:	26 2f       	mov	r18, r22
    104c:	37 2f       	mov	r19, r23
    104e:	f9 01       	movw	r30, r18
    1050:	28 2f       	mov	r18, r24
    1052:	39 2f       	mov	r19, r25
    1054:	d9 01       	movw	r26, r18
    1056:	80 e0       	ldi	r24, 0x00	; 0
    1058:	08 c0       	rjmp	.+16     	; 0x106a <SPI_ReadWrite_Block+0x20>
          SPDR = data[i];
    105a:	9d 91       	ld	r25, X+
    105c:	9e bd       	out	0x2e, r25	; 46
          SPI_WAIT();
    105e:	0d b4       	in	r0, 0x2d	; 45
    1060:	07 fe       	sbrs	r0, 7
    1062:	fd cf       	rjmp	.-6      	; 0x105e <SPI_ReadWrite_Block+0x14>
          buffer[i] = SPDR;
    1064:	9e b5       	in	r25, 0x2e	; 46
    1066:	91 93       	st	Z+, r25

}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    1068:	8f 5f       	subi	r24, 0xFF	; 255
    106a:	84 17       	cp	r24, r20
    106c:	b0 f3       	brcs	.-20     	; 0x105a <SPI_ReadWrite_Block+0x10>
          SPDR = data[i];
          SPI_WAIT();
          buffer[i] = SPDR;
    }
}
    106e:	08 95       	ret

00001070 <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    1070:	28 2f       	mov	r18, r24
    1072:	39 2f       	mov	r19, r25
    1074:	f9 01       	movw	r30, r18
    1076:	80 e0       	ldi	r24, 0x00	; 0
    1078:	06 c0       	rjmp	.+12     	; 0x1086 <SPI_Write_Block+0x16>
          SPDR = data[i];
    107a:	91 91       	ld	r25, Z+
    107c:	9e bd       	out	0x2e, r25	; 46
          SPI_WAIT();
    107e:	0d b4       	in	r0, 0x2d	; 45
    1080:	07 fe       	sbrs	r0, 7
    1082:	fd cf       	rjmp	.-6      	; 0x107e <SPI_Write_Block+0xe>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    1084:	8f 5f       	subi	r24, 0xFF	; 255
    1086:	86 17       	cp	r24, r22
    1088:	c0 f3       	brcs	.-16     	; 0x107a <SPI_Write_Block+0xa>
          SPDR = data[i];
          SPI_WAIT();
    }
}
    108a:	08 95       	ret

0000108c <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    108c:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    108e:	0d b4       	in	r0, 0x2d	; 45
    1090:	07 fe       	sbrs	r0, 7
    1092:	fd cf       	rjmp	.-6      	; 0x108e <SPI_Write_Byte+0x2>
    return SPDR;
    1094:	8e b5       	in	r24, 0x2e	; 46
}
    1096:	08 95       	ret

00001098 <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    1098:	80 91 08 03 	lds	r24, 0x0308
    109c:	88 23       	and	r24, r24
    109e:	39 f4       	brne	.+14     	; 0x10ae <mirf_data_ready+0x16>
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    10a0:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    10a2:	8f ef       	ldi	r24, 0xFF	; 255
    10a4:	0e 94 46 08 	call	0x108c	; 0x108c <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    10a8:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    10aa:	80 74       	andi	r24, 0x40	; 64
    10ac:	08 95       	ret
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    10ae:	80 e0       	ldi	r24, 0x00	; 0
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    status = SPI_Write_Byte(NOP);               // Read status register
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);
}
    10b0:	08 95       	ret

000010b2 <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    10b2:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    10b4:	82 ee       	ldi	r24, 0xE2	; 226
    10b6:	0e 94 46 08 	call	0x108c	; 0x108c <SPI_Write_Byte>
    mirf_CSN_hi;
    10ba:	28 9a       	sbi	0x05, 0	; 5

}
    10bc:	08 95       	ret

000010be <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    10be:	df 93       	push	r29
    10c0:	cf 93       	push	r28
    10c2:	0f 92       	push	r0
    10c4:	cd b7       	in	r28, 0x3d	; 61
    10c6:	de b7       	in	r29, 0x3e	; 62
    mirf_CSN_lo;
    10c8:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    10ca:	8f 71       	andi	r24, 0x1F	; 31
    10cc:	80 62       	ori	r24, 0x20	; 32
    10ce:	69 83       	std	Y+1, r22	; 0x01
    10d0:	0e 94 46 08 	call	0x108c	; 0x108c <SPI_Write_Byte>
    SPI_Write_Byte(value);
    10d4:	69 81       	ldd	r22, Y+1	; 0x01
    10d6:	86 2f       	mov	r24, r22
    10d8:	0e 94 46 08 	call	0x108c	; 0x108c <SPI_Write_Byte>
    mirf_CSN_hi;
    10dc:	28 9a       	sbi	0x05, 0	; 5
}
    10de:	0f 90       	pop	r0
    10e0:	cf 91       	pop	r28
    10e2:	df 91       	pop	r29
    10e4:	08 95       	ret

000010e6 <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    10e6:	cf 93       	push	r28
    10e8:	df 93       	push	r29
    10ea:	ec 01       	movw	r28, r24
    mirf_CSN_lo;                               		// Pull down chip select
    10ec:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    10ee:	81 e6       	ldi	r24, 0x61	; 97
    10f0:	0e 94 46 08 	call	0x108c	; 0x108c <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    10f4:	ce 01       	movw	r24, r28
    10f6:	be 01       	movw	r22, r28
    10f8:	46 e0       	ldi	r20, 0x06	; 6
    10fa:	0e 94 25 08 	call	0x104a	; 0x104a <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    10fe:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    1100:	87 e0       	ldi	r24, 0x07	; 7
    1102:	60 e4       	ldi	r22, 0x40	; 64
    1104:	0e 94 5f 08 	call	0x10be	; 0x10be <mirf_config_register>
}
    1108:	df 91       	pop	r29
    110a:	cf 91       	pop	r28
    110c:	08 95       	ret

0000110e <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    110e:	0f 93       	push	r16
    1110:	1f 93       	push	r17
    1112:	df 93       	push	r29
    1114:	cf 93       	push	r28
    1116:	0f 92       	push	r0
    1118:	cd b7       	in	r28, 0x3d	; 61
    111a:	de b7       	in	r29, 0x3e	; 62
    111c:	8b 01       	movw	r16, r22
    mirf_CSN_lo;
    111e:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    1120:	8f 71       	andi	r24, 0x1F	; 31
    1122:	49 83       	std	Y+1, r20	; 0x01
    1124:	0e 94 46 08 	call	0x108c	; 0x108c <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    1128:	c8 01       	movw	r24, r16
    112a:	b8 01       	movw	r22, r16
    112c:	49 81       	ldd	r20, Y+1	; 0x01
    112e:	0e 94 25 08 	call	0x104a	; 0x104a <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    1132:	28 9a       	sbi	0x05, 0	; 5
}
    1134:	0f 90       	pop	r0
    1136:	cf 91       	pop	r28
    1138:	df 91       	pop	r29
    113a:	1f 91       	pop	r17
    113c:	0f 91       	pop	r16
    113e:	08 95       	ret

00001140 <rx_fifo_is_empty>:
    status = SPI_Write_Byte(NOP);               // Read status register
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);
}

uint8_t rx_fifo_is_empty() {
    1140:	df 93       	push	r29
    1142:	cf 93       	push	r28
    1144:	0f 92       	push	r0
    1146:	cd b7       	in	r28, 0x3d	; 61
    1148:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    114a:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    114c:	87 e1       	ldi	r24, 0x17	; 23
    114e:	be 01       	movw	r22, r28
    1150:	6f 5f       	subi	r22, 0xFF	; 255
    1152:	7f 4f       	sbci	r23, 0xFF	; 255
    1154:	41 e0       	ldi	r20, 0x01	; 1
    1156:	0e 94 87 08 	call	0x110e	; 0x110e <mirf_read_register>
	
	return (uint8_t)(fifo_status&0x01);
    115a:	89 81       	ldd	r24, Y+1	; 0x01
}
    115c:	81 70       	andi	r24, 0x01	; 1
    115e:	0f 90       	pop	r0
    1160:	cf 91       	pop	r28
    1162:	df 91       	pop	r29
    1164:	08 95       	ret

00001166 <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    1166:	0f 93       	push	r16
    1168:	1f 93       	push	r17
    116a:	df 93       	push	r29
    116c:	cf 93       	push	r28
    116e:	0f 92       	push	r0
    1170:	cd b7       	in	r28, 0x3d	; 61
    1172:	de b7       	in	r29, 0x3e	; 62
    1174:	8b 01       	movw	r16, r22
    mirf_CSN_lo;
    1176:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    1178:	8f 71       	andi	r24, 0x1F	; 31
    117a:	80 62       	ori	r24, 0x20	; 32
    117c:	49 83       	std	Y+1, r20	; 0x01
    117e:	0e 94 46 08 	call	0x108c	; 0x108c <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    1182:	c8 01       	movw	r24, r16
    1184:	49 81       	ldd	r20, Y+1	; 0x01
    1186:	64 2f       	mov	r22, r20
    1188:	0e 94 38 08 	call	0x1070	; 0x1070 <SPI_Write_Block>
    mirf_CSN_hi;
    118c:	28 9a       	sbi	0x05, 0	; 5
}
    118e:	0f 90       	pop	r0
    1190:	cf 91       	pop	r28
    1192:	df 91       	pop	r29
    1194:	1f 91       	pop	r17
    1196:	0f 91       	pop	r16
    1198:	08 95       	ret

0000119a <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    119a:	bc 01       	movw	r22, r24
    mirf_write_register(TX_ADDR, adr,5);
    119c:	80 e1       	ldi	r24, 0x10	; 16
    119e:	45 e0       	ldi	r20, 0x05	; 5
    11a0:	0e 94 b3 08 	call	0x1166	; 0x1166 <mirf_write_register>
}
    11a4:	08 95       	ret

000011a6 <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    11a6:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    11a8:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    11aa:	8a e0       	ldi	r24, 0x0A	; 10
    11ac:	45 e0       	ldi	r20, 0x05	; 5
    11ae:	0e 94 b3 08 	call	0x1166	; 0x1166 <mirf_write_register>
    mirf_CE_hi;
    11b2:	2c 9a       	sbi	0x05, 4	; 5
}
    11b4:	08 95       	ret

000011b6 <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    11b6:	0f 93       	push	r16
    11b8:	1f 93       	push	r17
    11ba:	df 93       	push	r29
    11bc:	cf 93       	push	r28
    11be:	00 d0       	rcall	.+0      	; 0x11c0 <mirf_config+0xa>
    11c0:	cd b7       	in	r28, 0x3d	; 61
    11c2:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    11c4:	80 e0       	ldi	r24, 0x00	; 0
    11c6:	6d e0       	ldi	r22, 0x0D	; 13
    11c8:	0e 94 5f 08 	call	0x10be	; 0x10be <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    11cc:	83 e0       	ldi	r24, 0x03	; 3
    11ce:	61 e0       	ldi	r22, 0x01	; 1
    11d0:	0e 94 5f 08 	call	0x10be	; 0x10be <mirf_config_register>

	// tx address
	temp[0] = (RF_ADDR>>8)&0xFF;
    11d4:	8b e0       	ldi	r24, 0x0B	; 11
    11d6:	89 83       	std	Y+1, r24	; 0x01
	temp[1] = RF_ADDR & 0xFF;
    11d8:	8c ec       	ldi	r24, 0xCC	; 204
    11da:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    11dc:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    11de:	80 e1       	ldi	r24, 0x10	; 16
    11e0:	8e 01       	movw	r16, r28
    11e2:	0f 5f       	subi	r16, 0xFF	; 255
    11e4:	1f 4f       	sbci	r17, 0xFF	; 255
    11e6:	b8 01       	movw	r22, r16
    11e8:	43 e0       	ldi	r20, 0x03	; 3
    11ea:	0e 94 b3 08 	call	0x1166	; 0x1166 <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    11ee:	8a e0       	ldi	r24, 0x0A	; 10
    11f0:	b8 01       	movw	r22, r16
    11f2:	43 e0       	ldi	r20, 0x03	; 3
    11f4:	0e 94 b3 08 	call	0x1166	; 0x1166 <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    11f8:	81 e0       	ldi	r24, 0x01	; 1
    11fa:	61 e0       	ldi	r22, 0x01	; 1
    11fc:	0e 94 5f 08 	call	0x10be	; 0x10be <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    1200:	82 e0       	ldi	r24, 0x02	; 2
    1202:	61 e0       	ldi	r22, 0x01	; 1
    1204:	0e 94 5f 08 	call	0x10be	; 0x10be <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    1208:	84 e0       	ldi	r24, 0x04	; 4
    120a:	62 e1       	ldi	r22, 0x12	; 18
    120c:	0e 94 5f 08 	call	0x10be	; 0x10be <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    1210:	85 e0       	ldi	r24, 0x05	; 5
    1212:	68 e2       	ldi	r22, 0x28	; 40
    1214:	0e 94 5f 08 	call	0x10be	; 0x10be <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    1218:	81 e1       	ldi	r24, 0x11	; 17
    121a:	66 e0       	ldi	r22, 0x06	; 6
    121c:	0e 94 5f 08 	call	0x10be	; 0x10be <mirf_config_register>

#ifdef BIDIRECTIONAL

	// enable extra features
    mirf_CSN_lo;
    1220:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    1222:	80 e5       	ldi	r24, 0x50	; 80
    1224:	0e 94 46 08 	call	0x108c	; 0x108c <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    1228:	83 e7       	ldi	r24, 0x73	; 115
    122a:	0e 94 46 08 	call	0x108c	; 0x108c <SPI_Write_Byte>
    mirf_CSN_hi;
    122e:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    1230:	8c e1       	ldi	r24, 0x1C	; 28
    1232:	61 e0       	ldi	r22, 0x01	; 1
    1234:	0e 94 5f 08 	call	0x10be	; 0x10be <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    1238:	8d e1       	ldi	r24, 0x1D	; 29
    123a:	66 e0       	ldi	r22, 0x06	; 6
    123c:	0e 94 5f 08 	call	0x10be	; 0x10be <mirf_config_register>
		
#endif

	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    1240:	80 e0       	ldi	r24, 0x00	; 0
    1242:	6f e0       	ldi	r22, 0x0F	; 15
    1244:	0e 94 5f 08 	call	0x10be	; 0x10be <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    1248:	0f 90       	pop	r0
    124a:	0f 90       	pop	r0
    124c:	0f 90       	pop	r0
    124e:	cf 91       	pop	r28
    1250:	df 91       	pop	r29
    1252:	1f 91       	pop	r17
    1254:	0f 91       	pop	r16
    1256:	08 95       	ret

00001258 <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    1258:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    125a:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    125c:	0e 94 db 08 	call	0x11b6	; 0x11b6 <mirf_config>
}
    1260:	08 95       	ret

00001262 <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    1262:	1f 93       	push	r17
    1264:	cf 93       	push	r28
    1266:	df 93       	push	r29
    1268:	ec 01       	movw	r28, r24
    126a:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    126c:	80 91 08 03 	lds	r24, 0x0308
    1270:	88 23       	and	r24, r24
    1272:	e1 f7       	brne	.-8      	; 0x126c <mirf_send+0xa>

    mirf_CE_lo;
    1274:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    1276:	81 e0       	ldi	r24, 0x01	; 1
    1278:	80 93 08 03 	sts	0x0308, r24
    TX_POWERUP;                     // Power up
    127c:	80 e0       	ldi	r24, 0x00	; 0
    127e:	6a e4       	ldi	r22, 0x4A	; 74
    1280:	0e 94 5f 08 	call	0x10be	; 0x10be <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    1284:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    1286:	81 ee       	ldi	r24, 0xE1	; 225
    1288:	0e 94 46 08 	call	0x108c	; 0x108c <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    128c:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    128e:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    1290:	80 ea       	ldi	r24, 0xA0	; 160
    1292:	0e 94 46 08 	call	0x108c	; 0x108c <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    1296:	ce 01       	movw	r24, r28
    1298:	61 2f       	mov	r22, r17
    129a:	0e 94 38 08 	call	0x1070	; 0x1070 <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    129e:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    12a0:	2c 9a       	sbi	0x05, 4	; 5
}
    12a2:	df 91       	pop	r29
    12a4:	cf 91       	pop	r28
    12a6:	1f 91       	pop	r17
    12a8:	08 95       	ret

000012aa <e_start_agendas_processing>:
	// Timer2 clock input = Fosc = 8 MHz
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of 10 KHz => 8000000/10000 = 800 (too much for 8-bits)
	// We use a 1/8 prescaler: 1000000/10000 = 100
	// The CTC mode let us chose the TOP value to be 100
	TCCR2A |= (1 << WGM01); 	// mode 2 => CTC mode
    12aa:	e0 eb       	ldi	r30, 0xB0	; 176
    12ac:	f0 e0       	ldi	r31, 0x00	; 0
    12ae:	80 81       	ld	r24, Z
    12b0:	82 60       	ori	r24, 0x02	; 2
    12b2:	80 83       	st	Z, r24
	TCCR2B |= (1 << CS01);		// 1/8 prescaler
    12b4:	e1 eb       	ldi	r30, 0xB1	; 177
    12b6:	f0 e0       	ldi	r31, 0x00	; 0
    12b8:	80 81       	ld	r24, Z
    12ba:	82 60       	ori	r24, 0x02	; 2
    12bc:	80 83       	st	Z, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR2A = 100;
    12be:	84 e6       	ldi	r24, 0x64	; 100
    12c0:	80 93 b3 00 	sts	0x00B3, r24
	TIMSK2 |= (1 << OCIE2A);
    12c4:	e0 e7       	ldi	r30, 0x70	; 112
    12c6:	f0 e0       	ldi	r31, 0x00	; 0
    12c8:	80 81       	ld	r24, Z
    12ca:	82 60       	ori	r24, 0x02	; 2
    12cc:	80 83       	st	Z, r24
//	// Timer4 clock input = Fosc/2 = 2 MHz
//	// Period time = PR * 1/(Fosc/2) => PR = period time * Fosc/2
//	// We need a period time of 100 us => 0.0001 * 2000000 = 200
//	OpenTimer4(T4_ON | T4_PS_1_1 | T4_32BIT_MODE_OFF | T4_SOURCE_INT, 200);

}
    12ce:	08 95       	ret

000012d0 <e_end_agendas_processing>:
 * use \ref e_destroy_agenda(void (*func)(void)) for that.
 * \sa e_destroy_agenda
 */
void e_end_agendas_processing(void)
{
	TCCR2B &= ~(1 << CS01);
    12d0:	e1 eb       	ldi	r30, 0xB1	; 177
    12d2:	f0 e0       	ldi	r31, 0x00	; 0
    12d4:	80 81       	ld	r24, Z
    12d6:	8d 7f       	andi	r24, 0xFD	; 253
    12d8:	80 83       	st	Z, r24
	//T4CONbits.TON = 0;    // disable Timer2
}
    12da:	08 95       	ret

000012dc <e_activate_agenda>:
 * \param func	 function called if the cycle value is reached by the counter
 * \param cycle      cycle value in millisec/10
 * \return \ref EXIT_OK if the agenda has been created, exit the programme otherwise
 */
int e_activate_agenda(void (*func)(void), int cycle)
{
    12dc:	ef 92       	push	r14
    12de:	ff 92       	push	r15
    12e0:	0f 93       	push	r16
    12e2:	1f 93       	push	r17
    12e4:	cf 93       	push	r28
    12e6:	df 93       	push	r29
    12e8:	ec 01       	movw	r28, r24
    12ea:	8b 01       	movw	r16, r22
	Agenda *current = agenda_list;
    12ec:	e0 90 f8 02 	lds	r14, 0x02F8
    12f0:	f0 90 f9 02 	lds	r15, 0x02F9
    12f4:	ee 2d       	mov	r30, r14
    12f6:	ff 2d       	mov	r31, r15

	while (current)
    12f8:	08 c0       	rjmp	.+16     	; 0x130a <e_activate_agenda+0x2e>
	{
		if (current->function == func)
    12fa:	85 81       	ldd	r24, Z+5	; 0x05
    12fc:	96 81       	ldd	r25, Z+6	; 0x06
    12fe:	8c 17       	cp	r24, r28
    1300:	9d 07       	cpc	r25, r29
    1302:	f1 f0       	breq	.+60     	; 0x1340 <e_activate_agenda+0x64>
			return(AG_ALREADY_CREATED);
		else
			current = current->next;
    1304:	07 80       	ldd	r0, Z+7	; 0x07
    1306:	f0 85       	ldd	r31, Z+8	; 0x08
    1308:	e0 2d       	mov	r30, r0
 */
int e_activate_agenda(void (*func)(void), int cycle)
{
	Agenda *current = agenda_list;

	while (current)
    130a:	30 97       	sbiw	r30, 0x00	; 0
    130c:	b1 f7       	brne	.-20     	; 0x12fa <e_activate_agenda+0x1e>
		if (current->function == func)
			return(AG_ALREADY_CREATED);
		else
			current = current->next;
	}
	if(!(current = malloc(sizeof(Agenda))))
    130e:	89 e0       	ldi	r24, 0x09	; 9
    1310:	90 e0       	ldi	r25, 0x00	; 0
    1312:	0e 94 b2 0b 	call	0x1764	; 0x1764 <malloc>
    1316:	fc 01       	movw	r30, r24
    1318:	00 97       	sbiw	r24, 0x00	; 0
    131a:	21 f4       	brne	.+8      	; 0x1324 <e_activate_agenda+0x48>
		exit (1); //(EXIT_FAILURE);
    131c:	81 e0       	ldi	r24, 0x01	; 1
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	0e 94 e5 0c 	call	0x19ca	; 0x19ca <_exit>

	current->cycle = cycle;
    1324:	11 83       	std	Z+1, r17	; 0x01
    1326:	00 83       	st	Z, r16
	current->counter = 0;
    1328:	13 82       	std	Z+3, r1	; 0x03
    132a:	12 82       	std	Z+2, r1	; 0x02
	current->activate = 1;
    132c:	81 e0       	ldi	r24, 0x01	; 1
    132e:	84 83       	std	Z+4, r24	; 0x04
	current->function = func;
    1330:	d6 83       	std	Z+6, r29	; 0x06
    1332:	c5 83       	std	Z+5, r28	; 0x05
	current->next = agenda_list;
    1334:	e7 82       	std	Z+7, r14	; 0x07
    1336:	f0 86       	std	Z+8, r15	; 0x08

	agenda_list = current;
    1338:	f0 93 f9 02 	sts	0x02F9, r31
    133c:	e0 93 f8 02 	sts	0x02F8, r30
	return(EXIT_OK);
}
    1340:	81 e0       	ldi	r24, 0x01	; 1
    1342:	90 e0       	ldi	r25, 0x00	; 0
    1344:	df 91       	pop	r29
    1346:	cf 91       	pop	r28
    1348:	1f 91       	pop	r17
    134a:	0f 91       	pop	r16
    134c:	ff 90       	pop	r15
    134e:	ef 90       	pop	r14
    1350:	08 95       	ret

00001352 <e_destroy_agenda>:
 * \return \ref EXIT_OK if the agenda has been destroyed, \ref AG_NOT_FOUND otherwise
 */
int e_destroy_agenda(void (*func)(void))
{
	Agenda *preceding = 0;
	Agenda *current = agenda_list;
    1352:	e0 91 f8 02 	lds	r30, 0x02F8
    1356:	f0 91 f9 02 	lds	r31, 0x02F9
 * \param func		 function to test
 * \return \ref EXIT_OK if the agenda has been destroyed, \ref AG_NOT_FOUND otherwise
 */
int e_destroy_agenda(void (*func)(void))
{
	Agenda *preceding = 0;
    135a:	a0 e0       	ldi	r26, 0x00	; 0
    135c:	b0 e0       	ldi	r27, 0x00	; 0
	Agenda *current = agenda_list;

	while (current)
    135e:	1d c0       	rjmp	.+58     	; 0x139a <e_destroy_agenda+0x48>
	{
		if (current->function == func)
    1360:	25 81       	ldd	r18, Z+5	; 0x05
    1362:	36 81       	ldd	r19, Z+6	; 0x06
    1364:	28 17       	cp	r18, r24
    1366:	39 07       	cpc	r19, r25
    1368:	99 f4       	brne	.+38     	; 0x1390 <e_destroy_agenda+0x3e>
    136a:	87 81       	ldd	r24, Z+7	; 0x07
    136c:	90 85       	ldd	r25, Z+8	; 0x08
		{
			if (preceding)
    136e:	10 97       	sbiw	r26, 0x00	; 0
    1370:	29 f0       	breq	.+10     	; 0x137c <e_destroy_agenda+0x2a>
				preceding->next = current->next;
    1372:	18 96       	adiw	r26, 0x08	; 8
    1374:	9c 93       	st	X, r25
    1376:	8e 93       	st	-X, r24
    1378:	17 97       	sbiw	r26, 0x07	; 7
    137a:	04 c0       	rjmp	.+8      	; 0x1384 <e_destroy_agenda+0x32>
			else
				agenda_list		= current->next;
    137c:	90 93 f9 02 	sts	0x02F9, r25
    1380:	80 93 f8 02 	sts	0x02F8, r24

			free(current);
    1384:	cf 01       	movw	r24, r30
    1386:	0e 94 4c 0c 	call	0x1898	; 0x1898 <free>
			return(EXIT_OK);
    138a:	21 e0       	ldi	r18, 0x01	; 1
    138c:	30 e0       	ldi	r19, 0x00	; 0
    138e:	09 c0       	rjmp	.+18     	; 0x13a2 <e_destroy_agenda+0x50>
		}			
		else
		{
			preceding = current;
			current = current->next;
    1390:	df 01       	movw	r26, r30
    1392:	37 81       	ldd	r19, Z+7	; 0x07
    1394:	20 85       	ldd	r18, Z+8	; 0x08
    1396:	e3 2f       	mov	r30, r19
    1398:	f2 2f       	mov	r31, r18
int e_destroy_agenda(void (*func)(void))
{
	Agenda *preceding = 0;
	Agenda *current = agenda_list;

	while (current)
    139a:	30 97       	sbiw	r30, 0x00	; 0
    139c:	09 f7       	brne	.-62     	; 0x1360 <e_destroy_agenda+0xe>
		{
			preceding = current;
			current = current->next;
		}
	}
	return(AG_NOT_FOUND);
    139e:	22 e0       	ldi	r18, 0x02	; 2
    13a0:	30 e0       	ldi	r19, 0x00	; 0
}
    13a2:	c9 01       	movw	r24, r18
    13a4:	08 95       	ret

000013a6 <e_set_agenda_cycle>:
 * \return \ref EXIT_OK if the cycle of the agenda has been modified,
 *         \ref AG_NOT_FOUND otherwise
 */
int e_set_agenda_cycle(void (*func)(void), int cycle)
{
	Agenda *current = agenda_list;
    13a6:	e0 91 f8 02 	lds	r30, 0x02F8
    13aa:	f0 91 f9 02 	lds	r31, 0x02F9

	while (current)
    13ae:	0d c0       	rjmp	.+26     	; 0x13ca <e_set_agenda_cycle+0x24>
	{
		if (current->function == func)
    13b0:	25 81       	ldd	r18, Z+5	; 0x05
    13b2:	36 81       	ldd	r19, Z+6	; 0x06
    13b4:	28 17       	cp	r18, r24
    13b6:	39 07       	cpc	r19, r25
    13b8:	29 f4       	brne	.+10     	; 0x13c4 <e_set_agenda_cycle+0x1e>
		{
			current->cycle = cycle;
    13ba:	71 83       	std	Z+1, r23	; 0x01
    13bc:	60 83       	st	Z, r22
			return(EXIT_OK);
    13be:	21 e0       	ldi	r18, 0x01	; 1
    13c0:	30 e0       	ldi	r19, 0x00	; 0
    13c2:	07 c0       	rjmp	.+14     	; 0x13d2 <e_set_agenda_cycle+0x2c>
		}
		else
			current = current->next;
    13c4:	07 80       	ldd	r0, Z+7	; 0x07
    13c6:	f0 85       	ldd	r31, Z+8	; 0x08
    13c8:	e0 2d       	mov	r30, r0
 */
int e_set_agenda_cycle(void (*func)(void), int cycle)
{
	Agenda *current = agenda_list;

	while (current)
    13ca:	30 97       	sbiw	r30, 0x00	; 0
    13cc:	89 f7       	brne	.-30     	; 0x13b0 <e_set_agenda_cycle+0xa>
			return(EXIT_OK);
		}
		else
			current = current->next;
	}
	return(AG_NOT_FOUND);
    13ce:	22 e0       	ldi	r18, 0x02	; 2
    13d0:	30 e0       	ldi	r19, 0x00	; 0
}
    13d2:	c9 01       	movw	r24, r18
    13d4:	08 95       	ret

000013d6 <e_reset_agenda>:
 * \ref e_pause_agenda(void (*func)(void))
 * \sa e_pause_agenda
 */
int e_reset_agenda(void (*func)(void))
{
	Agenda *current = agenda_list;
    13d6:	e0 91 f8 02 	lds	r30, 0x02F8
    13da:	f0 91 f9 02 	lds	r31, 0x02F9

	while (current)
    13de:	0d c0       	rjmp	.+26     	; 0x13fa <e_reset_agenda+0x24>
	{
		if (current->function == func)
    13e0:	25 81       	ldd	r18, Z+5	; 0x05
    13e2:	36 81       	ldd	r19, Z+6	; 0x06
    13e4:	28 17       	cp	r18, r24
    13e6:	39 07       	cpc	r19, r25
    13e8:	29 f4       	brne	.+10     	; 0x13f4 <e_reset_agenda+0x1e>
		{
			current->counter = 0;
    13ea:	13 82       	std	Z+3, r1	; 0x03
    13ec:	12 82       	std	Z+2, r1	; 0x02
			return(EXIT_OK);
    13ee:	21 e0       	ldi	r18, 0x01	; 1
    13f0:	30 e0       	ldi	r19, 0x00	; 0
    13f2:	07 c0       	rjmp	.+14     	; 0x1402 <e_reset_agenda+0x2c>
		}
		else
			current = current->next;
    13f4:	07 80       	ldd	r0, Z+7	; 0x07
    13f6:	f0 85       	ldd	r31, Z+8	; 0x08
    13f8:	e0 2d       	mov	r30, r0
 */
int e_reset_agenda(void (*func)(void))
{
	Agenda *current = agenda_list;

	while (current)
    13fa:	30 97       	sbiw	r30, 0x00	; 0
    13fc:	89 f7       	brne	.-30     	; 0x13e0 <e_reset_agenda+0xa>
			return(EXIT_OK);
		}
		else
			current = current->next;
	}
	return(AG_NOT_FOUND);
    13fe:	22 e0       	ldi	r18, 0x02	; 2
    1400:	30 e0       	ldi	r19, 0x00	; 0
}
    1402:	c9 01       	movw	r24, r18
    1404:	08 95       	ret

00001406 <e_pause_agenda>:
 * \return \ref EXIT_OK the agenda has been paused,
 *         \ref AG_NOT_FOUND otherwise
 */
int e_pause_agenda(void (*func)(void))
{
	Agenda *current = agenda_list;
    1406:	e0 91 f8 02 	lds	r30, 0x02F8
    140a:	f0 91 f9 02 	lds	r31, 0x02F9
	
	while (current)
    140e:	0c c0       	rjmp	.+24     	; 0x1428 <e_pause_agenda+0x22>
	{
		if (current->function == func)
    1410:	25 81       	ldd	r18, Z+5	; 0x05
    1412:	36 81       	ldd	r19, Z+6	; 0x06
    1414:	28 17       	cp	r18, r24
    1416:	39 07       	cpc	r19, r25
    1418:	21 f4       	brne	.+8      	; 0x1422 <e_pause_agenda+0x1c>
		{
			current->activate = 0;
    141a:	14 82       	std	Z+4, r1	; 0x04
			return(EXIT_OK);
    141c:	21 e0       	ldi	r18, 0x01	; 1
    141e:	30 e0       	ldi	r19, 0x00	; 0
    1420:	07 c0       	rjmp	.+14     	; 0x1430 <e_pause_agenda+0x2a>
		}
		else
			current = current->next;
    1422:	07 80       	ldd	r0, Z+7	; 0x07
    1424:	f0 85       	ldd	r31, Z+8	; 0x08
    1426:	e0 2d       	mov	r30, r0
 */
int e_pause_agenda(void (*func)(void))
{
	Agenda *current = agenda_list;
	
	while (current)
    1428:	30 97       	sbiw	r30, 0x00	; 0
    142a:	91 f7       	brne	.-28     	; 0x1410 <e_pause_agenda+0xa>
			return(EXIT_OK);
		}
		else
			current = current->next;
	}
	return(AG_NOT_FOUND);
    142c:	22 e0       	ldi	r18, 0x02	; 2
    142e:	30 e0       	ldi	r19, 0x00	; 0
	
}
    1430:	c9 01       	movw	r24, r18
    1432:	08 95       	ret

00001434 <e_restart_agenda>:
 *         \ref AG_NOT_FOUND otherwise
 * \sa e_pause_agenda
 */
int e_restart_agenda(void (*func)(void))
{
	Agenda *current = agenda_list;
    1434:	e0 91 f8 02 	lds	r30, 0x02F8
    1438:	f0 91 f9 02 	lds	r31, 0x02F9
	
	while (current)
    143c:	0d c0       	rjmp	.+26     	; 0x1458 <e_restart_agenda+0x24>
	{
		if (current->function == func)
    143e:	25 81       	ldd	r18, Z+5	; 0x05
    1440:	36 81       	ldd	r19, Z+6	; 0x06
    1442:	28 17       	cp	r18, r24
    1444:	39 07       	cpc	r19, r25
    1446:	29 f4       	brne	.+10     	; 0x1452 <e_restart_agenda+0x1e>
		{
			current->activate = 1;
    1448:	81 e0       	ldi	r24, 0x01	; 1
    144a:	84 83       	std	Z+4, r24	; 0x04
			return(EXIT_OK);
    144c:	21 e0       	ldi	r18, 0x01	; 1
    144e:	30 e0       	ldi	r19, 0x00	; 0
    1450:	07 c0       	rjmp	.+14     	; 0x1460 <e_restart_agenda+0x2c>
		}
		else
			current = current->next;
    1452:	07 80       	ldd	r0, Z+7	; 0x07
    1454:	f0 85       	ldd	r31, Z+8	; 0x08
    1456:	e0 2d       	mov	r30, r0
 */
int e_restart_agenda(void (*func)(void))
{
	Agenda *current = agenda_list;
	
	while (current)
    1458:	30 97       	sbiw	r30, 0x00	; 0
    145a:	89 f7       	brne	.-30     	; 0x143e <e_restart_agenda+0xa>
			return(EXIT_OK);
		}
		else
			current = current->next;
	}
	return(AG_NOT_FOUND);
    145c:	22 e0       	ldi	r18, 0x02	; 2
    145e:	30 e0       	ldi	r19, 0x00	; 0
	
}
    1460:	c9 01       	movw	r24, r18
    1462:	08 95       	ret

00001464 <__vector_13>:
 * and current counter value.
 * \n Do it for number of cycle positive or null.
 * \n Check if a service has to be activated. 
 */

ISR(TIMER2_COMPA_vect) {
    1464:	1f 92       	push	r1
    1466:	0f 92       	push	r0
    1468:	0f b6       	in	r0, 0x3f	; 63
    146a:	0f 92       	push	r0
    146c:	0b b6       	in	r0, 0x3b	; 59
    146e:	0f 92       	push	r0
    1470:	11 24       	eor	r1, r1
    1472:	2f 93       	push	r18
    1474:	3f 93       	push	r19
    1476:	4f 93       	push	r20
    1478:	5f 93       	push	r21
    147a:	6f 93       	push	r22
    147c:	7f 93       	push	r23
    147e:	8f 93       	push	r24
    1480:	9f 93       	push	r25
    1482:	af 93       	push	r26
    1484:	bf 93       	push	r27
    1486:	cf 93       	push	r28
    1488:	df 93       	push	r29
    148a:	ef 93       	push	r30
    148c:	ff 93       	push	r31
//void __attribute__((interrupt, auto_psv))
// _T4Interrupt(void)
//{

	Agenda *current = agenda_list;
    148e:	c0 91 f8 02 	lds	r28, 0x02F8
    1492:	d0 91 f9 02 	lds	r29, 0x02F9
//		SetDCOC3PWM_GB(32,32);
//		SetDCOC4PWM_GB(32,32);
//		SetDCOC5PWM_GB(32,32);
//	}

	while (current)
    1496:	1a c0       	rjmp	.+52     	; 0x14cc <__vector_13+0x68>
	{
		// agenda must be active with a positive non-null cycle value
		if(current->activate == 1 && current->cycle > 0) 
    1498:	8c 81       	ldd	r24, Y+4	; 0x04
    149a:	81 30       	cpi	r24, 0x01	; 1
    149c:	a1 f4       	brne	.+40     	; 0x14c6 <__vector_13+0x62>
    149e:	28 81       	ld	r18, Y
    14a0:	39 81       	ldd	r19, Y+1	; 0x01
    14a2:	21 15       	cp	r18, r1
    14a4:	31 05       	cpc	r19, r1
    14a6:	79 f0       	breq	.+30     	; 0x14c6 <__vector_13+0x62>
		{
			current->counter++;
    14a8:	8a 81       	ldd	r24, Y+2	; 0x02
    14aa:	9b 81       	ldd	r25, Y+3	; 0x03
    14ac:	01 96       	adiw	r24, 0x01	; 1
    14ae:	9b 83       	std	Y+3, r25	; 0x03
    14b0:	8a 83       	std	Y+2, r24	; 0x02
			// check if the agenda event must be triggered
			if(current->counter > current->cycle-1) // a cycle value of 1 will be performed every interupt
    14b2:	21 50       	subi	r18, 0x01	; 1
    14b4:	30 40       	sbci	r19, 0x00	; 0
    14b6:	28 17       	cp	r18, r24
    14b8:	39 07       	cpc	r19, r25
    14ba:	28 f4       	brcc	.+10     	; 0x14c6 <__vector_13+0x62>
			{
				current->function();	// trigger the associeted function
    14bc:	ed 81       	ldd	r30, Y+5	; 0x05
    14be:	fe 81       	ldd	r31, Y+6	; 0x06
    14c0:	19 95       	eicall
				current->counter=0;		// reset the counter
    14c2:	1b 82       	std	Y+3, r1	; 0x03
    14c4:	1a 82       	std	Y+2, r1	; 0x02
			}
		}
		current = current->next;
    14c6:	0f 80       	ldd	r0, Y+7	; 0x07
    14c8:	d8 85       	ldd	r29, Y+8	; 0x08
    14ca:	c0 2d       	mov	r28, r0
//		SetDCOC3PWM_GB(32,32);
//		SetDCOC4PWM_GB(32,32);
//		SetDCOC5PWM_GB(32,32);
//	}

	while (current)
    14cc:	20 97       	sbiw	r28, 0x00	; 0
    14ce:	21 f7       	brne	.-56     	; 0x1498 <__vector_13+0x34>
			}
		}
		current = current->next;
	}
  return;
}
    14d0:	ff 91       	pop	r31
    14d2:	ef 91       	pop	r30
    14d4:	df 91       	pop	r29
    14d6:	cf 91       	pop	r28
    14d8:	bf 91       	pop	r27
    14da:	af 91       	pop	r26
    14dc:	9f 91       	pop	r25
    14de:	8f 91       	pop	r24
    14e0:	7f 91       	pop	r23
    14e2:	6f 91       	pop	r22
    14e4:	5f 91       	pop	r21
    14e6:	4f 91       	pop	r20
    14e8:	3f 91       	pop	r19
    14ea:	2f 91       	pop	r18
    14ec:	0f 90       	pop	r0
    14ee:	0b be       	out	0x3b, r0	; 59
    14f0:	0f 90       	pop	r0
    14f2:	0f be       	out	0x3f, r0	; 63
    14f4:	0f 90       	pop	r0
    14f6:	1f 90       	pop	r1
    14f8:	18 95       	reti

000014fa <e_read_remote_control>:
	}
}

/*! \brief Read the signal and stock the information */
void e_read_remote_control(void) // interrupt from timer for next bits
{
    14fa:	cf 93       	push	r28
    14fc:	df 93       	push	r29
	static int i = -1;
		
	if (i == -1)	// start bit confirm  change timer period
    14fe:	c0 91 7e 02 	lds	r28, 0x027E
    1502:	d0 91 7f 02 	lds	r29, 0x027F
    1506:	2f ef       	ldi	r18, 0xFF	; 255
    1508:	cf 3f       	cpi	r28, 0xFF	; 255
    150a:	d2 07       	cpc	r29, r18
    150c:	41 f5       	brne	.+80     	; 0x155e <e_read_remote_control+0x64>
//			SetDCOC3PWM_GB(64,64);
//			SetDCOC4PWM_GB(64,64);
//			SetDCOC5PWM_GB(64,64);
//		}

		if(REMOTE){
    150e:	80 91 03 01 	lds	r24, 0x0103
    1512:	86 ff       	sbrs	r24, 6
    1514:	13 c0       	rjmp	.+38     	; 0x153c <e_read_remote_control+0x42>
		//if(bit_is_set(PINJ,6)) {
			//if high it is only a noise
				//IEC0bits.INT0IE = 1;   	//enable interrupt from falling edge
				//IFS0bits.INT0IF = 0;    //clear interrupt flag from first receive !
				PCICR |= (1 << PCIE1);
    1516:	80 91 68 00 	lds	r24, 0x0068
    151a:	82 60       	ori	r24, 0x02	; 2
    151c:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);
    1520:	80 91 6c 00 	lds	r24, 0x006C
    1524:	80 68       	ori	r24, 0x80	; 128
    1526:	80 93 6c 00 	sts	0x006C, r24
				e_destroy_agenda(e_read_remote_control);
    152a:	8d e7       	ldi	r24, 0x7D	; 125
    152c:	9a e0       	ldi	r25, 0x0A	; 10
    152e:	0e 94 a9 09 	call	0x1352	; 0x1352 <e_destroy_agenda>
				i = -1;
    1532:	d0 93 7f 02 	sts	0x027F, r29
    1536:	c0 93 7e 02 	sts	0x027E, r28
    153a:	89 c0       	rjmp	.+274    	; 0x164e <e_read_remote_control+0x154>
			}
		else			   // read the check bit
			{
				e_set_agenda_cycle(e_read_remote_control, 6); //cycle value is 0.6 to go to check bit[ms]
    153c:	8d e7       	ldi	r24, 0x7D	; 125
    153e:	9a e0       	ldi	r25, 0x0A	; 10
    1540:	66 e0       	ldi	r22, 0x06	; 6
    1542:	70 e0       	ldi	r23, 0x00	; 0
    1544:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <e_set_agenda_cycle>
				check_temp = address_temp = data_temp = 0;
    1548:	10 92 ff 02 	sts	0x02FF, r1
    154c:	10 92 00 03 	sts	0x0300, r1
    1550:	10 92 01 03 	sts	0x0301, r1
				//e_set_led(1,1);
				i=0;
    1554:	10 92 7f 02 	sts	0x027F, r1
    1558:	10 92 7e 02 	sts	0x027E, r1
    155c:	78 c0       	rjmp	.+240    	; 0x164e <e_read_remote_control+0x154>
			}
	} 	
//	e_set_led(2,1);
	
	else if (i == 1)	// check bit read and change timer period
    155e:	c1 30       	cpi	r28, 0x01	; 1
    1560:	d1 05       	cpc	r29, r1
    1562:	99 f4       	brne	.+38     	; 0x158a <e_read_remote_control+0x90>
//			SetDCOC4PWM_GB(64,64);
//			SetDCOC5PWM_GB(64,64);
//		}

//	e_set_led(3,1);
		check_temp = REMOTE;	   // read the check bit
    1564:	80 91 03 01 	lds	r24, 0x0103
    1568:	90 e0       	ldi	r25, 0x00	; 0
    156a:	80 74       	andi	r24, 0x40	; 64
    156c:	90 70       	andi	r25, 0x00	; 0
    156e:	46 e0       	ldi	r20, 0x06	; 6
    1570:	95 95       	asr	r25
    1572:	87 95       	ror	r24
    1574:	4a 95       	dec	r20
    1576:	e1 f7       	brne	.-8      	; 0x1570 <e_read_remote_control+0x76>
    1578:	80 93 01 03 	sts	0x0301, r24
		e_set_agenda_cycle(e_read_remote_control, 18); //cycle value is 1.778[ms]
    157c:	8d e7       	ldi	r24, 0x7D	; 125
    157e:	9a e0       	ldi	r25, 0x0A	; 10
    1580:	62 e1       	ldi	r22, 0x12	; 18
    1582:	70 e0       	ldi	r23, 0x00	; 0
    1584:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <e_set_agenda_cycle>
    1588:	62 c0       	rjmp	.+196    	; 0x164e <e_read_remote_control+0x154>
		//e_set_led(1,1);
	} 
	else if ((i > 1) && (i < 7)) // we read address
    158a:	ce 01       	movw	r24, r28
    158c:	02 97       	sbiw	r24, 0x02	; 2
    158e:	85 30       	cpi	r24, 0x05	; 5
    1590:	91 05       	cpc	r25, r1
    1592:	c8 f4       	brcc	.+50     	; 0x15c6 <e_read_remote_control+0xcc>
//			SetDCOC5PWM_GB(64,64);
//		}

//	e_set_led(4,1);
		
		unsigned char temp = REMOTE;
    1594:	80 91 03 01 	lds	r24, 0x0103
    1598:	90 e0       	ldi	r25, 0x00	; 0
    159a:	80 74       	andi	r24, 0x40	; 64
    159c:	90 70       	andi	r25, 0x00	; 0
		temp <<= 6-i;
    159e:	36 e0       	ldi	r19, 0x06	; 6
    15a0:	96 95       	lsr	r25
    15a2:	87 95       	ror	r24
    15a4:	3a 95       	dec	r19
    15a6:	e1 f7       	brne	.-8      	; 0x15a0 <e_read_remote_control+0xa6>
    15a8:	26 e0       	ldi	r18, 0x06	; 6
    15aa:	30 e0       	ldi	r19, 0x00	; 0
    15ac:	2c 1b       	sub	r18, r28
    15ae:	3d 0b       	sbc	r19, r29
    15b0:	02 c0       	rjmp	.+4      	; 0x15b6 <e_read_remote_control+0xbc>
    15b2:	88 0f       	add	r24, r24
    15b4:	99 1f       	adc	r25, r25
    15b6:	2a 95       	dec	r18
    15b8:	e2 f7       	brpl	.-8      	; 0x15b2 <e_read_remote_control+0xb8>
		address_temp += temp;
    15ba:	20 91 00 03 	lds	r18, 0x0300
    15be:	28 0f       	add	r18, r24
    15c0:	20 93 00 03 	sts	0x0300, r18
    15c4:	44 c0       	rjmp	.+136    	; 0x164e <e_read_remote_control+0x154>
	}
	else if ((i > 6) && (i < 13 )) // we read data
    15c6:	ce 01       	movw	r24, r28
    15c8:	07 97       	sbiw	r24, 0x07	; 7
    15ca:	86 30       	cpi	r24, 0x06	; 6
    15cc:	91 05       	cpc	r25, r1
    15ce:	c8 f4       	brcc	.+50     	; 0x1602 <e_read_remote_control+0x108>
//			SetDCOC5PWM_GB(64,64);
//		}

//			e_set_led(5,1);

		unsigned char temp = REMOTE;
    15d0:	80 91 03 01 	lds	r24, 0x0103
    15d4:	90 e0       	ldi	r25, 0x00	; 0
    15d6:	80 74       	andi	r24, 0x40	; 64
    15d8:	90 70       	andi	r25, 0x00	; 0
		temp <<= 6+6-i;
    15da:	26 e0       	ldi	r18, 0x06	; 6
    15dc:	96 95       	lsr	r25
    15de:	87 95       	ror	r24
    15e0:	2a 95       	dec	r18
    15e2:	e1 f7       	brne	.-8      	; 0x15dc <e_read_remote_control+0xe2>
    15e4:	2c e0       	ldi	r18, 0x0C	; 12
    15e6:	30 e0       	ldi	r19, 0x00	; 0
    15e8:	2c 1b       	sub	r18, r28
    15ea:	3d 0b       	sbc	r19, r29
    15ec:	02 c0       	rjmp	.+4      	; 0x15f2 <e_read_remote_control+0xf8>
    15ee:	88 0f       	add	r24, r24
    15f0:	99 1f       	adc	r25, r25
    15f2:	2a 95       	dec	r18
    15f4:	e2 f7       	brpl	.-8      	; 0x15ee <e_read_remote_control+0xf4>
		data_temp += temp;
    15f6:	20 91 ff 02 	lds	r18, 0x02FF
    15fa:	28 0f       	add	r18, r24
    15fc:	20 93 ff 02 	sts	0x02FF, r18
    1600:	26 c0       	rjmp	.+76     	; 0x164e <e_read_remote_control+0x154>
	}
	
	else if (i == 13) // last bit read
    1602:	cd 30       	cpi	r28, 0x0D	; 13
    1604:	d1 05       	cpc	r29, r1
    1606:	19 f5       	brne	.+70     	; 0x164e <e_read_remote_control+0x154>
//		}

		//e_set_led(1,0);
		//IEC0bits.INT0IE = 1;   	//enable interrupt from falling edge
		//IFS0bits.INT0IF = 0;    //clear interrupt flag from first receive !
		PCICR |= (1 << PCIE1);
    1608:	80 91 68 00 	lds	r24, 0x0068
    160c:	82 60       	ori	r24, 0x02	; 2
    160e:	80 93 68 00 	sts	0x0068, r24
		PCMSK1 |= (1 << PCINT15);
    1612:	80 91 6c 00 	lds	r24, 0x006C
    1616:	80 68       	ori	r24, 0x80	; 128
    1618:	80 93 6c 00 	sts	0x006C, r24
		e_destroy_agenda(e_read_remote_control);
    161c:	8d e7       	ldi	r24, 0x7D	; 125
    161e:	9a e0       	ldi	r25, 0x0A	; 10
    1620:	0e 94 a9 09 	call	0x1352	; 0x1352 <e_destroy_agenda>
		i = -1;
    1624:	8f ef       	ldi	r24, 0xFF	; 255
    1626:	9f ef       	ldi	r25, 0xFF	; 255
    1628:	90 93 7f 02 	sts	0x027F, r25
    162c:	80 93 7e 02 	sts	0x027E, r24
		check = check_temp;
    1630:	80 91 01 03 	lds	r24, 0x0301
    1634:	80 93 7d 02 	sts	0x027D, r24
		address = address_temp;
    1638:	80 91 00 03 	lds	r24, 0x0300
    163c:	80 93 fa 02 	sts	0x02FA, r24
		data_ir = data_temp;
    1640:	80 91 ff 02 	lds	r24, 0x02FF
    1644:	80 93 fb 02 	sts	0x02FB, r24
		command_received=1;
    1648:	81 e0       	ldi	r24, 0x01	; 1
    164a:	80 93 fe 02 	sts	0x02FE, r24
	} 
	
	if(i!=-1)
    164e:	80 91 7e 02 	lds	r24, 0x027E
    1652:	90 91 7f 02 	lds	r25, 0x027F
    1656:	2f ef       	ldi	r18, 0xFF	; 255
    1658:	8f 3f       	cpi	r24, 0xFF	; 255
    165a:	92 07       	cpc	r25, r18
    165c:	29 f0       	breq	.+10     	; 0x1668 <e_read_remote_control+0x16e>
		i++;	
    165e:	01 96       	adiw	r24, 0x01	; 1
    1660:	90 93 7f 02 	sts	0x027F, r25
    1664:	80 93 7e 02 	sts	0x027E, r24
}
    1668:	df 91       	pop	r29
    166a:	cf 91       	pop	r28
    166c:	08 95       	ret

0000166e <e_init_remote_control>:

/*! \brief Initialise the IR receiver ports */
void e_init_remote_control(void) // initialisation for IR interruptions on INT0
{

	PCICR |= (1 << PCIE1);		// enable interrupt on change of PCINT15:8 pins
    166e:	e8 e6       	ldi	r30, 0x68	; 104
    1670:	f0 e0       	ldi	r31, 0x00	; 0
    1672:	80 81       	ld	r24, Z
    1674:	82 60       	ori	r24, 0x02	; 2
    1676:	80 83       	st	Z, r24
	PCMSK1 |= (1 << PCINT15);	// enable PCINT15
    1678:	ec e6       	ldi	r30, 0x6C	; 108
    167a:	f0 e0       	ldi	r31, 0x00	; 0
    167c:	80 81       	ld	r24, Z
    167e:	80 68       	ori	r24, 0x80	; 128
    1680:	80 83       	st	Z, r24
	INTCON2bits.INT0EP = 1;      //set interrupt polarity to falling edge
	IFS0bits.INT0IF = 0;      //clear to enable interrupt
	IEC0bits.INT0IE = 1;      //enable interrupt on INT0  
	return;
*/
}
    1682:	08 95       	ret

00001684 <__vector_10>:

ISR(PCINT1_vect) {
    1684:	1f 92       	push	r1
    1686:	0f 92       	push	r0
    1688:	0f b6       	in	r0, 0x3f	; 63
    168a:	0f 92       	push	r0
    168c:	0b b6       	in	r0, 0x3b	; 59
    168e:	0f 92       	push	r0
    1690:	11 24       	eor	r1, r1
    1692:	2f 93       	push	r18
    1694:	3f 93       	push	r19
    1696:	4f 93       	push	r20
    1698:	5f 93       	push	r21
    169a:	6f 93       	push	r22
    169c:	7f 93       	push	r23
    169e:	8f 93       	push	r24
    16a0:	9f 93       	push	r25
    16a2:	af 93       	push	r26
    16a4:	bf 93       	push	r27
    16a6:	ef 93       	push	r30
    16a8:	ff 93       	push	r31
//			SetDCOC4PWM_GB(64,64);
//			SetDCOC5PWM_GB(64,64);
//		}


	if(bit_is_clear(PINJ, 6)) {
    16aa:	80 91 03 01 	lds	r24, 0x0103
    16ae:	86 fd       	sbrc	r24, 6
    16b0:	16 c0       	rjmp	.+44     	; 0x16de <__vector_10+0x5a>
			TCCR1A &= ~(1 << COM1C1);
			PORTB &= ~(1 << 7);
		}
*/
		//IEC0bits.INT0IE = 0;   			//disable interrup from falling edge
		PCICR &= ~(1 << PCIE1);
    16b2:	80 91 68 00 	lds	r24, 0x0068
    16b6:	8d 7f       	andi	r24, 0xFD	; 253
    16b8:	80 93 68 00 	sts	0x0068, r24
		PCMSK1 &= ~(1 << PCINT15);
    16bc:	80 91 6c 00 	lds	r24, 0x006C
    16c0:	8f 77       	andi	r24, 0x7F	; 127
    16c2:	80 93 6c 00 	sts	0x006C, r24
	//	e_set_led(1,1);
		e_activate_agenda(e_read_remote_control, 20); //activate the IR Receiver agenda with a 2.1[ms] cycle value
    16c6:	8d e7       	ldi	r24, 0x7D	; 125
    16c8:	9a e0       	ldi	r25, 0x0A	; 10
    16ca:	64 e1       	ldi	r22, 0x14	; 20
    16cc:	70 e0       	ldi	r23, 0x00	; 0
    16ce:	0e 94 6e 09 	call	0x12dc	; 0x12dc <e_activate_agenda>
		check_temp = address_temp = data_temp = 0;
    16d2:	10 92 ff 02 	sts	0x02FF, r1
    16d6:	10 92 00 03 	sts	0x0300, r1
    16da:	10 92 01 03 	sts	0x0301, r1
		return;
	}
}
    16de:	ff 91       	pop	r31
    16e0:	ef 91       	pop	r30
    16e2:	bf 91       	pop	r27
    16e4:	af 91       	pop	r26
    16e6:	9f 91       	pop	r25
    16e8:	8f 91       	pop	r24
    16ea:	7f 91       	pop	r23
    16ec:	6f 91       	pop	r22
    16ee:	5f 91       	pop	r21
    16f0:	4f 91       	pop	r20
    16f2:	3f 91       	pop	r19
    16f4:	2f 91       	pop	r18
    16f6:	0f 90       	pop	r0
    16f8:	0b be       	out	0x3b, r0	; 59
    16fa:	0f 90       	pop	r0
    16fc:	0f be       	out	0x3f, r0	; 63
    16fe:	0f 90       	pop	r0
    1700:	1f 90       	pop	r1
    1702:	18 95       	reti

00001704 <e_get_check>:
/** \brief Read the check bit
 * \return	check	check bit of the signal
 */
unsigned char e_get_check(void) {
	return check;
}
    1704:	80 91 7d 02 	lds	r24, 0x027D
    1708:	08 95       	ret

0000170a <e_get_address>:
/** \brief Read the adress of the commande
 * \return	adress	adress part of the signal
 */
unsigned char e_get_address(void) {
	return address;
}
    170a:	80 91 fa 02 	lds	r24, 0x02FA
    170e:	08 95       	ret

00001710 <e_get_data>:
/** \brief Read the data of the command
 * \return	data	data part of the signal
 */
unsigned char e_get_data(void) {
	return data_ir;
}
    1710:	80 91 fb 02 	lds	r24, 0x02FB
    1714:	08 95       	ret

00001716 <__udivmodhi4>:
    1716:	aa 1b       	sub	r26, r26
    1718:	bb 1b       	sub	r27, r27
    171a:	51 e1       	ldi	r21, 0x11	; 17
    171c:	07 c0       	rjmp	.+14     	; 0x172c <__udivmodhi4_ep>

0000171e <__udivmodhi4_loop>:
    171e:	aa 1f       	adc	r26, r26
    1720:	bb 1f       	adc	r27, r27
    1722:	a6 17       	cp	r26, r22
    1724:	b7 07       	cpc	r27, r23
    1726:	10 f0       	brcs	.+4      	; 0x172c <__udivmodhi4_ep>
    1728:	a6 1b       	sub	r26, r22
    172a:	b7 0b       	sbc	r27, r23

0000172c <__udivmodhi4_ep>:
    172c:	88 1f       	adc	r24, r24
    172e:	99 1f       	adc	r25, r25
    1730:	5a 95       	dec	r21
    1732:	a9 f7       	brne	.-22     	; 0x171e <__udivmodhi4_loop>
    1734:	80 95       	com	r24
    1736:	90 95       	com	r25
    1738:	bc 01       	movw	r22, r24
    173a:	cd 01       	movw	r24, r26
    173c:	08 95       	ret

0000173e <__divmodhi4>:
    173e:	97 fb       	bst	r25, 7
    1740:	09 2e       	mov	r0, r25
    1742:	07 26       	eor	r0, r23
    1744:	0a d0       	rcall	.+20     	; 0x175a <__divmodhi4_neg1>
    1746:	77 fd       	sbrc	r23, 7
    1748:	04 d0       	rcall	.+8      	; 0x1752 <__divmodhi4_neg2>
    174a:	e5 df       	rcall	.-54     	; 0x1716 <__udivmodhi4>
    174c:	06 d0       	rcall	.+12     	; 0x175a <__divmodhi4_neg1>
    174e:	00 20       	and	r0, r0
    1750:	1a f4       	brpl	.+6      	; 0x1758 <__divmodhi4_exit>

00001752 <__divmodhi4_neg2>:
    1752:	70 95       	com	r23
    1754:	61 95       	neg	r22
    1756:	7f 4f       	sbci	r23, 0xFF	; 255

00001758 <__divmodhi4_exit>:
    1758:	08 95       	ret

0000175a <__divmodhi4_neg1>:
    175a:	f6 f7       	brtc	.-4      	; 0x1758 <__divmodhi4_exit>
    175c:	90 95       	com	r25
    175e:	81 95       	neg	r24
    1760:	9f 4f       	sbci	r25, 0xFF	; 255
    1762:	08 95       	ret

00001764 <malloc>:
    1764:	cf 93       	push	r28
    1766:	df 93       	push	r29
    1768:	82 30       	cpi	r24, 0x02	; 2
    176a:	91 05       	cpc	r25, r1
    176c:	10 f4       	brcc	.+4      	; 0x1772 <malloc+0xe>
    176e:	82 e0       	ldi	r24, 0x02	; 2
    1770:	90 e0       	ldi	r25, 0x00	; 0
    1772:	e0 91 0b 03 	lds	r30, 0x030B
    1776:	f0 91 0c 03 	lds	r31, 0x030C
    177a:	40 e0       	ldi	r20, 0x00	; 0
    177c:	50 e0       	ldi	r21, 0x00	; 0
    177e:	20 e0       	ldi	r18, 0x00	; 0
    1780:	30 e0       	ldi	r19, 0x00	; 0
    1782:	26 c0       	rjmp	.+76     	; 0x17d0 <malloc+0x6c>
    1784:	60 81       	ld	r22, Z
    1786:	71 81       	ldd	r23, Z+1	; 0x01
    1788:	68 17       	cp	r22, r24
    178a:	79 07       	cpc	r23, r25
    178c:	e0 f0       	brcs	.+56     	; 0x17c6 <malloc+0x62>
    178e:	68 17       	cp	r22, r24
    1790:	79 07       	cpc	r23, r25
    1792:	81 f4       	brne	.+32     	; 0x17b4 <malloc+0x50>
    1794:	82 81       	ldd	r24, Z+2	; 0x02
    1796:	93 81       	ldd	r25, Z+3	; 0x03
    1798:	21 15       	cp	r18, r1
    179a:	31 05       	cpc	r19, r1
    179c:	31 f0       	breq	.+12     	; 0x17aa <malloc+0x46>
    179e:	d9 01       	movw	r26, r18
    17a0:	13 96       	adiw	r26, 0x03	; 3
    17a2:	9c 93       	st	X, r25
    17a4:	8e 93       	st	-X, r24
    17a6:	12 97       	sbiw	r26, 0x02	; 2
    17a8:	2b c0       	rjmp	.+86     	; 0x1800 <malloc+0x9c>
    17aa:	90 93 0c 03 	sts	0x030C, r25
    17ae:	80 93 0b 03 	sts	0x030B, r24
    17b2:	26 c0       	rjmp	.+76     	; 0x1800 <malloc+0x9c>
    17b4:	41 15       	cp	r20, r1
    17b6:	51 05       	cpc	r21, r1
    17b8:	19 f0       	breq	.+6      	; 0x17c0 <malloc+0x5c>
    17ba:	64 17       	cp	r22, r20
    17bc:	75 07       	cpc	r23, r21
    17be:	18 f4       	brcc	.+6      	; 0x17c6 <malloc+0x62>
    17c0:	ab 01       	movw	r20, r22
    17c2:	e9 01       	movw	r28, r18
    17c4:	df 01       	movw	r26, r30
    17c6:	9f 01       	movw	r18, r30
    17c8:	72 81       	ldd	r23, Z+2	; 0x02
    17ca:	63 81       	ldd	r22, Z+3	; 0x03
    17cc:	e7 2f       	mov	r30, r23
    17ce:	f6 2f       	mov	r31, r22
    17d0:	30 97       	sbiw	r30, 0x00	; 0
    17d2:	c1 f6       	brne	.-80     	; 0x1784 <malloc+0x20>
    17d4:	41 15       	cp	r20, r1
    17d6:	51 05       	cpc	r21, r1
    17d8:	01 f1       	breq	.+64     	; 0x181a <malloc+0xb6>
    17da:	48 1b       	sub	r20, r24
    17dc:	59 0b       	sbc	r21, r25
    17de:	44 30       	cpi	r20, 0x04	; 4
    17e0:	51 05       	cpc	r21, r1
    17e2:	80 f4       	brcc	.+32     	; 0x1804 <malloc+0xa0>
    17e4:	12 96       	adiw	r26, 0x02	; 2
    17e6:	8d 91       	ld	r24, X+
    17e8:	9c 91       	ld	r25, X
    17ea:	13 97       	sbiw	r26, 0x03	; 3
    17ec:	20 97       	sbiw	r28, 0x00	; 0
    17ee:	19 f0       	breq	.+6      	; 0x17f6 <malloc+0x92>
    17f0:	9b 83       	std	Y+3, r25	; 0x03
    17f2:	8a 83       	std	Y+2, r24	; 0x02
    17f4:	04 c0       	rjmp	.+8      	; 0x17fe <malloc+0x9a>
    17f6:	90 93 0c 03 	sts	0x030C, r25
    17fa:	80 93 0b 03 	sts	0x030B, r24
    17fe:	fd 01       	movw	r30, r26
    1800:	32 96       	adiw	r30, 0x02	; 2
    1802:	46 c0       	rjmp	.+140    	; 0x1890 <malloc+0x12c>
    1804:	fd 01       	movw	r30, r26
    1806:	e4 0f       	add	r30, r20
    1808:	f5 1f       	adc	r31, r21
    180a:	81 93       	st	Z+, r24
    180c:	91 93       	st	Z+, r25
    180e:	42 50       	subi	r20, 0x02	; 2
    1810:	50 40       	sbci	r21, 0x00	; 0
    1812:	11 96       	adiw	r26, 0x01	; 1
    1814:	5c 93       	st	X, r21
    1816:	4e 93       	st	-X, r20
    1818:	3b c0       	rjmp	.+118    	; 0x1890 <malloc+0x12c>
    181a:	20 91 09 03 	lds	r18, 0x0309
    181e:	30 91 0a 03 	lds	r19, 0x030A
    1822:	21 15       	cp	r18, r1
    1824:	31 05       	cpc	r19, r1
    1826:	41 f4       	brne	.+16     	; 0x1838 <malloc+0xd4>
    1828:	20 91 82 02 	lds	r18, 0x0282
    182c:	30 91 83 02 	lds	r19, 0x0283
    1830:	30 93 0a 03 	sts	0x030A, r19
    1834:	20 93 09 03 	sts	0x0309, r18
    1838:	20 91 84 02 	lds	r18, 0x0284
    183c:	30 91 85 02 	lds	r19, 0x0285
    1840:	21 15       	cp	r18, r1
    1842:	31 05       	cpc	r19, r1
    1844:	41 f4       	brne	.+16     	; 0x1856 <malloc+0xf2>
    1846:	2d b7       	in	r18, 0x3d	; 61
    1848:	3e b7       	in	r19, 0x3e	; 62
    184a:	40 91 80 02 	lds	r20, 0x0280
    184e:	50 91 81 02 	lds	r21, 0x0281
    1852:	24 1b       	sub	r18, r20
    1854:	35 0b       	sbc	r19, r21
    1856:	e0 91 09 03 	lds	r30, 0x0309
    185a:	f0 91 0a 03 	lds	r31, 0x030A
    185e:	e2 17       	cp	r30, r18
    1860:	f3 07       	cpc	r31, r19
    1862:	a0 f4       	brcc	.+40     	; 0x188c <malloc+0x128>
    1864:	2e 1b       	sub	r18, r30
    1866:	3f 0b       	sbc	r19, r31
    1868:	28 17       	cp	r18, r24
    186a:	39 07       	cpc	r19, r25
    186c:	78 f0       	brcs	.+30     	; 0x188c <malloc+0x128>
    186e:	ac 01       	movw	r20, r24
    1870:	4e 5f       	subi	r20, 0xFE	; 254
    1872:	5f 4f       	sbci	r21, 0xFF	; 255
    1874:	24 17       	cp	r18, r20
    1876:	35 07       	cpc	r19, r21
    1878:	48 f0       	brcs	.+18     	; 0x188c <malloc+0x128>
    187a:	4e 0f       	add	r20, r30
    187c:	5f 1f       	adc	r21, r31
    187e:	50 93 0a 03 	sts	0x030A, r21
    1882:	40 93 09 03 	sts	0x0309, r20
    1886:	81 93       	st	Z+, r24
    1888:	91 93       	st	Z+, r25
    188a:	02 c0       	rjmp	.+4      	; 0x1890 <malloc+0x12c>
    188c:	e0 e0       	ldi	r30, 0x00	; 0
    188e:	f0 e0       	ldi	r31, 0x00	; 0
    1890:	cf 01       	movw	r24, r30
    1892:	df 91       	pop	r29
    1894:	cf 91       	pop	r28
    1896:	08 95       	ret

00001898 <free>:
    1898:	cf 93       	push	r28
    189a:	df 93       	push	r29
    189c:	00 97       	sbiw	r24, 0x00	; 0
    189e:	09 f4       	brne	.+2      	; 0x18a2 <free+0xa>
    18a0:	91 c0       	rjmp	.+290    	; 0x19c4 <free+0x12c>
    18a2:	fc 01       	movw	r30, r24
    18a4:	32 97       	sbiw	r30, 0x02	; 2
    18a6:	13 82       	std	Z+3, r1	; 0x03
    18a8:	12 82       	std	Z+2, r1	; 0x02
    18aa:	60 91 0b 03 	lds	r22, 0x030B
    18ae:	70 91 0c 03 	lds	r23, 0x030C
    18b2:	61 15       	cp	r22, r1
    18b4:	71 05       	cpc	r23, r1
    18b6:	81 f4       	brne	.+32     	; 0x18d8 <free+0x40>
    18b8:	20 81       	ld	r18, Z
    18ba:	31 81       	ldd	r19, Z+1	; 0x01
    18bc:	28 0f       	add	r18, r24
    18be:	39 1f       	adc	r19, r25
    18c0:	80 91 09 03 	lds	r24, 0x0309
    18c4:	90 91 0a 03 	lds	r25, 0x030A
    18c8:	82 17       	cp	r24, r18
    18ca:	93 07       	cpc	r25, r19
    18cc:	99 f5       	brne	.+102    	; 0x1934 <free+0x9c>
    18ce:	f0 93 0a 03 	sts	0x030A, r31
    18d2:	e0 93 09 03 	sts	0x0309, r30
    18d6:	76 c0       	rjmp	.+236    	; 0x19c4 <free+0x12c>
    18d8:	db 01       	movw	r26, r22
    18da:	80 e0       	ldi	r24, 0x00	; 0
    18dc:	90 e0       	ldi	r25, 0x00	; 0
    18de:	02 c0       	rjmp	.+4      	; 0x18e4 <free+0x4c>
    18e0:	cd 01       	movw	r24, r26
    18e2:	d9 01       	movw	r26, r18
    18e4:	ae 17       	cp	r26, r30
    18e6:	bf 07       	cpc	r27, r31
    18e8:	48 f4       	brcc	.+18     	; 0x18fc <free+0x64>
    18ea:	12 96       	adiw	r26, 0x02	; 2
    18ec:	2d 91       	ld	r18, X+
    18ee:	3c 91       	ld	r19, X
    18f0:	13 97       	sbiw	r26, 0x03	; 3
    18f2:	21 15       	cp	r18, r1
    18f4:	31 05       	cpc	r19, r1
    18f6:	a1 f7       	brne	.-24     	; 0x18e0 <free+0x48>
    18f8:	cd 01       	movw	r24, r26
    18fa:	21 c0       	rjmp	.+66     	; 0x193e <free+0xa6>
    18fc:	b3 83       	std	Z+3, r27	; 0x03
    18fe:	a2 83       	std	Z+2, r26	; 0x02
    1900:	ef 01       	movw	r28, r30
    1902:	49 91       	ld	r20, Y+
    1904:	59 91       	ld	r21, Y+
    1906:	9e 01       	movw	r18, r28
    1908:	24 0f       	add	r18, r20
    190a:	35 1f       	adc	r19, r21
    190c:	a2 17       	cp	r26, r18
    190e:	b3 07       	cpc	r27, r19
    1910:	79 f4       	brne	.+30     	; 0x1930 <free+0x98>
    1912:	2d 91       	ld	r18, X+
    1914:	3c 91       	ld	r19, X
    1916:	11 97       	sbiw	r26, 0x01	; 1
    1918:	24 0f       	add	r18, r20
    191a:	35 1f       	adc	r19, r21
    191c:	2e 5f       	subi	r18, 0xFE	; 254
    191e:	3f 4f       	sbci	r19, 0xFF	; 255
    1920:	31 83       	std	Z+1, r19	; 0x01
    1922:	20 83       	st	Z, r18
    1924:	12 96       	adiw	r26, 0x02	; 2
    1926:	2d 91       	ld	r18, X+
    1928:	3c 91       	ld	r19, X
    192a:	13 97       	sbiw	r26, 0x03	; 3
    192c:	33 83       	std	Z+3, r19	; 0x03
    192e:	22 83       	std	Z+2, r18	; 0x02
    1930:	00 97       	sbiw	r24, 0x00	; 0
    1932:	29 f4       	brne	.+10     	; 0x193e <free+0xa6>
    1934:	f0 93 0c 03 	sts	0x030C, r31
    1938:	e0 93 0b 03 	sts	0x030B, r30
    193c:	43 c0       	rjmp	.+134    	; 0x19c4 <free+0x12c>
    193e:	dc 01       	movw	r26, r24
    1940:	13 96       	adiw	r26, 0x03	; 3
    1942:	fc 93       	st	X, r31
    1944:	ee 93       	st	-X, r30
    1946:	12 97       	sbiw	r26, 0x02	; 2
    1948:	4d 91       	ld	r20, X+
    194a:	5d 91       	ld	r21, X+
    194c:	a4 0f       	add	r26, r20
    194e:	b5 1f       	adc	r27, r21
    1950:	ea 17       	cp	r30, r26
    1952:	fb 07       	cpc	r31, r27
    1954:	69 f4       	brne	.+26     	; 0x1970 <free+0xd8>
    1956:	20 81       	ld	r18, Z
    1958:	31 81       	ldd	r19, Z+1	; 0x01
    195a:	24 0f       	add	r18, r20
    195c:	35 1f       	adc	r19, r21
    195e:	2e 5f       	subi	r18, 0xFE	; 254
    1960:	3f 4f       	sbci	r19, 0xFF	; 255
    1962:	ec 01       	movw	r28, r24
    1964:	39 83       	std	Y+1, r19	; 0x01
    1966:	28 83       	st	Y, r18
    1968:	22 81       	ldd	r18, Z+2	; 0x02
    196a:	33 81       	ldd	r19, Z+3	; 0x03
    196c:	3b 83       	std	Y+3, r19	; 0x03
    196e:	2a 83       	std	Y+2, r18	; 0x02
    1970:	e0 e0       	ldi	r30, 0x00	; 0
    1972:	f0 e0       	ldi	r31, 0x00	; 0
    1974:	02 c0       	rjmp	.+4      	; 0x197a <free+0xe2>
    1976:	fb 01       	movw	r30, r22
    1978:	bc 01       	movw	r22, r24
    197a:	db 01       	movw	r26, r22
    197c:	12 96       	adiw	r26, 0x02	; 2
    197e:	8d 91       	ld	r24, X+
    1980:	9c 91       	ld	r25, X
    1982:	13 97       	sbiw	r26, 0x03	; 3
    1984:	00 97       	sbiw	r24, 0x00	; 0
    1986:	b9 f7       	brne	.-18     	; 0x1976 <free+0xde>
    1988:	9b 01       	movw	r18, r22
    198a:	2e 5f       	subi	r18, 0xFE	; 254
    198c:	3f 4f       	sbci	r19, 0xFF	; 255
    198e:	8d 91       	ld	r24, X+
    1990:	9c 91       	ld	r25, X
    1992:	11 97       	sbiw	r26, 0x01	; 1
    1994:	82 0f       	add	r24, r18
    1996:	93 1f       	adc	r25, r19
    1998:	40 91 09 03 	lds	r20, 0x0309
    199c:	50 91 0a 03 	lds	r21, 0x030A
    19a0:	48 17       	cp	r20, r24
    19a2:	59 07       	cpc	r21, r25
    19a4:	79 f4       	brne	.+30     	; 0x19c4 <free+0x12c>
    19a6:	30 97       	sbiw	r30, 0x00	; 0
    19a8:	29 f4       	brne	.+10     	; 0x19b4 <free+0x11c>
    19aa:	10 92 0c 03 	sts	0x030C, r1
    19ae:	10 92 0b 03 	sts	0x030B, r1
    19b2:	02 c0       	rjmp	.+4      	; 0x19b8 <free+0x120>
    19b4:	13 82       	std	Z+3, r1	; 0x03
    19b6:	12 82       	std	Z+2, r1	; 0x02
    19b8:	22 50       	subi	r18, 0x02	; 2
    19ba:	30 40       	sbci	r19, 0x00	; 0
    19bc:	30 93 0a 03 	sts	0x030A, r19
    19c0:	20 93 09 03 	sts	0x0309, r18
    19c4:	df 91       	pop	r29
    19c6:	cf 91       	pop	r28
    19c8:	08 95       	ret

000019ca <_exit>:
    19ca:	ff cf       	rjmp	.-2      	; 0x19ca <_exit>
