// Seed: 3076823748
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  wire id_3;
  assign (supply1, weak0) id_3[1] = 1'b0;
endmodule
