# do BankTicketMachine_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/ibrahim/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/ibrahim/Documents/BankTicketMachine {/home/ibrahim/Documents/BankTicketMachine/BankTicketMachine.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:39 on Aug 08,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/ibrahim/Documents/BankTicketMachine" /home/ibrahim/Documents/BankTicketMachine/BankTicketMachine.v 
# -- Compiling module BankTicketMachine
# -- Compiling module fsm
# -- Compiling module seven_segment_display
# 
# Top level modules:
# 	BankTicketMachine
# End time: 15:52:40 on Aug 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
