// Seed: 1577321381
module module_0 (
    output wor id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri id_3,
    output tri0 id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    input supply1 id_8,
    output uwire id_9,
    input wor id_10
);
  wire id_12;
  wire id_13;
  id_14(
      id_8
  );
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    output wand id_2
);
  assign id_2 = id_1;
  assign id_2 = 1'b0;
  tri0 id_4, id_5;
  assign id_2 = id_0;
  wire id_6;
  assign id_5 = 1;
  wire id_7, id_8;
  tri0 id_9;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1, id_0, id_2, id_0, id_2, id_1
  );
  assign id_9 = 1;
  wire id_10, id_11, id_12;
endmodule
