digraph "sc_core::sc_in_rv&lt; W &gt;"
{
  edge [fontname="FreeSans",fontsize="10",labelfontname="FreeSans",labelfontsize="10"];
  node [fontname="FreeSans",fontsize="10",shape=record];
  rankdir="LR";
  Node0 [label="sc_core::sc_in_rv\< W \>",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black"];
  Node1 -> Node0 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="FreeSans"];
  Node1 [label="sc_core::sc_in\< sc\l_dt::sc_lv\< W \> \>",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$a01288.html"];
  Node2 -> Node1 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="FreeSans"];
  Node2 [label="sc_core::sc_port\< sc\l_signal_in_if\< sc_dt\l::sc_lv\< W \> \>, 1, SC\l_ONE_OR_MORE_BOUND \>",height=0.2,width=0.4,color="red", fillcolor="white", style="filled",URL="$a01224.html"];
}
