
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Nov 17 18:50:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dan-alencar/2025.1/Vivado/data/ip'.
INFO: [Project 1-5698] Found the below utility IPs instantiated in block design /home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 design_1_util_vector_logic_0_0
design_1_util_vector_logic_0_1
Command: read_checkpoint -auto_incremental -incremental {/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/utils_1/imports/synth_1/BinToBCD.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from /home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/utils_1/imports/synth_1/BinToBCD.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1 -bufg 16 -keep_equivalent_registers -no_lc -no_srlextract
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Vivado_Tcl 4-1809] The reference checkpoint is from an old version of Vivado; A full resynthesis flow will be run
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9987
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2121.238 ; gain = 440.742 ; free physical = 5531 ; free virtual = 11555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_BinToBCD_0_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_BinToBCD_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_BinToBCD_0_0' (0#1) [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_BinToBCD_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_DisplayController_0_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_DisplayController_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_DisplayController_0_0' (0#1) [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_DisplayController_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (0#1) [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_controller_controller_0_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_controller_controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_controller_controller_0_0' (0#1) [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_controller_controller_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_failure_holder_0_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_failure_holder_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_failure_holder_0_0' (0#1) [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_failure_holder_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_modern_sensible_0_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_modern_sensible_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_modern_sensible_0_0' (0#1) [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_modern_sensible_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_not_series_0_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_not_series_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_not_series_0_0' (0#1) [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_not_series_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_sensor_stream_0_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_sensor_stream_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sensor_stream_0_0' (0#1) [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_sensor_stream_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_temp_catcher_0_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_temp_catcher_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_temp_catcher_0_0' (0#1) [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_temp_catcher_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_uart_tx_0_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_uart_tx_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_uart_tx_0_0' (0#1) [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_uart_tx_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'tx_busy' of module 'design_1_uart_tx_0_0' is unconnected for instance 'uart_tx_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:176]
WARNING: [Synth 8-7023] instance 'uart_tx_0' of module 'design_1_uart_tx_0_0' has 6 connections declared, but only 5 given [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:176]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_0' (0#1) [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_1' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_1' (0#1) [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xadc_wiz_0_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_xadc_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xadc_wiz_0_0' (0#1) [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/.Xil/Vivado-9774-dan-alencar/realtime/design_1_xadc_wiz_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'busy_out' of module 'design_1_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:188]
WARNING: [Synth 8-7071] port 'channel_out' of module 'design_1_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:188]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'design_1_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:188]
WARNING: [Synth 8-7071] port 'eos_out' of module 'design_1_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:188]
WARNING: [Synth 8-7071] port 'vccaux_alarm_out' of module 'design_1_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:188]
WARNING: [Synth 8-7071] port 'vccint_alarm_out' of module 'design_1_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:188]
WARNING: [Synth 8-7071] port 'user_temp_alarm_out' of module 'design_1_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:188]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'design_1_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:188]
WARNING: [Synth 8-7023] instance 'xadc_wiz_0' of module 'design_1_xadc_wiz_0_0' has 18 connections declared, but only 10 given [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:188]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2196.176 ; gain = 515.680 ; free physical = 5425 ; free virtual = 11447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2213.988 ; gain = 533.492 ; free physical = 5425 ; free virtual = 11447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2213.988 ; gain = 533.492 ; free physical = 5425 ; free virtual = 11447
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2213.988 ; gain = 0.000 ; free physical = 5425 ; free virtual = 11447
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_BinToBCD_0_0/design_1_BinToBCD_0_0/design_1_BinToBCD_0_0_in_context.xdc] for cell 'design_1_i/BinToBCD_0'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_BinToBCD_0_0/design_1_BinToBCD_0_0/design_1_BinToBCD_0_0_in_context.xdc] for cell 'design_1_i/BinToBCD_0'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_DisplayController_0_0/design_1_DisplayController_0_0/design_1_DisplayController_0_0_in_context.xdc] for cell 'design_1_i/DisplayController_0'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_DisplayController_0_0/design_1_DisplayController_0_0/design_1_DisplayController_0_0_in_context.xdc] for cell 'design_1_i/DisplayController_0'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_temp_catcher_0_0/design_1_temp_catcher_0_0/design_1_temp_catcher_0_0_in_context.xdc] for cell 'design_1_i/temp_catcher_0'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_temp_catcher_0_0/design_1_temp_catcher_0_0/design_1_temp_catcher_0_0_in_context.xdc] for cell 'design_1_i/temp_catcher_0'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_modern_sensible_0_0/design_1_modern_sensible_0_0/design_1_modern_sensible_0_0_in_context.xdc] for cell 'design_1_i/modern_sensible_0'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_modern_sensible_0_0/design_1_modern_sensible_0_0/design_1_modern_sensible_0_0_in_context.xdc] for cell 'design_1_i/modern_sensible_0'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_not_series_0_0/design_1_not_series_0_0/design_1_not_series_0_0_in_context.xdc] for cell 'design_1_i/not_series_0'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_not_series_0_0/design_1_not_series_0_0/design_1_not_series_0_0_in_context.xdc] for cell 'design_1_i/not_series_0'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_sensor_stream_0_0/design_1_sensor_stream_0_0/design_1_sensor_stream_0_0_in_context.xdc] for cell 'design_1_i/sensor_stream_0'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_sensor_stream_0_0/design_1_sensor_stream_0_0/design_1_sensor_stream_0_0_in_context.xdc] for cell 'design_1_i/sensor_stream_0'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_uart_tx_0_0/design_1_uart_tx_0_0/design_1_uart_tx_0_0_in_context.xdc] for cell 'design_1_i/uart_tx_0'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_uart_tx_0_0/design_1_uart_tx_0_0/design_1_uart_tx_0_0_in_context.xdc] for cell 'design_1_i/uart_tx_0'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_controller_controller_0_0/design_1_controller_controller_0_0/design_1_controller_controller_0_0_in_context.xdc] for cell 'design_1_i/controller_controller_0'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_controller_controller_0_0/design_1_controller_controller_0_0/design_1_controller_controller_0_0_in_context.xdc] for cell 'design_1_i/controller_controller_0'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_1'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_1'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_failure_holder_0_0/design_1_failure_holder_0_0/design_1_failure_holder_0_0_in_context.xdc] for cell 'design_1_i/failure_holder_0'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_failure_holder_0_0/design_1_failure_holder_0_0/design_1_failure_holder_0_0_in_context.xdc] for cell 'design_1_i/failure_holder_0'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'button'. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'UARTsend'. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'direction'. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'shift'. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:24]
WARNING: [Constraints 18-619] A clock with name 'CLK100MHZ' already exists, overwriting the previous clock with the same name. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'failure'. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:59]
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2262.914 ; gain = 0.000 ; free physical = 5441 ; free virtual = 11455
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

lscpu: bad usage
Try 'lscpu --help' for more information.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2262.949 ; gain = 0.000 ; free physical = 5441 ; free virtual = 11455
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2262.949 ; gain = 582.453 ; free physical = 5496 ; free virtual = 11510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2270.918 ; gain = 590.422 ; free physical = 5496 ; free virtual = 11510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2270.918 ; gain = 590.422 ; free physical = 5496 ; free virtual = 11510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2270.918 ; gain = 590.422 ; free physical = 5496 ; free virtual = 11511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2270.918 ; gain = 590.422 ; free physical = 5507 ; free virtual = 11524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'CLK100MHZ'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2361.918 ; gain = 681.422 ; free physical = 5423 ; free virtual = 11442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2361.918 ; gain = 681.422 ; free physical = 5423 ; free virtual = 11442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2370.934 ; gain = 690.438 ; free physical = 5415 ; free virtual = 11434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2546.746 ; gain = 866.250 ; free physical = 5291 ; free virtual = 11310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2546.746 ; gain = 866.250 ; free physical = 5291 ; free virtual = 11310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2546.746 ; gain = 866.250 ; free physical = 5291 ; free virtual = 11310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2546.746 ; gain = 866.250 ; free physical = 5291 ; free virtual = 11310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2546.746 ; gain = 866.250 ; free physical = 5291 ; free virtual = 11310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2546.746 ; gain = 866.250 ; free physical = 5291 ; free virtual = 11310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_BinToBCD_0_0              |         1|
|2     |design_1_DisplayController_0_0     |         1|
|3     |design_1_clk_wiz_0_0               |         1|
|4     |design_1_controller_controller_0_0 |         1|
|5     |design_1_failure_holder_0_0        |         1|
|6     |design_1_modern_sensible_0_0       |         1|
|7     |design_1_not_series_0_0            |         1|
|8     |design_1_sensor_stream_0_0         |         1|
|9     |design_1_temp_catcher_0_0          |         1|
|10    |design_1_uart_tx_0_0               |         1|
|11    |design_1_util_vector_logic_0_0     |         1|
|12    |design_1_util_vector_logic_0_1     |         1|
|13    |design_1_xadc_wiz_0_0              |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_BinToBCD_0              |     1|
|2     |design_1_DisplayController_0     |     1|
|3     |design_1_clk_wiz_0               |     1|
|4     |design_1_controller_controller_0 |     1|
|5     |design_1_failure_holder_0        |     1|
|6     |design_1_modern_sensible_0       |     1|
|7     |design_1_not_series_0            |     1|
|8     |design_1_sensor_stream_0         |     1|
|9     |design_1_temp_catcher_0          |     1|
|10    |design_1_uart_tx_0               |     1|
|11    |design_1_util_vector_logic_0     |     2|
|13    |design_1_xadc_wiz_0              |     1|
|14    |IBUF                             |     2|
|15    |OBUF                             |    17|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2546.746 ; gain = 866.250 ; free physical = 5291 ; free virtual = 11310
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2546.746 ; gain = 817.289 ; free physical = 5295 ; free virtual = 11314
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2546.754 ; gain = 866.250 ; free physical = 5295 ; free virtual = 11314
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2546.754 ; gain = 0.000 ; free physical = 5295 ; free virtual = 11314
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2546.754 ; gain = 0.000 ; free physical = 5466 ; free virtual = 11485
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

lscpu: bad usage
Try 'lscpu --help' for more information.
Synth Design complete | Checksum: ba093595
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2570.758 ; gain = 0.000 ; free physical = 5466 ; free virtual = 11485
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 17 18:50:49 2025...
