QuestaSim qverilog 10.2a Compiler 2013.03 Mar 15 2013
qverilog -f 3-1_run.f -novopt 
-- Compiling module mixed_rtl_and_gate_adder
-- Compiling module test
-- Compiling module top

Top level modules:
	top
+ C:\questa_sim_10.2a\win32/vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -novopt
# vsim -appendlog -do {run -all; quit -f} -l qverilog.log -lib work -c -novopt top 
# //  Questa Sim
# //  Version 10.2a win32 Mar 15 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.top
# Loading work.test
# Loading work.mixed_rtl_and_gate_adder
# run -all 
#  
# port a type is wire
# port b type is wire
# port ci type is wire
# port sum type is wire
# port co type is reg
#  
# internal n1 type is wire
# internal n2 type is wire
# internal n3 type is wire
#  
# At    0.00 ns: 	 a=0  b=0  ci=0  sum=0  co=0
# At   10.00 ns: 	 a=1  b=0  ci=0  sum=1  co=0
# At   20.00 ns: 	 a=1  b=1  ci=0  sum=0  co=1
# At   30.00 ns: 	 a=1  b=1  ci=1  sum=1  co=1
# ** Note: $finish    : 3-1_testbench.sv(39)
#    Time: 40 ns  Iteration: 0  Instance: /top/test
