// Seed: 2915005252
module module_0 (
    input uwire id_0,
    output tri id_1,
    input tri id_2,
    output uwire id_3,
    output wire id_4,
    output supply1 id_5
    , id_9,
    output supply1 id_6,
    output supply0 id_7
);
  assign id_4 = 1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input uwire id_2,
    output tri id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri0 id_6
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1
  );
  assign id_6 = id_4;
endmodule
