

================================================================
== Vitis HLS Report for 'firI1'
================================================================
* Date:           Mon Nov  6 21:11:42 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_firI1_Pipeline_TDL_fu_237  |firI1_Pipeline_TDL  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    561|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1454|   1978|    -|
|Memory           |        0|    -|    1024|     16|    0|
|Multiplexer      |        -|    -|       -|   1627|    -|
|Register         |        -|    -|    1093|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    3571|   4182|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       3|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |grp_firI1_Pipeline_TDL_fu_237  |firI1_Pipeline_TDL  |        0|   0|  1454|  1978|    0|
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |Total                          |                    |        0|   0|  1454|  1978|    0|
    +-------------------------------+--------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |              Memory             |                       Module                       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p_ZZ5firI1PffE9shift_reg_14_U    |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    |p_ZZ5firI1PffE9shift_reg_13_U    |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    |p_ZZ5firI1PffE9shift_reg_12_U    |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    |p_ZZ5firI1PffE9shift_reg_11_U    |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    |p_ZZ5firI1PffE9shift_reg_10_U    |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    |firI1_float_float_shift_reg_9_U  |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    |firI1_float_float_shift_reg_8_U  |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    |firI1_float_float_shift_reg_7_U  |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    |firI1_float_float_shift_reg_6_U  |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    |firI1_float_float_shift_reg_5_U  |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    |firI1_float_float_shift_reg_4_U  |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    |firI1_float_float_shift_reg_3_U  |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    |firI1_float_float_shift_reg_2_U  |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    |firI1_float_float_shift_reg_1_U  |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    |firI1_float_float_shift_reg_U    |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    |p_ZZ5firI1PffE9shift_reg_15_U    |firI1_p_ZZ5firI1PffE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   1|    0|     2|   32|     1|           64|
    +---------------------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                            |                                                    |        0|1024|  16|    0|    32|  512|    16|         1024|
    +---------------------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |xor_ln49_10_fu_448_p2  |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_11_fu_462_p2  |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_12_fu_476_p2  |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_13_fu_490_p2  |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_14_fu_504_p2  |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_15_fu_518_p2  |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_16_fu_532_p2  |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_1_fu_322_p2   |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_2_fu_336_p2   |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_3_fu_350_p2   |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_4_fu_364_p2   |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_5_fu_378_p2   |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_6_fu_392_p2   |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_7_fu_406_p2   |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_8_fu_420_p2   |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_9_fu_434_p2   |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_fu_308_p2     |       xor|   0|  0|  33|          32|          33|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 561|         544|         561|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  880|        165|    1|        165|
    |ap_return                               |    9|          2|   32|         64|
    |firI1_float_float_shift_reg_1_address0  |   20|          4|    1|          4|
    |firI1_float_float_shift_reg_1_ce0       |   14|          3|    1|          3|
    |firI1_float_float_shift_reg_2_address0  |   20|          4|    1|          4|
    |firI1_float_float_shift_reg_2_ce0       |   14|          3|    1|          3|
    |firI1_float_float_shift_reg_3_address0  |   20|          4|    1|          4|
    |firI1_float_float_shift_reg_3_ce0       |   14|          3|    1|          3|
    |firI1_float_float_shift_reg_4_address0  |   20|          4|    1|          4|
    |firI1_float_float_shift_reg_4_ce0       |   14|          3|    1|          3|
    |firI1_float_float_shift_reg_5_address0  |   20|          4|    1|          4|
    |firI1_float_float_shift_reg_5_ce0       |   14|          3|    1|          3|
    |firI1_float_float_shift_reg_6_address0  |   20|          4|    1|          4|
    |firI1_float_float_shift_reg_6_ce0       |   14|          3|    1|          3|
    |firI1_float_float_shift_reg_7_address0  |   20|          4|    1|          4|
    |firI1_float_float_shift_reg_7_ce0       |   14|          3|    1|          3|
    |firI1_float_float_shift_reg_8_address0  |   20|          4|    1|          4|
    |firI1_float_float_shift_reg_8_ce0       |   14|          3|    1|          3|
    |firI1_float_float_shift_reg_9_address0  |   20|          4|    1|          4|
    |firI1_float_float_shift_reg_9_ce0       |   14|          3|    1|          3|
    |firI1_float_float_shift_reg_address0    |   14|          3|    1|          3|
    |firI1_float_float_shift_reg_address1    |   14|          3|    1|          3|
    |firI1_float_float_shift_reg_ce0         |   14|          3|    1|          3|
    |firI1_float_float_shift_reg_ce1         |   14|          3|    1|          3|
    |firI1_float_float_shift_reg_d1          |   14|          3|   32|         96|
    |firI1_float_float_shift_reg_we1         |   14|          3|    1|          3|
    |grp_fu_273_p0                           |   14|          3|   32|         96|
    |grp_fu_273_p1                           |  130|         29|   32|        928|
    |p_ZZ5firI1PffE9shift_reg_10_address0    |   20|          4|    1|          4|
    |p_ZZ5firI1PffE9shift_reg_10_ce0         |   14|          3|    1|          3|
    |p_ZZ5firI1PffE9shift_reg_11_address0    |   20|          4|    1|          4|
    |p_ZZ5firI1PffE9shift_reg_11_ce0         |   14|          3|    1|          3|
    |p_ZZ5firI1PffE9shift_reg_12_address0    |   20|          4|    1|          4|
    |p_ZZ5firI1PffE9shift_reg_12_ce0         |   14|          3|    1|          3|
    |p_ZZ5firI1PffE9shift_reg_13_address0    |   20|          4|    1|          4|
    |p_ZZ5firI1PffE9shift_reg_13_ce0         |   14|          3|    1|          3|
    |p_ZZ5firI1PffE9shift_reg_14_address0    |   20|          4|    1|          4|
    |p_ZZ5firI1PffE9shift_reg_14_ce0         |   14|          3|    1|          3|
    |p_ZZ5firI1PffE9shift_reg_15_address0    |   20|          4|    1|          4|
    |p_ZZ5firI1PffE9shift_reg_15_ce0         |   14|          3|    1|          3|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   | 1627|        322|  164|       1469|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+-----+----+-----+-----------+
    |                         Name                        |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                            |  164|   0|  164|          0|
    |ap_return_preg                                       |   32|   0|   32|          0|
    |firI1_float_float_shift_reg_2_load_1_reg_727         |   32|   0|   32|          0|
    |firI1_float_float_shift_reg_3_load_reg_607           |   32|   0|   32|          0|
    |firI1_float_float_shift_reg_4_load_reg_602           |   32|   0|   32|          0|
    |firI1_float_float_shift_reg_5_load_reg_597           |   32|   0|   32|          0|
    |firI1_mulfloat_float_shift_reg_loa_double_1_reg_652  |   32|   0|   32|          0|
    |grp_firI1_Pipeline_TDL_fu_237_ap_start_reg           |    1|   0|    1|          0|
    |p_ZZ5firI1PffE9shift_reg_10_load_reg_572             |   32|   0|   32|          0|
    |reg_279                                              |   32|   0|   32|          0|
    |reg_284                                              |   32|   0|   32|          0|
    |reg_289                                              |   32|   0|   32|          0|
    |reg_294                                              |   32|   0|   32|          0|
    |reg_299                                              |   32|   0|   32|          0|
    |xor_ln49_10_reg_667                                  |   32|   0|   32|          0|
    |xor_ln49_11_reg_677                                  |   32|   0|   32|          0|
    |xor_ln49_12_reg_687                                  |   32|   0|   32|          0|
    |xor_ln49_13_reg_697                                  |   32|   0|   32|          0|
    |xor_ln49_14_reg_707                                  |   32|   0|   32|          0|
    |xor_ln49_15_reg_717                                  |   32|   0|   32|          0|
    |xor_ln49_16_reg_732                                  |   32|   0|   32|          0|
    |xor_ln49_1_reg_552                                   |   32|   0|   32|          0|
    |xor_ln49_2_reg_562                                   |   32|   0|   32|          0|
    |xor_ln49_3_reg_577                                   |   32|   0|   32|          0|
    |xor_ln49_4_reg_587                                   |   32|   0|   32|          0|
    |xor_ln49_5_reg_612                                   |   32|   0|   32|          0|
    |xor_ln49_6_reg_622                                   |   32|   0|   32|          0|
    |xor_ln49_7_reg_632                                   |   32|   0|   32|          0|
    |xor_ln49_8_reg_642                                   |   32|   0|   32|          0|
    |xor_ln49_9_reg_657                                   |   32|   0|   32|          0|
    |xor_ln49_reg_542                                     |   32|   0|   32|          0|
    +-----------------------------------------------------+-----+----+-----+-----------+
    |Total                                                | 1093|   0| 1093|          0|
    +-----------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         firI1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         firI1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         firI1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         firI1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         firI1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         firI1|  return value|
|ap_return            |  out|   32|  ap_ctrl_hs|         firI1|  return value|
|grp_fu_342_p_din0    |  out|   32|  ap_ctrl_hs|         firI1|  return value|
|grp_fu_342_p_din1    |  out|   32|  ap_ctrl_hs|         firI1|  return value|
|grp_fu_342_p_opcode  |  out|    2|  ap_ctrl_hs|         firI1|  return value|
|grp_fu_342_p_dout0   |   in|   32|  ap_ctrl_hs|         firI1|  return value|
|grp_fu_342_p_ce      |  out|    1|  ap_ctrl_hs|         firI1|  return value|
|x                    |   in|   32|     ap_none|             x|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

