use anyhow::Result;
use std::io::prelude::*;
use std::fs::File;
use std::fs::OpenOptions;
use std::os::unix::io::AsRawFd;
use std::fmt;
use std::ptr;
use async_io::Async;

use crate::DmaBuffer;
use crate::dmb::dmb;

const MM2S_DMACR:  isize = 0x0  / 4;
const MM2S_DMASR:  isize = 0x4  / 4;
const MM2S_SA:     isize = 0x18 / 4;
const MM2S_SA_MSB: isize = 0x1C / 4;
const MM2S_LENGTH: isize = 0x28 / 4;
const S2MM_DMACR:  isize = 0x30 / 4;
const S2MM_DMASR:  isize = 0x34 / 4;
const S2MM_DA:     isize = 0x48 / 4;
const S2MM_DA_MSB: isize = 0x4C / 4;
const S2MM_LENGTH: isize = 0x58 / 4;


pub struct AxiDmaAsync {
    dev: String,
    dev_fd: Async<File>,
    base: *mut u32,
    size: usize,
}

impl fmt::Debug for AxiDmaAsync {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        writeln!(f, "AxiDmaAsync ({})", &self.dev)?;
        writeln!(f, "  file: {:?}", &self.dev_fd)?;
        writeln!(f, "  base: {:?}", &self.base)?;
        write!(f,   "  size: {:#x?}", &self.size)
    }
}

impl AxiDmaAsync {
    pub fn new(uio: &str) -> Result<AxiDmaAsync> {

        let dev_fd = OpenOptions::new().read(true).write(true).open(format!("/dev/{}", uio))?;

        let mut size_f = File::open(format!("/sys/class/uio/{}/maps/map0/size", uio))?;
        let mut buf = String::new();
        size_f.read_to_string(&mut buf)?;
        let buf = buf.trim().trim_start_matches("0x");
        let size = usize::from_str_radix(buf, 16)?;

        let dev;
        unsafe {
            dev = libc::mmap(0 as *mut libc::c_void, size, libc::PROT_READ|libc::PROT_WRITE, libc::MAP_SHARED, dev_fd.as_raw_fd(), 0);
            if dev == libc::MAP_FAILED {
                anyhow::bail!("mapping dma buffer into virtual memory failed");
            }
        }

        Ok(AxiDmaAsync {
            dev: uio.to_string(),
            dev_fd: Async::new(dev_fd)?,
            base: dev as *mut u32,
            size,
        })
    }

    pub async fn start_h2d(&mut self, buff: &DmaBuffer, bytes: usize) -> Result<()> {
        debug_assert!(buff.size() >= bytes);
        unsafe {
            // Ensure that the DDR buffer has been written to
            dmb();

            // clear irqs in dma
            ptr::write_volatile(self.base.offset(MM2S_DMASR), 0x7000);

            // enable irqs for uio driver
            self.dev_fd.write_with_mut(|s| s.write(&[1u8, 0, 0, 0])).await?;

            // Configure AXIDMA - MM2S (PS -> PL)
            ptr::write_volatile(self.base.offset(MM2S_DMACR), 0x7001);
            ptr::write_volatile(self.base.offset(MM2S_SA), (buff.phys_addr() & 0xffff_ffff) as u32);
            ptr::write_volatile(self.base.offset(MM2S_SA_MSB), (buff.phys_addr() >> 32) as u32);
            ptr::write_volatile(self.base.offset(MM2S_LENGTH), bytes as u32);
        }
        Ok(())
    }

    pub async fn start_d2h(&mut self, buff: &DmaBuffer, bytes: usize) -> Result<()> {
        debug_assert!(buff.size() >= bytes);
        unsafe {
            // clear irqs in dma
            ptr::write_volatile(self.base.offset(S2MM_DMASR), 0x7000);

            // enable irqs for uio driver
            self.dev_fd.write_with_mut(|s| s.write(&[1u8, 0, 0, 0])).await?;

            // Configure AXIDMA - S2MM (PL -> PS)
            ptr::write_volatile(self.base.offset(S2MM_DMACR), 0x7001);
            ptr::write_volatile(self.base.offset(S2MM_DA), (buff.phys_addr() & 0xffff_ffff) as u32);
            ptr::write_volatile(self.base.offset(S2MM_DA_MSB), (buff.phys_addr() >> 32) as u32);
            ptr::write_volatile(self.base.offset(S2MM_LENGTH), bytes as u32);
        }
        Ok(())
    }

    pub fn reset(&mut self) {
        unsafe {
            // reset controller
            ptr::write_volatile(self.base.offset(MM2S_DMACR), 0x0004);
            loop {
                if ptr::read_volatile(self.base.offset(MM2S_DMACR)) & 0x0004 == 0 {
                    break;
                }
            }
            // reset controller
            ptr::write_volatile(self.base.offset(S2MM_DMACR), 0x0004);
            loop {
                if ptr::read_volatile(self.base.offset(S2MM_DMACR)) & 0x0004 == 0 {
                    break;
                }
            }

            // clear irqs
            ptr::write_volatile(self.base.offset(S2MM_DMASR), 0x7000);
            ptr::write_volatile(self.base.offset(MM2S_DMASR), 0x7000);
        }
    }

    pub fn status_h2d(&self) {
        let mut c;
        unsafe {
            c = ptr::read_volatile(self.base.offset(MM2S_DMACR));
        }
        print!("h2d control: ");
        if c & 1 != 0 {
            print!("running, ");
        } else {
            print!("stopped, ");
        }
        if c & 4 != 0 {
            print!("resetting, ");
        }
        if c & 1<<12 != 0 {
            print!("ioc_irq_en, ");
        }
        if c & 1<<13 != 0 {
            print!("dly_irq_en, ");
        }
        if c & 1<<14 != 0 {
            print!("err_irq_en, ");
        }
        println!("");
        unsafe {
            c = ptr::read_volatile(self.base.offset(MM2S_DMASR));
        }
        print!("h2d status: ");
        if c & 1 != 0 {
            print!("halted, ");
        } else {
            print!("stopped, ");
        }
        if c & 2 != 0 {
            print!("idle, ");
        } else {
            print!("busy, ");
        }
        if c & 8 != 0 {
            print!("scatter gather, ");
        } else {
            print!("register mode, ");
        }
        if c & 1<<4 != 0 {
            print!("internal error, ");
        }
        if c & 1<<5 != 0 {
            print!("slave error, ");
        }
        if c & 1<<6 != 0 {
            print!("decode error, ");
        }
        if c & 1<<8 != 0 {
            print!("sg internal error, ");
        }
        if c & 1<<9 != 0 {
            print!("sg slave error, ");
        }
        if c & 1<<10 != 0 {
            print!("sg dec error, ");
        }
        if c & 1<<12 != 0 {
            print!("ioc_irq, ");
        }
        if c & 1<<13 != 0 {
            print!("dly_irq, ");
        }
        if c & 1<<14 != 0 {
            print!("err_irq, ");
        }
        println!("");
    }

    pub fn status_d2h(&self) {
        let mut c;
        unsafe {
            c = ptr::read_volatile(self.base.offset(S2MM_DMACR));
        }
        print!("d2h control: ");
        if c & 1 != 0 {
            print!("running, ");
        } else {
            print!("stopped, ");
        }
        if c & 4 != 0 {
            print!("resetting, ");
        }
        if c & 1<<12 != 0 {
            print!("ioc_irq_en, ");
        }
        if c & 1<<13 != 0 {
            print!("dly_irq_en, ");
        }
        if c & 1<<14 != 0 {
            print!("err_irq_en, ");
        }
        println!("");
        unsafe {
            c = ptr::read_volatile(self.base.offset(S2MM_DMASR));
        }
        print!("d2h status: ");
        if c & 1 != 0 {
            print!("halted, ");
        } else {
            print!("stopped, ");
        }
        if c & 2 != 0 {
            print!("idle, ");
        } else {
            print!("busy, ");
        }
        if c & 8 != 0 {
            print!("scatter gather, ");
        } else {
            print!("register mode, ");
        }
        if c & 1<<4 != 0 {
            print!("internal error, ");
        }
        if c & 1<<5 != 0 {
            print!("slave error, ");
        }
        if c & 1<<6 != 0 {
            print!("decode error, ");
        }
        if c & 1<<8 != 0 {
            print!("sg internal error, ");
        }
        if c & 1<<9 != 0 {
            print!("sg slave error, ");
        }
        if c & 1<<10 != 0 {
            print!("sg dec error, ");
        }
        if c & 1<<12 != 0 {
            print!("ioc_irq, ");
        }
        if c & 1<<13 != 0 {
            print!("dly_irq, ");
        }
        if c & 1<<14 != 0 {
            print!("err_irq, ");
        }
        println!("");
    }

    pub async fn wait_d2h(&mut self) -> Result<()> {
        let mut buf = [0u8; 4];
        self.dev_fd.read_with_mut(|s| s.read(&mut buf)).await?;
        Ok(())
    }

    pub async fn wait_h2d(&mut self) -> Result<()> {
        let mut buf = [0u8; 4];
        self.dev_fd.read_with_mut(|s| s.read(&mut buf)).await?;
        Ok(())
    }
}

impl Drop for AxiDmaAsync {
    fn drop(&mut self) {
        unsafe {
            libc::munmap(self.base as *mut libc::c_void, self.size);
        }
    }
}

unsafe impl Send for AxiDmaAsync {}
