library ieee;
use ieee.std_logic_1164.all;
entity muxx is
port ( a: in std_logic_vector(3 downto 0);
       s: in std_logic_vector(1 downto 0);
       o: out std_logic
);
end muxx;

architecture mux of muxx is
begin
process(a,s)
begin
if (s<="00") then
o<=a(0)
elsif (s<="01") then
o<=a(1)
elsif (s<="10") then
o<=a(2)
else 
o<=a(3)
end if;
end process;
end mux;

