// Seed: 3263863182
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_6 = 1;
  wire [-1 : -1] id_7;
endmodule
module module_1 #(
    parameter id_24 = 32'd74,
    parameter id_27 = 32'd55,
    parameter id_5  = 32'd41
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26,
    _id_27
);
  inout wire _id_27;
  output wire id_26;
  output wire id_25;
  inout wire _id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_23,
      id_20,
      id_18,
      id_6,
      id_6
  );
  inout logic [7:0] id_7;
  inout wire id_6;
  input wire _id_5;
  inout logic [7:0] id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  assign id_4[-1 : id_27] = -1'h0;
  logic id_28;
  logic id_29;
  ;
  wire id_30;
  assign id_25 = id_3[id_24 : id_5];
  parameter id_31 = 1;
  assign id_7[-1] = -1 ? 1 : id_28;
endmodule
