#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Apr 17 13:50:53 2015
# Process ID: 3536
# Log file: C:/Users/Juan Carlos/Documents/Boston University/Spring 2015/Advanced Digital Design with Verilog and FPGA EC551/Project/Kaboom_with_title_4_17_2015/planAhead_run_2/planAhead.log
# Journal file: C:/Users/Juan Carlos/Documents/Boston University/Spring 2015/Advanced Digital Design with Verilog and FPGA EC551/Project/Kaboom_with_title_4_17_2015/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/Juan Carlos/Documents/Boston University/Spring 2015/Advanced Digital Design with Verilog and FPGA EC551/Project/Kaboom_with_title_4_17_2015/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
