
atstart_interrupt_0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000744  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000000  20000000  20000000  00010744  2**0
                  CONTENTS
  2 .bss          00000028  20000000  20000000  00020000  2**2
                  ALLOC
  3 .stack        00002000  20000028  20000028  00020000  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010744  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0001076c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000a6f7  00000000  00000000  000107c5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000014e2  00000000  00000000  0001aebc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000010aa  00000000  00000000  0001c39e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000001e0  00000000  00000000  0001d448  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000130  00000000  00000000  0001d628  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00014d3c  00000000  00000000  0001d758  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00006b33  00000000  00000000  00032494  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0007abe0  00000000  00000000  00038fc7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000340  00000000  00000000  000b3ba8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
   0:	28 20 00 20 25 01 00 00 21 01 00 00 21 01 00 00     ( . %...!...!...
	...
  2c:	21 01 00 00 00 00 00 00 00 00 00 00 21 01 00 00     !...........!...
  3c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  4c:	21 01 00 00 ed 04 00 00 21 01 00 00 21 01 00 00     !.......!...!...
  5c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  6c:	21 01 00 00 21 01 00 00 00 00 00 00 00 00 00 00     !...!...........
  7c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  8c:	21 01 00 00 21 01 00 00 00 00 00 00 00 00 00 00     !...!...........
  9c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  ac:	21 01 00 00 00 00 00 00                             !.......

000000b4 <__do_global_dtors_aux>:
  b4:	b510      	push	{r4, lr}
  b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
  b8:	7823      	ldrb	r3, [r4, #0]
  ba:	2b00      	cmp	r3, #0
  bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
  be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
  c0:	2b00      	cmp	r3, #0
  c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
  c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
  c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
  c8:	bf00      	nop
  ca:	2301      	movs	r3, #1
  cc:	7023      	strb	r3, [r4, #0]
  ce:	bd10      	pop	{r4, pc}
  d0:	20000000 	.word	0x20000000
  d4:	00000000 	.word	0x00000000
  d8:	00000744 	.word	0x00000744

000000dc <frame_dummy>:
  dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
  de:	b510      	push	{r4, lr}
  e0:	2b00      	cmp	r3, #0
  e2:	d003      	beq.n	ec <frame_dummy+0x10>
  e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
  e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
  e8:	e000      	b.n	ec <frame_dummy+0x10>
  ea:	bf00      	nop
  ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
  ee:	6803      	ldr	r3, [r0, #0]
  f0:	2b00      	cmp	r3, #0
  f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
  f4:	bd10      	pop	{r4, pc}
  f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
  f8:	2b00      	cmp	r3, #0
  fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
  fc:	4798      	blx	r3
  fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
 100:	00000000 	.word	0x00000000
 104:	20000004 	.word	0x20000004
 108:	00000744 	.word	0x00000744
 10c:	00000744 	.word	0x00000744
 110:	00000000 	.word	0x00000000

00000114 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
 114:	b510      	push	{r4, lr}
	system_init();
 116:	4b01      	ldr	r3, [pc, #4]	; (11c <atmel_start_init+0x8>)
 118:	4798      	blx	r3
}
 11a:	bd10      	pop	{r4, pc}
 11c:	00000245 	.word	0x00000245

00000120 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 120:	e7fe      	b.n	120 <Dummy_Handler>
	...

00000124 <Reset_Handler>:
{
 124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
 126:	4a23      	ldr	r2, [pc, #140]	; (1b4 <Reset_Handler+0x90>)
 128:	4b23      	ldr	r3, [pc, #140]	; (1b8 <Reset_Handler+0x94>)
 12a:	429a      	cmp	r2, r3
 12c:	d009      	beq.n	142 <Reset_Handler+0x1e>
 12e:	4b22      	ldr	r3, [pc, #136]	; (1b8 <Reset_Handler+0x94>)
 130:	4a20      	ldr	r2, [pc, #128]	; (1b4 <Reset_Handler+0x90>)
 132:	e003      	b.n	13c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
 134:	6811      	ldr	r1, [r2, #0]
 136:	6019      	str	r1, [r3, #0]
 138:	3304      	adds	r3, #4
 13a:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
 13c:	491f      	ldr	r1, [pc, #124]	; (1bc <Reset_Handler+0x98>)
 13e:	428b      	cmp	r3, r1
 140:	d3f8      	bcc.n	134 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
 142:	4b1f      	ldr	r3, [pc, #124]	; (1c0 <Reset_Handler+0x9c>)
 144:	e002      	b.n	14c <Reset_Handler+0x28>
                *pDest++ = 0;
 146:	2200      	movs	r2, #0
 148:	601a      	str	r2, [r3, #0]
 14a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
 14c:	4a1d      	ldr	r2, [pc, #116]	; (1c4 <Reset_Handler+0xa0>)
 14e:	4293      	cmp	r3, r2
 150:	d3f9      	bcc.n	146 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 152:	4a1d      	ldr	r2, [pc, #116]	; (1c8 <Reset_Handler+0xa4>)
 154:	21ff      	movs	r1, #255	; 0xff
 156:	4b1d      	ldr	r3, [pc, #116]	; (1cc <Reset_Handler+0xa8>)
 158:	438b      	bics	r3, r1
 15a:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 15c:	39fd      	subs	r1, #253	; 0xfd
 15e:	2390      	movs	r3, #144	; 0x90
 160:	005b      	lsls	r3, r3, #1
 162:	4a1b      	ldr	r2, [pc, #108]	; (1d0 <Reset_Handler+0xac>)
 164:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
 166:	4a1b      	ldr	r2, [pc, #108]	; (1d4 <Reset_Handler+0xb0>)
 168:	78d3      	ldrb	r3, [r2, #3]
 16a:	2503      	movs	r5, #3
 16c:	43ab      	bics	r3, r5
 16e:	2402      	movs	r4, #2
 170:	4323      	orrs	r3, r4
 172:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
 174:	78d3      	ldrb	r3, [r2, #3]
 176:	270c      	movs	r7, #12
 178:	43bb      	bics	r3, r7
 17a:	2608      	movs	r6, #8
 17c:	4333      	orrs	r3, r6
 17e:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
 180:	4b15      	ldr	r3, [pc, #84]	; (1d8 <Reset_Handler+0xb4>)
 182:	7b98      	ldrb	r0, [r3, #14]
 184:	2230      	movs	r2, #48	; 0x30
 186:	4390      	bics	r0, r2
 188:	2220      	movs	r2, #32
 18a:	4310      	orrs	r0, r2
 18c:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
 18e:	7b99      	ldrb	r1, [r3, #14]
 190:	43b9      	bics	r1, r7
 192:	4331      	orrs	r1, r6
 194:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
 196:	7b9a      	ldrb	r2, [r3, #14]
 198:	43aa      	bics	r2, r5
 19a:	4322      	orrs	r2, r4
 19c:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
 19e:	4a0f      	ldr	r2, [pc, #60]	; (1dc <Reset_Handler+0xb8>)
 1a0:	6851      	ldr	r1, [r2, #4]
 1a2:	2380      	movs	r3, #128	; 0x80
 1a4:	430b      	orrs	r3, r1
 1a6:	6053      	str	r3, [r2, #4]
        __libc_init_array();
 1a8:	4b0d      	ldr	r3, [pc, #52]	; (1e0 <Reset_Handler+0xbc>)
 1aa:	4798      	blx	r3
        main();
 1ac:	4b0d      	ldr	r3, [pc, #52]	; (1e4 <Reset_Handler+0xc0>)
 1ae:	4798      	blx	r3
 1b0:	e7fe      	b.n	1b0 <Reset_Handler+0x8c>
 1b2:	46c0      	nop			; (mov r8, r8)
 1b4:	00000744 	.word	0x00000744
 1b8:	20000000 	.word	0x20000000
 1bc:	20000000 	.word	0x20000000
 1c0:	20000000 	.word	0x20000000
 1c4:	20000028 	.word	0x20000028
 1c8:	e000ed00 	.word	0xe000ed00
 1cc:	00000000 	.word	0x00000000
 1d0:	41007000 	.word	0x41007000
 1d4:	41005000 	.word	0x41005000
 1d8:	41004800 	.word	0x41004800
 1dc:	41004000 	.word	0x41004000
 1e0:	000006bd 	.word	0x000006bd
 1e4:	0000064d 	.word	0x0000064d

000001e8 <EXTIRQ_init>:
#include <hal_init.h>
#include <hpl_gclk_base.h>
#include <hpl_pm_base.h>

void EXTIRQ_init(void)
{
 1e8:	b510      	push	{r4, lr}
}

static inline void hri_gclk_write_CLKCTRL_reg(const void *const hw, hri_gclk_clkctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->CLKCTRL.reg = data;
 1ea:	4a10      	ldr	r2, [pc, #64]	; (22c <EXTIRQ_init+0x44>)
 1ec:	4b10      	ldr	r3, [pc, #64]	; (230 <EXTIRQ_init+0x48>)
 1ee:	805a      	strh	r2, [r3, #2]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
 1f0:	2280      	movs	r2, #128	; 0x80
 1f2:	02d2      	lsls	r2, r2, #11
 1f4:	23c0      	movs	r3, #192	; 0xc0
 1f6:	05db      	lsls	r3, r3, #23
 1f8:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
 1fa:	4b0e      	ldr	r3, [pc, #56]	; (234 <EXTIRQ_init+0x4c>)
 1fc:	4a0e      	ldr	r2, [pc, #56]	; (238 <EXTIRQ_init+0x50>)
 1fe:	629a      	str	r2, [r3, #40]	; 0x28
 200:	4a0e      	ldr	r2, [pc, #56]	; (23c <EXTIRQ_init+0x54>)
 202:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
 204:	2152      	movs	r1, #82	; 0x52
 206:	5c5a      	ldrb	r2, [r3, r1]
 208:	2004      	movs	r0, #4
 20a:	4382      	bics	r2, r0
 20c:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
 20e:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
 210:	3803      	subs	r0, #3
 212:	4382      	bics	r2, r0
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
 214:	4302      	orrs	r2, r0
 216:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
 218:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
 21a:	3919      	subs	r1, #25
 21c:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
 21e:	200f      	movs	r0, #15
 220:	4382      	bics	r2, r0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
 222:	545a      	strb	r2, [r3, r1]
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(SIG_IN, PINMUX_PA18A_EIC_EXTINT2);

	ext_irq_init();
 224:	4b06      	ldr	r3, [pc, #24]	; (240 <EXTIRQ_init+0x58>)
 226:	4798      	blx	r3
}
 228:	bd10      	pop	{r4, pc}
 22a:	46c0      	nop			; (mov r8, r8)
 22c:	00004005 	.word	0x00004005
 230:	40000c00 	.word	0x40000c00
 234:	41004400 	.word	0x41004400
 238:	40020000 	.word	0x40020000
 23c:	c0020004 	.word	0xc0020004
 240:	000002c9 	.word	0x000002c9

00000244 <system_init>:

void system_init(void)
{
 244:	b510      	push	{r4, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
 246:	4b0b      	ldr	r3, [pc, #44]	; (274 <system_init+0x30>)
 248:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
 24a:	23c0      	movs	r3, #192	; 0xc0
 24c:	05db      	lsls	r3, r3, #23
 24e:	2280      	movs	r2, #128	; 0x80
 250:	0312      	lsls	r2, r2, #12
 252:	619a      	str	r2, [r3, #24]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
 254:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
 256:	4b08      	ldr	r3, [pc, #32]	; (278 <system_init+0x34>)
 258:	2280      	movs	r2, #128	; 0x80
 25a:	05d2      	lsls	r2, r2, #23
 25c:	629a      	str	r2, [r3, #40]	; 0x28
 25e:	4a07      	ldr	r2, [pc, #28]	; (27c <system_init+0x38>)
 260:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
 262:	2153      	movs	r1, #83	; 0x53
 264:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
 266:	2001      	movs	r0, #1
 268:	4382      	bics	r2, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
 26a:	545a      	strb	r2, [r3, r1]
	// Set pin direction to output
	gpio_set_pin_direction(LED_HERE, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(LED_HERE, GPIO_PIN_FUNCTION_OFF);

	EXTIRQ_init();
 26c:	4b04      	ldr	r3, [pc, #16]	; (280 <system_init+0x3c>)
 26e:	4798      	blx	r3
}
 270:	bd10      	pop	{r4, pc}
 272:	46c0      	nop			; (mov r8, r8)
 274:	000003dd 	.word	0x000003dd
 278:	41004400 	.word	0x41004400
 27c:	c0000008 	.word	0xc0000008
 280:	000001e9 	.word	0x000001e9

00000284 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
 284:	b570      	push	{r4, r5, r6, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
 286:	2501      	movs	r5, #1
 288:	2400      	movs	r4, #0

	while (upper >= lower) {
 28a:	e007      	b.n	29c <process_ext_irq+0x18>
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
			if (ext_irqs[middle].cb) {
 28c:	4a0d      	ldr	r2, [pc, #52]	; (2c4 <process_ext_irq+0x40>)
 28e:	58b3      	ldr	r3, [r6, r2]
 290:	2b00      	cmp	r3, #0
 292:	d000      	beq.n	296 <process_ext_irq+0x12>
				ext_irqs[middle].cb();
 294:	4798      	blx	r3
			lower = middle + 1;
		} else {
			upper = middle - 1;
		}
	}
}
 296:	bd70      	pop	{r4, r5, r6, pc}
			upper = middle - 1;
 298:	3a01      	subs	r2, #1
 29a:	b2d5      	uxtb	r5, r2
	while (upper >= lower) {
 29c:	42ac      	cmp	r4, r5
 29e:	d8fa      	bhi.n	296 <process_ext_irq+0x12>
		middle = (upper + lower) >> 1;
 2a0:	192b      	adds	r3, r5, r4
 2a2:	105b      	asrs	r3, r3, #1
 2a4:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
 2a6:	2a00      	cmp	r2, #0
 2a8:	d1f5      	bne.n	296 <process_ext_irq+0x12>
 2aa:	21ff      	movs	r1, #255	; 0xff
 2ac:	400b      	ands	r3, r1
		if (ext_irqs[middle].pin == pin) {
 2ae:	00de      	lsls	r6, r3, #3
 2b0:	4904      	ldr	r1, [pc, #16]	; (2c4 <process_ext_irq+0x40>)
 2b2:	1989      	adds	r1, r1, r6
 2b4:	6849      	ldr	r1, [r1, #4]
 2b6:	4281      	cmp	r1, r0
 2b8:	d0e8      	beq.n	28c <process_ext_irq+0x8>
		if (ext_irqs[middle].pin < pin) {
 2ba:	d2ed      	bcs.n	298 <process_ext_irq+0x14>
			lower = middle + 1;
 2bc:	3201      	adds	r2, #1
 2be:	b2d4      	uxtb	r4, r2
 2c0:	e7ec      	b.n	29c <process_ext_irq+0x18>
 2c2:	46c0      	nop			; (mov r8, r8)
 2c4:	2000001c 	.word	0x2000001c

000002c8 <ext_irq_init>:
{
 2c8:	b510      	push	{r4, lr}
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
 2ca:	2300      	movs	r3, #0
 2cc:	2b00      	cmp	r3, #0
 2ce:	d003      	beq.n	2d8 <ext_irq_init+0x10>
	return _ext_irq_init(process_ext_irq);
 2d0:	4807      	ldr	r0, [pc, #28]	; (2f0 <ext_irq_init+0x28>)
 2d2:	4b08      	ldr	r3, [pc, #32]	; (2f4 <ext_irq_init+0x2c>)
 2d4:	4798      	blx	r3
}
 2d6:	bd10      	pop	{r4, pc}
		ext_irqs[i].pin = 0xFFFFFFFF;
 2d8:	4a07      	ldr	r2, [pc, #28]	; (2f8 <ext_irq_init+0x30>)
 2da:	00d9      	lsls	r1, r3, #3
 2dc:	1850      	adds	r0, r2, r1
 2de:	2401      	movs	r4, #1
 2e0:	4264      	negs	r4, r4
 2e2:	6044      	str	r4, [r0, #4]
		ext_irqs[i].cb  = NULL;
 2e4:	2000      	movs	r0, #0
 2e6:	5088      	str	r0, [r1, r2]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
 2e8:	3301      	adds	r3, #1
 2ea:	b29b      	uxth	r3, r3
 2ec:	e7ee      	b.n	2cc <ext_irq_init+0x4>
 2ee:	46c0      	nop			; (mov r8, r8)
 2f0:	00000285 	.word	0x00000285
 2f4:	0000040d 	.word	0x0000040d
 2f8:	2000001c 	.word	0x2000001c

000002fc <ext_irq_register>:
{
 2fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 2fe:	46c6      	mov	lr, r8
 300:	b500      	push	{lr}
 302:	b084      	sub	sp, #16
 304:	9001      	str	r0, [sp, #4]
	uint8_t i = 0, j = 0;
 306:	2300      	movs	r3, #0
	for (; i < EXT_IRQ_AMOUNT; i++) {
 308:	2b00      	cmp	r3, #0
 30a:	d010      	beq.n	32e <ext_irq_register+0x32>
	bool    found = false;
 30c:	2300      	movs	r3, #0
 30e:	4698      	mov	r8, r3
	if (NULL == cb) {
 310:	2900      	cmp	r1, #0
 312:	d01b      	beq.n	34c <ext_irq_register+0x50>
	if (!found) {
 314:	4643      	mov	r3, r8
 316:	2b00      	cmp	r3, #0
 318:	d146      	bne.n	3a8 <ext_irq_register+0xac>
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
 31a:	2b00      	cmp	r3, #0
 31c:	d124      	bne.n	368 <ext_irq_register+0x6c>
			if (NULL == ext_irqs[i].cb) {
 31e:	00da      	lsls	r2, r3, #3
 320:	4c2a      	ldr	r4, [pc, #168]	; (3cc <ext_irq_register+0xd0>)
 322:	5912      	ldr	r2, [r2, r4]
 324:	2a00      	cmp	r2, #0
 326:	d018      	beq.n	35a <ext_irq_register+0x5e>
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
 328:	3301      	adds	r3, #1
 32a:	b2db      	uxtb	r3, r3
 32c:	e7f5      	b.n	31a <ext_irq_register+0x1e>
		if (ext_irqs[i].pin == pin) {
 32e:	00dc      	lsls	r4, r3, #3
 330:	4a26      	ldr	r2, [pc, #152]	; (3cc <ext_irq_register+0xd0>)
 332:	1912      	adds	r2, r2, r4
 334:	6852      	ldr	r2, [r2, #4]
 336:	9801      	ldr	r0, [sp, #4]
 338:	4282      	cmp	r2, r0
 33a:	d002      	beq.n	342 <ext_irq_register+0x46>
	for (; i < EXT_IRQ_AMOUNT; i++) {
 33c:	3301      	adds	r3, #1
 33e:	b2db      	uxtb	r3, r3
 340:	e7e2      	b.n	308 <ext_irq_register+0xc>
			ext_irqs[i].cb = cb;
 342:	4b22      	ldr	r3, [pc, #136]	; (3cc <ext_irq_register+0xd0>)
 344:	50e1      	str	r1, [r4, r3]
			found          = true;
 346:	2301      	movs	r3, #1
 348:	4698      	mov	r8, r3
			break;
 34a:	e7e1      	b.n	310 <ext_irq_register+0x14>
		if (!found) {
 34c:	4643      	mov	r3, r8
 34e:	2b00      	cmp	r3, #0
 350:	d035      	beq.n	3be <ext_irq_register+0xc2>
		return _ext_irq_enable(pin, false);
 352:	9801      	ldr	r0, [sp, #4]
 354:	4b1e      	ldr	r3, [pc, #120]	; (3d0 <ext_irq_register+0xd4>)
 356:	4798      	blx	r3
 358:	e02d      	b.n	3b6 <ext_irq_register+0xba>
				ext_irqs[i].cb  = cb;
 35a:	00dd      	lsls	r5, r3, #3
 35c:	5129      	str	r1, [r5, r4]
				ext_irqs[i].pin = pin;
 35e:	1965      	adds	r5, r4, r5
 360:	9a01      	ldr	r2, [sp, #4]
 362:	606a      	str	r2, [r5, #4]
				found           = true;
 364:	2201      	movs	r2, #1
 366:	4690      	mov	r8, r2
 368:	2200      	movs	r2, #0
 36a:	e001      	b.n	370 <ext_irq_register+0x74>
		for (; (j < EXT_IRQ_AMOUNT) && (i < EXT_IRQ_AMOUNT); j++) {
 36c:	3201      	adds	r2, #1
 36e:	b2d2      	uxtb	r2, r2
 370:	0019      	movs	r1, r3
 372:	4311      	orrs	r1, r2
 374:	d118      	bne.n	3a8 <ext_irq_register+0xac>
			if ((ext_irqs[i].pin < ext_irqs[j].pin) && (ext_irqs[j].pin != 0xFFFFFFFF)) {
 376:	4915      	ldr	r1, [pc, #84]	; (3cc <ext_irq_register+0xd0>)
 378:	00dc      	lsls	r4, r3, #3
 37a:	190c      	adds	r4, r1, r4
 37c:	6867      	ldr	r7, [r4, #4]
 37e:	00d4      	lsls	r4, r2, #3
 380:	1909      	adds	r1, r1, r4
 382:	6849      	ldr	r1, [r1, #4]
 384:	428f      	cmp	r7, r1
 386:	d2f1      	bcs.n	36c <ext_irq_register+0x70>
 388:	1c4c      	adds	r4, r1, #1
 38a:	d0ef      	beq.n	36c <ext_irq_register+0x70>
				struct ext_irq tmp = ext_irqs[j];
 38c:	a902      	add	r1, sp, #8
 38e:	468c      	mov	ip, r1
 390:	4f0e      	ldr	r7, [pc, #56]	; (3cc <ext_irq_register+0xd0>)
 392:	00d1      	lsls	r1, r2, #3
 394:	1879      	adds	r1, r7, r1
 396:	4664      	mov	r4, ip
 398:	c941      	ldmia	r1!, {r0, r6}
 39a:	c441      	stmia	r4!, {r0, r6}
				ext_irqs[i] = tmp;
 39c:	00dd      	lsls	r5, r3, #3
 39e:	197d      	adds	r5, r7, r5
 3a0:	4661      	mov	r1, ip
 3a2:	c911      	ldmia	r1!, {r0, r4}
 3a4:	c511      	stmia	r5!, {r0, r4}
 3a6:	e7e1      	b.n	36c <ext_irq_register+0x70>
	if (!found) {
 3a8:	4643      	mov	r3, r8
 3aa:	2b00      	cmp	r3, #0
 3ac:	d00a      	beq.n	3c4 <ext_irq_register+0xc8>
	return _ext_irq_enable(pin, true);
 3ae:	2101      	movs	r1, #1
 3b0:	9801      	ldr	r0, [sp, #4]
 3b2:	4b07      	ldr	r3, [pc, #28]	; (3d0 <ext_irq_register+0xd4>)
 3b4:	4798      	blx	r3
}
 3b6:	b004      	add	sp, #16
 3b8:	bc04      	pop	{r2}
 3ba:	4690      	mov	r8, r2
 3bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return ERR_INVALID_ARG;
 3be:	200d      	movs	r0, #13
 3c0:	4240      	negs	r0, r0
 3c2:	e7f8      	b.n	3b6 <ext_irq_register+0xba>
		return ERR_INVALID_ARG;
 3c4:	200d      	movs	r0, #13
 3c6:	4240      	negs	r0, r0
 3c8:	e7f5      	b.n	3b6 <ext_irq_register+0xba>
 3ca:	46c0      	nop			; (mov r8, r8)
 3cc:	2000001c 	.word	0x2000001c
 3d0:	000004a1 	.word	0x000004a1

000003d4 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
 3d4:	2800      	cmp	r0, #0
 3d6:	d100      	bne.n	3da <assert+0x6>
		__asm("BKPT #0");
 3d8:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
 3da:	4770      	bx	lr

000003dc <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
 3dc:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
 3de:	4b06      	ldr	r3, [pc, #24]	; (3f8 <_init_chip+0x1c>)
 3e0:	685a      	ldr	r2, [r3, #4]
 3e2:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_pm_init();
 3e4:	4b05      	ldr	r3, [pc, #20]	; (3fc <_init_chip+0x20>)
 3e6:	4798      	blx	r3
	_sysctrl_init_sources();
 3e8:	4b05      	ldr	r3, [pc, #20]	; (400 <_init_chip+0x24>)
 3ea:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_sysctrl_init_referenced_generators();
 3ec:	4b05      	ldr	r3, [pc, #20]	; (404 <_init_chip+0x28>)
 3ee:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
 3f0:	20ff      	movs	r0, #255	; 0xff
 3f2:	4b05      	ldr	r3, [pc, #20]	; (408 <_init_chip+0x2c>)
 3f4:	4798      	blx	r3
#if CONF_DMAC_ENABLE
	_pm_enable_bus_clock(PM_BUS_AHB, DMAC);
	_pm_enable_bus_clock(PM_BUS_APBB, DMAC);
	_dma_init();
#endif
}
 3f6:	bd10      	pop	{r4, pc}
 3f8:	41004000 	.word	0x41004000
 3fc:	000005c5 	.word	0x000005c5
 400:	000005e5 	.word	0x000005e5
 404:	00000631 	.word	0x00000631
 408:	000005a5 	.word	0x000005a5

0000040c <_ext_irq_init>:
typedef uint8_t  hri_eic_nmiflag_reg_t;
typedef uint8_t  hri_eic_status_reg_t;

static inline void hri_eic_wait_for_sync(const void *const hw)
{
	while (((const Eic *)hw)->STATUS.bit.SYNCBUSY)
 40c:	4b21      	ldr	r3, [pc, #132]	; (494 <_ext_irq_init+0x88>)
 40e:	785b      	ldrb	r3, [r3, #1]
 410:	09db      	lsrs	r3, r3, #7
 412:	d1fb      	bne.n	40c <_ext_irq_init>
 414:	4b1f      	ldr	r3, [pc, #124]	; (494 <_ext_irq_init+0x88>)
 416:	785b      	ldrb	r3, [r3, #1]
 418:	09db      	lsrs	r3, r3, #7
 41a:	d1fb      	bne.n	414 <_ext_irq_init+0x8>

static inline hri_eic_ctrl_reg_t hri_eic_get_CTRL_reg(const void *const hw, hri_eic_ctrl_reg_t mask)
{
	uint8_t tmp;
	hri_eic_wait_for_sync(hw);
	tmp = ((Eic *)hw)->CTRL.reg;
 41c:	4b1d      	ldr	r3, [pc, #116]	; (494 <_ext_irq_init+0x88>)
 41e:	781b      	ldrb	r3, [r3, #0]
 * \brief Initialize external interrupt module
 */
int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
	hri_eic_wait_for_sync(EIC);
	if (hri_eic_get_CTRL_reg(EIC, EIC_CTRL_ENABLE)) {
 420:	079b      	lsls	r3, r3, #30
 422:	d50a      	bpl.n	43a <_ext_irq_init+0x2e>
}

static inline void hri_eic_write_CTRL_reg(const void *const hw, hri_eic_ctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CTRL.reg = data;
 424:	2200      	movs	r2, #0
 426:	4b1b      	ldr	r3, [pc, #108]	; (494 <_ext_irq_init+0x88>)
 428:	701a      	strb	r2, [r3, #0]
	while (((const Eic *)hw)->STATUS.bit.SYNCBUSY)
 42a:	4b1a      	ldr	r3, [pc, #104]	; (494 <_ext_irq_init+0x88>)
 42c:	785b      	ldrb	r3, [r3, #1]
 42e:	09db      	lsrs	r3, r3, #7
 430:	d1fb      	bne.n	42a <_ext_irq_init+0x1e>
 432:	4b18      	ldr	r3, [pc, #96]	; (494 <_ext_irq_init+0x88>)
 434:	785b      	ldrb	r3, [r3, #1]
 436:	09db      	lsrs	r3, r3, #7
 438:	d1fb      	bne.n	432 <_ext_irq_init+0x26>
	((Eic *)hw)->CTRL.reg = data;
 43a:	2201      	movs	r2, #1
 43c:	4b15      	ldr	r3, [pc, #84]	; (494 <_ext_irq_init+0x88>)
 43e:	701a      	strb	r2, [r3, #0]
	while (((const Eic *)hw)->STATUS.bit.SYNCBUSY)
 440:	4b14      	ldr	r3, [pc, #80]	; (494 <_ext_irq_init+0x88>)
 442:	785b      	ldrb	r3, [r3, #1]
 444:	09db      	lsrs	r3, r3, #7
 446:	d1fb      	bne.n	440 <_ext_irq_init+0x34>
 448:	4b12      	ldr	r3, [pc, #72]	; (494 <_ext_irq_init+0x88>)
 44a:	785b      	ldrb	r3, [r3, #1]
 44c:	09db      	lsrs	r3, r3, #7
 44e:	d1fb      	bne.n	448 <_ext_irq_init+0x3c>
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->NMICTRL.reg = data;
 450:	4b10      	ldr	r3, [pc, #64]	; (494 <_ext_irq_init+0x88>)
 452:	2200      	movs	r2, #0
 454:	709a      	strb	r2, [r3, #2]
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->EVCTRL.reg = data;
 456:	605a      	str	r2, [r3, #4]
}

static inline void hri_eic_write_WAKEUP_reg(const void *const hw, hri_eic_wakeup_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->WAKEUP.reg = data;
 458:	615a      	str	r2, [r3, #20]
}

static inline void hri_eic_write_CONFIG_reg(const void *const hw, uint8_t index, hri_eic_config_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CONFIG[index].reg = data;
 45a:	2180      	movs	r1, #128	; 0x80
 45c:	0089      	lsls	r1, r1, #2
 45e:	6199      	str	r1, [r3, #24]
 460:	61da      	str	r2, [r3, #28]
	((Eic *)hw)->CTRL.reg |= EIC_CTRL_ENABLE;
 462:	781a      	ldrb	r2, [r3, #0]
 464:	2102      	movs	r1, #2
 466:	430a      	orrs	r2, r1
 468:	b2d2      	uxtb	r2, r2
 46a:	701a      	strb	r2, [r3, #0]
	while (((const Eic *)hw)->STATUS.bit.SYNCBUSY)
 46c:	4b09      	ldr	r3, [pc, #36]	; (494 <_ext_irq_init+0x88>)
 46e:	785b      	ldrb	r3, [r3, #1]
 470:	09db      	lsrs	r3, r3, #7
 472:	d1fb      	bne.n	46c <_ext_irq_init+0x60>
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 474:	4b08      	ldr	r3, [pc, #32]	; (498 <_ext_irq_init+0x8c>)
 476:	2210      	movs	r2, #16
 478:	2180      	movs	r1, #128	; 0x80
 47a:	505a      	str	r2, [r3, r1]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 47c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 480:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 484:	3101      	adds	r1, #1
 486:	31ff      	adds	r1, #255	; 0xff
 488:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 48a:	601a      	str	r2, [r3, #0]

	NVIC_DisableIRQ(EIC_IRQn);
	NVIC_ClearPendingIRQ(EIC_IRQn);
	NVIC_EnableIRQ(EIC_IRQn);

	callback = cb;
 48c:	4b03      	ldr	r3, [pc, #12]	; (49c <_ext_irq_init+0x90>)
 48e:	6018      	str	r0, [r3, #0]

	return ERR_NONE;
}
 490:	2000      	movs	r0, #0
 492:	4770      	bx	lr
 494:	40001800 	.word	0x40001800
 498:	e000e100 	.word	0xe000e100
 49c:	20000024 	.word	0x20000024

000004a0 <_ext_irq_enable>:
 * \brief Enable / disable external irq
 */
int32_t _ext_irq_enable(const uint32_t pin, const bool enable)
{
	uint8_t extint = INVALID_EXTINT_NUMBER;
	uint8_t i      = 0;
 4a0:	2300      	movs	r3, #0

	for (; i < ARRAY_SIZE(_map); i++) {
 4a2:	2b00      	cmp	r3, #0
 4a4:	d00b      	beq.n	4be <_ext_irq_enable+0x1e>
	uint8_t extint = INVALID_EXTINT_NUMBER;
 4a6:	22ff      	movs	r2, #255	; 0xff
		if (_map[i].pin == pin) {
			extint = _map[i].extint;
			break;
		}
	}
	if (INVALID_EXTINT_NUMBER == extint) {
 4a8:	2aff      	cmp	r2, #255	; 0xff
 4aa:	d017      	beq.n	4dc <_ext_irq_enable+0x3c>
		return ERR_INVALID_ARG;
	}

	if (enable) {
 4ac:	2900      	cmp	r1, #0
 4ae:	d10f      	bne.n	4d0 <_ext_irq_enable+0x30>
		hri_eic_set_INTEN_reg(EIC, 1ul << extint);
	} else {
		hri_eic_clear_INTEN_reg(EIC, 1ul << extint);
 4b0:	2301      	movs	r3, #1
 4b2:	4093      	lsls	r3, r2
	((Eic *)hw)->INTENCLR.reg = mask;
 4b4:	4a0b      	ldr	r2, [pc, #44]	; (4e4 <_ext_irq_enable+0x44>)
 4b6:	6093      	str	r3, [r2, #8]
	((Eic *)hw)->INTFLAG.reg = mask;
 4b8:	6113      	str	r3, [r2, #16]
		hri_eic_clear_INTFLAG_reg(EIC, 1ul << extint);
	}

	return ERR_NONE;
 4ba:	2000      	movs	r0, #0
}
 4bc:	4770      	bx	lr
		if (_map[i].pin == pin) {
 4be:	2812      	cmp	r0, #18
 4c0:	d002      	beq.n	4c8 <_ext_irq_enable+0x28>
	for (; i < ARRAY_SIZE(_map); i++) {
 4c2:	3301      	adds	r3, #1
 4c4:	b2db      	uxtb	r3, r3
 4c6:	e7ec      	b.n	4a2 <_ext_irq_enable+0x2>
			extint = _map[i].extint;
 4c8:	00da      	lsls	r2, r3, #3
 4ca:	4b07      	ldr	r3, [pc, #28]	; (4e8 <_ext_irq_enable+0x48>)
 4cc:	5cd2      	ldrb	r2, [r2, r3]
			break;
 4ce:	e7eb      	b.n	4a8 <_ext_irq_enable+0x8>
		hri_eic_set_INTEN_reg(EIC, 1ul << extint);
 4d0:	2301      	movs	r3, #1
 4d2:	4093      	lsls	r3, r2
	((Eic *)hw)->INTENSET.reg = mask;
 4d4:	4a03      	ldr	r2, [pc, #12]	; (4e4 <_ext_irq_enable+0x44>)
 4d6:	60d3      	str	r3, [r2, #12]
	return ERR_NONE;
 4d8:	2000      	movs	r0, #0
 4da:	e7ef      	b.n	4bc <_ext_irq_enable+0x1c>
		return ERR_INVALID_ARG;
 4dc:	200d      	movs	r0, #13
 4de:	4240      	negs	r0, r0
 4e0:	e7ec      	b.n	4bc <_ext_irq_enable+0x1c>
 4e2:	46c0      	nop			; (mov r8, r8)
 4e4:	40001800 	.word	0x40001800
 4e8:	00000704 	.word	0x00000704

000004ec <EIC_Handler>:

/**
 * \brief EIC interrupt handler
 */
void EIC_Handler(void)
{
 4ec:	b570      	push	{r4, r5, r6, lr}
 4ee:	b082      	sub	sp, #8
	return ((Eic *)hw)->INTFLAG.reg;
 4f0:	4b26      	ldr	r3, [pc, #152]	; (58c <EIC_Handler+0xa0>)
 4f2:	691a      	ldr	r2, [r3, #16]
	return ((Eic *)hw)->INTENSET.reg;
 4f4:	68d9      	ldr	r1, [r3, #12]
	volatile uint32_t flags = hri_eic_read_INTFLAG_reg(EIC) & hri_eic_read_INTEN_reg(EIC);
 4f6:	400a      	ands	r2, r1
 4f8:	9201      	str	r2, [sp, #4]
	int8_t            pos;
	uint32_t          pin = INVALID_PIN_NUMBER;

	hri_eic_clear_INTFLAG_reg(EIC, flags);
 4fa:	9a01      	ldr	r2, [sp, #4]
	((Eic *)hw)->INTFLAG.reg = mask;
 4fc:	611a      	str	r2, [r3, #16]

	ASSERT(callback);
 4fe:	4b24      	ldr	r3, [pc, #144]	; (590 <EIC_Handler+0xa4>)
 500:	6818      	ldr	r0, [r3, #0]
 502:	1e43      	subs	r3, r0, #1
 504:	4198      	sbcs	r0, r3
 506:	b2c0      	uxtb	r0, r0
 508:	22d2      	movs	r2, #210	; 0xd2
 50a:	4922      	ldr	r1, [pc, #136]	; (594 <EIC_Handler+0xa8>)
 50c:	4b22      	ldr	r3, [pc, #136]	; (598 <EIC_Handler+0xac>)
 50e:	4798      	blx	r3
	uint32_t          pin = INVALID_PIN_NUMBER;
 510:	2501      	movs	r5, #1
 512:	426d      	negs	r5, r5

	while (flags) {
 514:	e02e      	b.n	574 <EIC_Handler+0x88>
					break;
				}
				if (_map[middle].extint < pos) {
					lower = middle + 1;
				} else {
					upper = middle - 1;
 516:	3901      	subs	r1, #1
 518:	b2ce      	uxtb	r6, r1
			while (upper >= lower) {
 51a:	42b0      	cmp	r0, r6
 51c:	d80e      	bhi.n	53c <EIC_Handler+0x50>
				middle = (upper + lower) >> 1;
 51e:	1832      	adds	r2, r6, r0
 520:	1052      	asrs	r2, r2, #1
 522:	b2d1      	uxtb	r1, r2
				if (_map[middle].extint == pos) {
 524:	23ff      	movs	r3, #255	; 0xff
 526:	4013      	ands	r3, r2
 528:	00db      	lsls	r3, r3, #3
 52a:	4a1c      	ldr	r2, [pc, #112]	; (59c <EIC_Handler+0xb0>)
 52c:	5c9b      	ldrb	r3, [r3, r2]
 52e:	42a3      	cmp	r3, r4
 530:	d003      	beq.n	53a <EIC_Handler+0x4e>
				if (_map[middle].extint < pos) {
 532:	daf0      	bge.n	516 <EIC_Handler+0x2a>
					lower = middle + 1;
 534:	3101      	adds	r1, #1
 536:	b2c8      	uxtb	r0, r1
 538:	e7ef      	b.n	51a <EIC_Handler+0x2e>
					pin = _map[middle].pin;
 53a:	2512      	movs	r5, #18
				}
			}

			if (INVALID_PIN_NUMBER != pin) {
 53c:	1c6b      	adds	r3, r5, #1
 53e:	d003      	beq.n	548 <EIC_Handler+0x5c>
				callback(pin);
 540:	4b13      	ldr	r3, [pc, #76]	; (590 <EIC_Handler+0xa4>)
 542:	681b      	ldr	r3, [r3, #0]
 544:	0028      	movs	r0, r5
 546:	4798      	blx	r3
			}
			flags &= ~(1ul << pos);
 548:	2201      	movs	r2, #1
 54a:	40a2      	lsls	r2, r4
 54c:	9b01      	ldr	r3, [sp, #4]
 54e:	4393      	bics	r3, r2
 550:	9301      	str	r3, [sp, #4]
			pos = ffs(flags) - 1;
 552:	9801      	ldr	r0, [sp, #4]
 554:	4b12      	ldr	r3, [pc, #72]	; (5a0 <EIC_Handler+0xb4>)
 556:	4798      	blx	r3
 558:	3801      	subs	r0, #1
 55a:	b244      	sxtb	r4, r0
		while (-1 != pos) {
 55c:	1c63      	adds	r3, r4, #1
 55e:	d002      	beq.n	566 <EIC_Handler+0x7a>
 560:	2601      	movs	r6, #1
 562:	2000      	movs	r0, #0
 564:	e7d9      	b.n	51a <EIC_Handler+0x2e>
	return ((Eic *)hw)->INTFLAG.reg;
 566:	4b09      	ldr	r3, [pc, #36]	; (58c <EIC_Handler+0xa0>)
 568:	691a      	ldr	r2, [r3, #16]
	return ((Eic *)hw)->INTENSET.reg;
 56a:	68d9      	ldr	r1, [r3, #12]
		}
		flags = hri_eic_read_INTFLAG_reg(EIC) & hri_eic_read_INTEN_reg(EIC);
 56c:	400a      	ands	r2, r1
 56e:	9201      	str	r2, [sp, #4]
		hri_eic_clear_INTFLAG_reg(EIC, flags);
 570:	9a01      	ldr	r2, [sp, #4]
	((Eic *)hw)->INTFLAG.reg = mask;
 572:	611a      	str	r2, [r3, #16]
	while (flags) {
 574:	9b01      	ldr	r3, [sp, #4]
 576:	2b00      	cmp	r3, #0
 578:	d005      	beq.n	586 <EIC_Handler+0x9a>
		pos = ffs(flags) - 1;
 57a:	9801      	ldr	r0, [sp, #4]
 57c:	4b08      	ldr	r3, [pc, #32]	; (5a0 <EIC_Handler+0xb4>)
 57e:	4798      	blx	r3
 580:	3801      	subs	r0, #1
 582:	b244      	sxtb	r4, r0
		while (-1 != pos) {
 584:	e7ea      	b.n	55c <EIC_Handler+0x70>
	}
}
 586:	b002      	add	sp, #8
 588:	bd70      	pop	{r4, r5, r6, pc}
 58a:	46c0      	nop			; (mov r8, r8)
 58c:	40001800 	.word	0x40001800
 590:	20000024 	.word	0x20000024
 594:	0000070c 	.word	0x0000070c
 598:	000003d5 	.word	0x000003d5
 59c:	00000704 	.word	0x00000704
 5a0:	00000669 	.word	0x00000669

000005a4 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
 5a4:	07c3      	lsls	r3, r0, #31
 5a6:	d50a      	bpl.n	5be <_gclk_init_generators_by_fref+0x1a>
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENDIV.reg = data;
 5a8:	4b05      	ldr	r3, [pc, #20]	; (5c0 <_gclk_init_generators_by_fref+0x1c>)
 5aa:	2280      	movs	r2, #128	; 0x80
 5ac:	0052      	lsls	r2, r2, #1
 5ae:	609a      	str	r2, [r3, #8]
	((Gclk *)hw)->GENCTRL.reg = data;
 5b0:	2283      	movs	r2, #131	; 0x83
 5b2:	0252      	lsls	r2, r2, #9
 5b4:	605a      	str	r2, [r3, #4]
	while (((const Gclk *)hw)->STATUS.bit.SYNCBUSY)
 5b6:	4b02      	ldr	r3, [pc, #8]	; (5c0 <_gclk_init_generators_by_fref+0x1c>)
 5b8:	785b      	ldrb	r3, [r3, #1]
 5ba:	09db      	lsrs	r3, r3, #7
 5bc:	d1fb      	bne.n	5b6 <_gclk_init_generators_by_fref+0x12>
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_8_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SRC | GCLK_GENCTRL_ID(8));
	}
#endif
}
 5be:	4770      	bx	lr
 5c0:	40000c00 	.word	0x40000c00

000005c4 <_pm_init>:
}

static inline void hri_pm_set_CPUSEL_CPUDIV_bf(const void *const hw, hri_pm_cpusel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->CPUSEL.reg |= PM_CPUSEL_CPUDIV(mask);
 5c4:	4b06      	ldr	r3, [pc, #24]	; (5e0 <_pm_init+0x1c>)
 5c6:	7a1a      	ldrb	r2, [r3, #8]
 5c8:	b2d2      	uxtb	r2, r2
 5ca:	721a      	strb	r2, [r3, #8]
}

static inline void hri_pm_set_APBASEL_APBADIV_bf(const void *const hw, hri_pm_apbasel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBASEL.reg |= PM_APBASEL_APBADIV(mask);
 5cc:	7a5a      	ldrb	r2, [r3, #9]
 5ce:	b2d2      	uxtb	r2, r2
 5d0:	725a      	strb	r2, [r3, #9]
}

static inline void hri_pm_set_APBBSEL_APBBDIV_bf(const void *const hw, hri_pm_apbbsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBBSEL.reg |= PM_APBBSEL_APBBDIV(mask);
 5d2:	7a9a      	ldrb	r2, [r3, #10]
 5d4:	b2d2      	uxtb	r2, r2
 5d6:	729a      	strb	r2, [r3, #10]
}

static inline void hri_pm_set_APBCSEL_APBCDIV_bf(const void *const hw, hri_pm_apbcsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBCSEL.reg |= PM_APBCSEL_APBCDIV(mask);
 5d8:	7ada      	ldrb	r2, [r3, #11]
 5da:	b2d2      	uxtb	r2, r2
 5dc:	72da      	strb	r2, [r3, #11]
{
	hri_pm_set_CPUSEL_CPUDIV_bf(PM, CONF_CPU_DIV);
	hri_pm_set_APBASEL_APBADIV_bf(PM, CONF_APBA_DIV);
	hri_pm_set_APBBSEL_APBBDIV_bf(PM, CONF_APBB_DIV);
	hri_pm_set_APBCSEL_APBCDIV_bf(PM, CONF_APBC_DIV);
}
 5de:	4770      	bx	lr
 5e0:	40000400 	.word	0x40000400

000005e4 <_sysctrl_init_sources>:
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
 5e4:	4b0f      	ldr	r3, [pc, #60]	; (624 <_sysctrl_init_sources+0x40>)
 5e6:	6a19      	ldr	r1, [r3, #32]
	tmp = (tmp & SYSCTRL_OSC8M_CALIB_Msk) >> SYSCTRL_OSC8M_CALIB_Pos;
 5e8:	0c09      	lsrs	r1, r1, #16
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_FRANGE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
 5ea:	6a1a      	ldr	r2, [r3, #32]

#if CONF_OSC8M_CONFIG == 1
	calib = hri_sysctrl_read_OSC8M_CALIB_bf(hw);

	hri_sysctrl_write_OSC8M_reg(hw,
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
 5ec:	0f92      	lsrs	r2, r2, #30
 5ee:	0792      	lsls	r2, r2, #30
#if CONF_OSC8M_OVERWRITE_CALIBRATION == 1
	                                SYSCTRL_OSC8M_CALIB(CONF_OSC8M_CALIB) |
#else
	                                SYSCTRL_OSC8M_CALIB(calib) |
 5f0:	0409      	lsls	r1, r1, #16
 5f2:	480d      	ldr	r0, [pc, #52]	; (628 <_sysctrl_init_sources+0x44>)
 5f4:	4001      	ands	r1, r0
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
 5f6:	430a      	orrs	r2, r1
	hri_sysctrl_write_OSC8M_reg(hw,
 5f8:	490c      	ldr	r1, [pc, #48]	; (62c <_sysctrl_init_sources+0x48>)
 5fa:	430a      	orrs	r2, r1
}

static inline void hri_sysctrl_write_OSC8M_reg(const void *const hw, hri_sysctrl_osc8m_reg_t data)
{
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC8M.reg = data;
 5fc:	621a      	str	r2, [r3, #32]
	((Sysctrl *)hw)->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
 5fe:	699a      	ldr	r2, [r3, #24]
 600:	2102      	movs	r1, #2
 602:	430a      	orrs	r2, r1
 604:	619a      	str	r2, [r3, #24]
	tmp = ((Sysctrl *)hw)->OSCULP32K.reg;
 606:	7f1a      	ldrb	r2, [r3, #28]
	tmp = (tmp & SYSCTRL_OSCULP32K_CALIB_Msk) >> SYSCTRL_OSCULP32K_CALIB_Pos;
 608:	311d      	adds	r1, #29
 60a:	400a      	ands	r2, r1
	((Sysctrl *)hw)->OSCULP32K.reg = data;
 60c:	771a      	strb	r2, [r3, #28]
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC8MRDY) >> SYSCTRL_PCLKSR_OSC8MRDY_Pos;
 60e:	4b05      	ldr	r3, [pc, #20]	; (624 <_sysctrl_init_sources+0x40>)
 610:	68db      	ldr	r3, [r3, #12]
#endif
#endif

#if CONF_OSC8M_CONFIG == 1
#if CONF_OSC8M_ENABLE == 1
	while (!hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(hw))
 612:	071b      	lsls	r3, r3, #28
 614:	d5fb      	bpl.n	60e <_sysctrl_init_sources+0x2a>
	((Sysctrl *)hw)->OSC8M.reg |= SYSCTRL_OSC8M_ONDEMAND;
 616:	4a03      	ldr	r2, [pc, #12]	; (624 <_sysctrl_init_sources+0x40>)
 618:	6a13      	ldr	r3, [r2, #32]
 61a:	2180      	movs	r1, #128	; 0x80
 61c:	430b      	orrs	r3, r1
 61e:	6213      	str	r3, [r2, #32]
	hri_sysctrl_set_OSC8M_ONDEMAND_bit(hw);
#endif
#endif

	(void)calib, (void)hw;
}
 620:	4770      	bx	lr
 622:	46c0      	nop			; (mov r8, r8)
 624:	40000800 	.word	0x40000800
 628:	0fff0000 	.word	0x0fff0000
 62c:	00000302 	.word	0x00000302

00000630 <_sysctrl_init_referenced_generators>:
	((Sysctrl *)hw)->OSC32K.reg &= ~SYSCTRL_OSC32K_ENABLE;
 630:	4a02      	ldr	r2, [pc, #8]	; (63c <_sysctrl_init_referenced_generators+0xc>)
 632:	6993      	ldr	r3, [r2, #24]
 634:	2102      	movs	r1, #2
 636:	438b      	bics	r3, r1
 638:	6193      	str	r3, [r2, #24]
	/* Disable after all possible configurations needs sync written. */
	hri_sysctrl_clear_OSC32K_ENABLE_bit(hw);
#endif

	(void)hw;
}
 63a:	4770      	bx	lr
 63c:	40000800 	.word	0x40000800

00000640 <irq_handler>:
	((Port *)hw)->Group[submodule_index].OUTTGL.reg = mask;
 640:	2280      	movs	r2, #128	; 0x80
 642:	0312      	lsls	r2, r2, #12
 644:	23c0      	movs	r3, #192	; 0xc0
 646:	05db      	lsls	r3, r3, #23
 648:	61da      	str	r2, [r3, #28]


void irq_handler( void )
{
	gpio_toggle_pin_level( LED_HERE );
}
 64a:	4770      	bx	lr

0000064c <main>:

int main(void)
{
 64c:	b510      	push	{r4, lr}
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
 64e:	4b03      	ldr	r3, [pc, #12]	; (65c <main+0x10>)
 650:	4798      	blx	r3
	
	ext_irq_register( PIN_PA18, irq_handler );
 652:	4903      	ldr	r1, [pc, #12]	; (660 <main+0x14>)
 654:	2012      	movs	r0, #18
 656:	4b03      	ldr	r3, [pc, #12]	; (664 <main+0x18>)
 658:	4798      	blx	r3
 65a:	e7fe      	b.n	65a <main+0xe>
 65c:	00000115 	.word	0x00000115
 660:	00000641 	.word	0x00000641
 664:	000002fd 	.word	0x000002fd

00000668 <__ffssi2>:
 668:	b510      	push	{r4, lr}
 66a:	2300      	movs	r3, #0
 66c:	2800      	cmp	r0, #0
 66e:	d002      	beq.n	676 <__ffssi2+0xe>
 670:	f000 f804 	bl	67c <__ctzsi2>
 674:	1c43      	adds	r3, r0, #1
 676:	0018      	movs	r0, r3
 678:	bd10      	pop	{r4, pc}
 67a:	46c0      	nop			; (mov r8, r8)

0000067c <__ctzsi2>:
 67c:	4241      	negs	r1, r0
 67e:	4008      	ands	r0, r1
 680:	211c      	movs	r1, #28
 682:	2301      	movs	r3, #1
 684:	041b      	lsls	r3, r3, #16
 686:	4298      	cmp	r0, r3
 688:	d301      	bcc.n	68e <__ctzsi2+0x12>
 68a:	0c00      	lsrs	r0, r0, #16
 68c:	3910      	subs	r1, #16
 68e:	0a1b      	lsrs	r3, r3, #8
 690:	4298      	cmp	r0, r3
 692:	d301      	bcc.n	698 <__ctzsi2+0x1c>
 694:	0a00      	lsrs	r0, r0, #8
 696:	3908      	subs	r1, #8
 698:	091b      	lsrs	r3, r3, #4
 69a:	4298      	cmp	r0, r3
 69c:	d301      	bcc.n	6a2 <__ctzsi2+0x26>
 69e:	0900      	lsrs	r0, r0, #4
 6a0:	3904      	subs	r1, #4
 6a2:	a202      	add	r2, pc, #8	; (adr r2, 6ac <__ctzsi2+0x30>)
 6a4:	5c10      	ldrb	r0, [r2, r0]
 6a6:	1a40      	subs	r0, r0, r1
 6a8:	4770      	bx	lr
 6aa:	46c0      	nop			; (mov r8, r8)
 6ac:	1d1d1c1b 	.word	0x1d1d1c1b
 6b0:	1e1e1e1e 	.word	0x1e1e1e1e
 6b4:	1f1f1f1f 	.word	0x1f1f1f1f
 6b8:	1f1f1f1f 	.word	0x1f1f1f1f

000006bc <__libc_init_array>:
 6bc:	b570      	push	{r4, r5, r6, lr}
 6be:	2600      	movs	r6, #0
 6c0:	4d0c      	ldr	r5, [pc, #48]	; (6f4 <__libc_init_array+0x38>)
 6c2:	4c0d      	ldr	r4, [pc, #52]	; (6f8 <__libc_init_array+0x3c>)
 6c4:	1b64      	subs	r4, r4, r5
 6c6:	10a4      	asrs	r4, r4, #2
 6c8:	42a6      	cmp	r6, r4
 6ca:	d109      	bne.n	6e0 <__libc_init_array+0x24>
 6cc:	2600      	movs	r6, #0
 6ce:	f000 f829 	bl	724 <_init>
 6d2:	4d0a      	ldr	r5, [pc, #40]	; (6fc <__libc_init_array+0x40>)
 6d4:	4c0a      	ldr	r4, [pc, #40]	; (700 <__libc_init_array+0x44>)
 6d6:	1b64      	subs	r4, r4, r5
 6d8:	10a4      	asrs	r4, r4, #2
 6da:	42a6      	cmp	r6, r4
 6dc:	d105      	bne.n	6ea <__libc_init_array+0x2e>
 6de:	bd70      	pop	{r4, r5, r6, pc}
 6e0:	00b3      	lsls	r3, r6, #2
 6e2:	58eb      	ldr	r3, [r5, r3]
 6e4:	4798      	blx	r3
 6e6:	3601      	adds	r6, #1
 6e8:	e7ee      	b.n	6c8 <__libc_init_array+0xc>
 6ea:	00b3      	lsls	r3, r6, #2
 6ec:	58eb      	ldr	r3, [r5, r3]
 6ee:	4798      	blx	r3
 6f0:	3601      	adds	r6, #1
 6f2:	e7f2      	b.n	6da <__libc_init_array+0x1e>
 6f4:	00000730 	.word	0x00000730
 6f8:	00000730 	.word	0x00000730
 6fc:	00000730 	.word	0x00000730
 700:	00000734 	.word	0x00000734

00000704 <_map>:
 704:	00000002 00000012 682f2e2e 652f6c70     ........../hpl/e
 714:	682f6369 655f6c70 632e6369 00000000     ic/hpl_eic.c....

00000724 <_init>:
 724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 726:	46c0      	nop			; (mov r8, r8)
 728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 72a:	bc08      	pop	{r3}
 72c:	469e      	mov	lr, r3
 72e:	4770      	bx	lr

00000730 <__init_array_start>:
 730:	000000dd 	.word	0x000000dd

00000734 <_fini>:
 734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 736:	46c0      	nop			; (mov r8, r8)
 738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 73a:	bc08      	pop	{r3}
 73c:	469e      	mov	lr, r3
 73e:	4770      	bx	lr

00000740 <__fini_array_start>:
 740:	000000b5 	.word	0x000000b5
