Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  4 13:38:52 2020
| Host         : DESKTOP-3M4I0EQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (25)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[20]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.199        0.000                      0                   81        0.181        0.000                      0                   81        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.199        0.000                      0                   81        0.181        0.000                      0                   81        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.977ns (51.914%)  route 1.831ns (48.086%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.609     5.193    seg/ctr/CLK
    SLICE_X62Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 r  seg/ctr/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.978     6.627    seg/ctr/M_ctr_q[1]
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.283 r  seg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    seg/ctr/M_ctr_d0_carry_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  seg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    seg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  seg/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    seg/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.845 r  seg/ctr/M_ctr_d0_carry__2/O[1]
                         net (fo=1, routed)           0.854     8.698    seg/ctr/data0[14]
    SLICE_X60Y79         LUT2 (Prop_lut2_I0_O)        0.303     9.001 r  seg/ctr/M_ctr_q[14]_i_1/O
                         net (fo=1, routed)           0.000     9.001    seg/ctr/M_ctr_d[14]
    SLICE_X60Y79         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.497    14.901    seg/ctr/CLK
    SLICE_X60Y79         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)        0.077    15.201    seg/ctr/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 2.001ns (52.488%)  route 1.811ns (47.512%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.609     5.193    seg/ctr/CLK
    SLICE_X62Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 r  seg/ctr/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.978     6.627    seg/ctr/M_ctr_q[1]
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.283 r  seg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    seg/ctr/M_ctr_d0_carry_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  seg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    seg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  seg/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    seg/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  seg/ctr/M_ctr_d0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.625    seg/ctr/M_ctr_d0_carry__2_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.847 r  seg/ctr/M_ctr_d0_carry__3/O[0]
                         net (fo=1, routed)           0.834     8.680    seg/ctr/data0[17]
    SLICE_X60Y79         LUT2 (Prop_lut2_I0_O)        0.325     9.005 r  seg/ctr/M_ctr_q[17]_i_1/O
                         net (fo=1, routed)           0.000     9.005    seg/ctr/M_ctr_d[17]
    SLICE_X60Y79         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.497    14.901    seg/ctr/CLK
    SLICE_X60Y79         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)        0.118    15.242    seg/ctr/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.863ns (50.430%)  route 1.831ns (49.570%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.609     5.193    seg/ctr/CLK
    SLICE_X62Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 r  seg/ctr/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.978     6.627    seg/ctr/M_ctr_q[1]
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.283 r  seg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    seg/ctr/M_ctr_d0_carry_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  seg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    seg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.731 r  seg/ctr/M_ctr_d0_carry__1/O[1]
                         net (fo=1, routed)           0.854     8.584    seg/ctr/data0[10]
    SLICE_X60Y78         LUT2 (Prop_lut2_I0_O)        0.303     8.887 r  seg/ctr/M_ctr_q[10]_i_1/O
                         net (fo=1, routed)           0.000     8.887    seg/ctr/M_ctr_d[10]
    SLICE_X60Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.496    14.900    seg/ctr/CLK
    SLICE_X60Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[10]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X60Y78         FDRE (Setup_fdre_C_D)        0.077    15.200    seg/ctr/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.887ns (51.024%)  route 1.811ns (48.976%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.609     5.193    seg/ctr/CLK
    SLICE_X62Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 r  seg/ctr/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.978     6.627    seg/ctr/M_ctr_q[1]
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.283 r  seg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    seg/ctr/M_ctr_d0_carry_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  seg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    seg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  seg/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    seg/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.733 r  seg/ctr/M_ctr_d0_carry__2/O[0]
                         net (fo=1, routed)           0.834     8.566    seg/ctr/data0[13]
    SLICE_X60Y78         LUT2 (Prop_lut2_I0_O)        0.325     8.891 r  seg/ctr/M_ctr_q[13]_i_1/O
                         net (fo=1, routed)           0.000     8.891    seg/ctr/M_ctr_d[13]
    SLICE_X60Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.496    14.900    seg/ctr/CLK
    SLICE_X60Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X60Y78         FDRE (Setup_fdre_C_D)        0.118    15.241    seg/ctr/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.987ns (54.879%)  route 1.634ns (45.121%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.609     5.193    seg/ctr/CLK
    SLICE_X62Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 r  seg/ctr/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.978     6.627    seg/ctr/M_ctr_q[1]
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.283 r  seg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    seg/ctr/M_ctr_d0_carry_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  seg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    seg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  seg/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    seg/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.824 r  seg/ctr/M_ctr_d0_carry__2/O[3]
                         net (fo=1, routed)           0.656     8.480    seg/ctr/data0[16]
    SLICE_X60Y79         LUT2 (Prop_lut2_I0_O)        0.334     8.814 r  seg/ctr/M_ctr_q[16]_i_1/O
                         net (fo=1, routed)           0.000     8.814    seg/ctr/M_ctr_d[16]
    SLICE_X60Y79         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.497    14.901    seg/ctr/CLK
    SLICE_X60Y79         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)        0.118    15.242    seg/ctr/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 1.145ns (31.655%)  route 2.472ns (68.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.608     5.192    seg/ctr/CLK
    SLICE_X60Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.478     5.670 f  seg/ctr/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.626     6.296    seg/ctr/M_ctr_q[5]
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.295     6.591 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.427     7.018    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.142 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.306     7.449    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.573 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          1.112     8.685    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X60Y77         LUT2 (Prop_lut2_I1_O)        0.124     8.809 r  seg/ctr/M_ctr_q[7]_i_1/O
                         net (fo=1, routed)           0.000     8.809    seg/ctr/M_ctr_d[7]
    SLICE_X60Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.494    14.898    seg/ctr/CLK
    SLICE_X60Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[7]/C
                         clock pessimism              0.294    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X60Y77         FDRE (Setup_fdre_C_D)        0.081    15.238    seg/ctr/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 1.171ns (32.143%)  route 2.472ns (67.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.608     5.192    seg/ctr/CLK
    SLICE_X60Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.478     5.670 f  seg/ctr/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.626     6.296    seg/ctr/M_ctr_q[5]
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.295     6.591 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.427     7.018    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.142 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.306     7.449    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.573 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          1.112     8.685    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X60Y77         LUT2 (Prop_lut2_I1_O)        0.150     8.835 r  seg/ctr/M_ctr_q[8]_i_1/O
                         net (fo=1, routed)           0.000     8.835    seg/ctr/M_ctr_d[8]
    SLICE_X60Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.494    14.898    seg/ctr/CLK
    SLICE_X60Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[8]/C
                         clock pessimism              0.294    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X60Y77         FDRE (Setup_fdre_C_D)        0.118    15.275    seg/ctr/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 1.659ns (47.277%)  route 1.850ns (52.723%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.609     5.193    seg/ctr/CLK
    SLICE_X62Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 r  seg/ctr/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.978     6.627    seg/ctr/M_ctr_q[1]
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.283 r  seg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    seg/ctr/M_ctr_d0_carry_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.505 r  seg/ctr/M_ctr_d0_carry__0/O[0]
                         net (fo=1, routed)           0.873     8.377    seg/ctr/data0[5]
    SLICE_X60Y77         LUT2 (Prop_lut2_I0_O)        0.325     8.702 r  seg/ctr/M_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     8.702    seg/ctr/M_ctr_d[5]
    SLICE_X60Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.494    14.898    seg/ctr/CLK
    SLICE_X60Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[5]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X60Y77         FDRE (Setup_fdre_C_D)        0.118    15.239    seg/ctr/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.873ns (53.412%)  route 1.634ns (46.588%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.609     5.193    seg/ctr/CLK
    SLICE_X62Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 r  seg/ctr/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.978     6.627    seg/ctr/M_ctr_q[1]
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.283 r  seg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    seg/ctr/M_ctr_d0_carry_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  seg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    seg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.710 r  seg/ctr/M_ctr_d0_carry__1/O[3]
                         net (fo=1, routed)           0.656     8.366    seg/ctr/data0[12]
    SLICE_X60Y78         LUT2 (Prop_lut2_I0_O)        0.334     8.700 r  seg/ctr/M_ctr_q[12]_i_1/O
                         net (fo=1, routed)           0.000     8.700    seg/ctr/M_ctr_d[12]
    SLICE_X60Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.496    14.900    seg/ctr/CLK
    SLICE_X60Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[12]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X60Y78         FDRE (Setup_fdre_C_D)        0.118    15.241    seg/ctr/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 1.881ns (55.639%)  route 1.500ns (44.361%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.609     5.193    seg/ctr/CLK
    SLICE_X62Y77         FDRE                                         r  seg/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 r  seg/ctr/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.978     6.627    seg/ctr/M_ctr_q[1]
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.283 r  seg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    seg/ctr/M_ctr_d0_carry_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  seg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    seg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  seg/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    seg/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.750 r  seg/ctr/M_ctr_d0_carry__2/O[2]
                         net (fo=1, routed)           0.522     8.272    seg/ctr/data0[15]
    SLICE_X60Y79         LUT2 (Prop_lut2_I0_O)        0.302     8.574 r  seg/ctr/M_ctr_q[15]_i_1/O
                         net (fo=1, routed)           0.000     8.574    seg/ctr/M_ctr_d[15]
    SLICE_X60Y79         FDRE                                         r  seg/ctr/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.497    14.901    seg/ctr/CLK
    SLICE_X60Y79         FDRE                                         r  seg/ctr/M_ctr_q_reg[15]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)        0.081    15.205    seg/ctr/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  6.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.580     1.524    reset_cond/CLK
    SLICE_X61Y76         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDSE (Prop_fdse_C_Q)         0.141     1.665 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.112     1.777    reset_cond/M_stage_d[3]
    SLICE_X60Y76         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.846     2.036    reset_cond/CLK
    SLICE_X60Y76         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         FDSE (Hold_fdse_C_D)         0.059     1.596    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.527    slowclock/CLK
    SLICE_X64Y78         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.805    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X64Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  slowclock/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    slowclock/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X64Y78         FDRE                                         r  slowclock/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     2.041    slowclock/CLK
    SLICE_X64Y78         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.134     1.661    slowclock/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.527    slowclock/CLK
    SLICE_X64Y77         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  slowclock/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.805    slowclock/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  slowclock/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    slowclock/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X64Y77         FDRE                                         r  slowclock/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.850     2.040    slowclock/CLK
    SLICE_X64Y77         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.134     1.661    slowclock/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.584     1.528    slowclock/CLK
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  slowclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.806    slowclock/M_ctr_q_reg_n_0_[18]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  slowclock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    slowclock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.852     2.042    slowclock/CLK
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.134     1.662    slowclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.580     1.524    slowclock/CLK
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.802    slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  slowclock/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    slowclock/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.847     2.037    slowclock/CLK
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.134     1.658    slowclock/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.581     1.525    slowclock/CLK
    SLICE_X64Y76         FDRE                                         r  slowclock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  slowclock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.803    slowclock/M_ctr_q_reg_n_0_[6]
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  slowclock/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    slowclock/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X64Y76         FDRE                                         r  slowclock/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.848     2.038    slowclock/CLK
    SLICE_X64Y76         FDRE                                         r  slowclock/M_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.134     1.659    slowclock/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.527    slowclock/CLK
    SLICE_X64Y78         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.805    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X64Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.951 r  slowclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.951    slowclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X64Y78         FDRE                                         r  slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     2.041    slowclock/CLK
    SLICE_X64Y78         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.134     1.661    slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.527    slowclock/CLK
    SLICE_X64Y77         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  slowclock/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.805    slowclock/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.951 r  slowclock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.951    slowclock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X64Y77         FDRE                                         r  slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.850     2.040    slowclock/CLK
    SLICE_X64Y77         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.134     1.661    slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.584     1.528    slowclock/CLK
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  slowclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.806    slowclock/M_ctr_q_reg_n_0_[18]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.952 r  slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.952    slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.852     2.042    slowclock/CLK
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.134     1.662    slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.580     1.524    slowclock/CLK
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.802    slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.948 r  slowclock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.948    slowclock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.847     2.037    slowclock/CLK
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.134     1.658    slowclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y86   M_inp_a_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y87   M_inp_a_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y87   M_inp_a_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y87   M_inp_a_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y88   M_inp_a_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y88   M_inp_a_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y87   M_inp_a_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y86   M_inp_a_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   M_inp_a_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78   seg/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78   seg/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78   seg/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78   seg/ctr/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   slowclock/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   slowclock/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   slowclock/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   slowclock/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78   seg/ctr/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78   seg/ctr/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79   seg/ctr/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79   seg/ctr/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79   seg/ctr/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79   seg/ctr/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   slowclock/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   slowclock/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   slowclock/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   slowclock/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   slowclock/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   slowclock/M_ctr_q_reg[1]/C



