INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/ip/IMEM/sim/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/CLK_DIVIDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIVIDER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/CPU_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_BUS
INFO: [VRFC 10-2458] undeclared symbol idex_hi, assumed default net type wire [D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/CPU_BUS.v:49]
INFO: [VRFC 10-2458] undeclared symbol idex_lo, assumed default net type wire [D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/CPU_BUS.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/IMEM_DRIVER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM_DRIVER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/REG_FILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/SEL101.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEL101
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/DMEM_DRIVER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM_DRIVER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/G_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/I_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I_DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/SEL21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEL21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/SEL41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEL41
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sources_1/new/SEL81.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEL81
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/PlCpu/PlCpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
