

================================================================
== Vitis HLS Report for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8'
================================================================
* Date:           Tue Oct 28 14:00:55 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      155|      155|  1.550 us|  1.550 us|  155|  155|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_192_7_VITIS_LOOP_193_8  |      153|      153|        10|          6|          6|    25|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     603|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     156|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     136|    -|
|Register         |        -|     -|     167|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     167|     895|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_5_3_32_1_1_U221  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U222  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U223  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U224  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U225  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U226  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0| 156|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln192_1_fu_600_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln192_fu_609_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln193_fu_1027_p2          |         +|   0|  0|  10|           3|           1|
    |add_ln197_1_fu_813_p2         |         +|   0|  0|  17|          10|          10|
    |add_ln197_fu_803_p2           |         +|   0|  0|  10|           3|           3|
    |add_ln200_1_fu_879_p2         |         +|   0|  0|  17|          10|           2|
    |add_ln204_1_fu_759_p2         |         +|   0|  0|  21|          14|          14|
    |add_ln204_2_fu_789_p2         |         +|   0|  0|  18|          18|          18|
    |add_ln204_3_fu_925_p2         |         +|   0|  0|  18|          18|          18|
    |empty_fu_486_p2               |         +|   0|  0|  18|          11|          11|
    |p_mid1_fu_639_p2              |         +|   0|  0|  18|          11|          11|
    |tmp2_fu_476_p2                |         +|   0|  0|  10|           3|           3|
    |tmp2_mid1_fu_629_p2           |         +|   0|  0|  10|           3|           2|
    |xi_fu_873_p2                  |         +|   0|  0|  18|          11|           2|
    |yi_cast_fu_552_p2             |         +|   0|  0|  17|          10|           2|
    |yi_cast_mid1_fu_705_p2        |         +|   0|  0|  17|          10|           2|
    |yi_fu_546_p2                  |         +|   0|  0|  18|          11|           2|
    |yi_mid1_fu_699_p2             |         +|   0|  0|  18|          11|           2|
    |sub53_fu_536_p2               |         -|   0|  0|  18|          11|          11|
    |sub53_mid1_fu_689_p2          |         -|   0|  0|  18|          11|          11|
    |sub_ln200_fu_863_p2           |         -|   0|  0|  17|          10|          10|
    |cmp1_i_fu_500_p2              |      icmp|   0|  0|  18|          11|           8|
    |cmp1_i_mid1_fu_653_p2         |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln192_fu_594_p2          |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln193_fu_615_p2          |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln202_fu_893_p2          |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln26_fu_827_p2           |      icmp|   0|  0|  17|          10|           8|
    |slt73_fu_719_p2               |      icmp|   0|  0|  18|          11|          11|
    |slt_fu_566_p2                 |      icmp|   0|  0|  18|          11|          11|
    |empty_23_fu_522_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln26_fu_849_p2             |        or|   0|  0|   2|           1|           1|
    |p_mid120_fu_675_p2            |        or|   0|  0|   2|           1|           1|
    |a_assign_fu_1011_p6           |    select|   0|  0|   3|           1|           3|
    |gx_fu_855_p3                  |    select|   0|  0|  10|           1|          10|
    |gy_fu_528_p3                  |    select|   0|  0|  10|           1|          11|
    |gy_mid1_fu_681_p3             |    select|   0|  0|  10|           1|          11|
    |p_cast_cast_fu_514_p3         |    select|   0|  0|   8|           1|           1|
    |p_mid118_cast_cast_fu_667_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln180_1_fu_747_p3      |    select|   0|  0|  10|           1|          10|
    |select_ln180_fu_621_p3        |    select|   0|  0|   3|           1|           1|
    |select_ln26_fu_841_p3         |    select|   0|  0|   8|           1|           1|
    |xi_1_fu_905_p3                |    select|   0|  0|  10|           1|          10|
    |xi_2_fu_913_p3                |    select|   0|  0|  10|           1|           1|
    |yi_1_fu_586_p3                |    select|   0|  0|  10|           1|           1|
    |yi_1_mid1_fu_739_p3           |    select|   0|  0|  10|           1|           1|
    |yi_2_fu_578_p3                |    select|   0|  0|  10|           1|          10|
    |yi_2_mid1_fu_731_p3           |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    |rev72_fu_572_p2               |       xor|   0|  0|   2|           1|           2|
    |rev74_fu_725_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln202_fu_899_p2           |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 603|         292|         294|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |acc3_2_fu_156                           |   9|          2|   32|         64|
    |ap_NS_fsm                               |  37|          7|    1|          7|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten24_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_kx_load                |   9|          2|    3|          6|
    |ap_sig_allocacmp_ky                     |   9|          2|    3|          6|
    |indvar_flatten24_fu_168                 |   9|          2|    5|         10|
    |kx_fu_160                               |   9|          2|    3|          6|
    |ky_1_fu_164                             |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 136|         29|   59|        123|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_assign_reg_1118            |  32|   0|   32|          0|
    |acc3_2_fu_156                |  32|   0|   32|          0|
    |add_ln204_3_reg_1113         |  18|   0|   18|          0|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |c2_reg_1128                  |  32|   0|   32|          0|
    |icmp_ln192_reg_1109          |   1|   0|    1|          0|
    |indvar_flatten24_fu_168      |   5|   0|    5|          0|
    |kx_fu_160                    |   3|   0|    3|          0|
    |ky_1_fu_164                  |   3|   0|    3|          0|
    |p_2_fu_172                   |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 167|   0|  167|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1043_p_din0      |  out|   32|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1043_p_din1      |  out|   32|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1043_p_opcode    |  out|    2|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1043_p_dout0     |   in|   32|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1043_p_ce        |  out|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1047_p_din0      |  out|   32|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1047_p_din1      |  out|   32|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1047_p_dout0     |   in|   32|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|grp_fu_1047_p_ce        |  out|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8|  return value|
|acc3                    |   in|   32|     ap_none|                                                                     acc3|        scalar|
|zext_ln176_3            |   in|    9|     ap_none|                                                             zext_ln176_3|        scalar|
|h0_cast                 |   in|    9|     ap_none|                                                                  h0_cast|        scalar|
|zext_ln173              |   in|    9|     ap_none|                                                               zext_ln173|        scalar|
|sub60_cast              |   in|    9|     ap_none|                                                               sub60_cast|        scalar|
|add_ln204               |   in|   13|     ap_none|                                                                add_ln204|        scalar|
|zext_ln180_1            |   in|    9|     ap_none|                                                             zext_ln180_1|        scalar|
|w0_cast5                |   in|    8|     ap_none|                                                                 w0_cast5|        scalar|
|zext_ln174              |   in|    9|     ap_none|                                                               zext_ln174|        scalar|
|zext_ln176              |   in|    9|     ap_none|                                                               zext_ln176|        scalar|
|conv2_buf_address0      |  out|   18|   ap_memory|                                                                conv2_buf|         array|
|conv2_buf_ce0           |  out|    1|   ap_memory|                                                                conv2_buf|         array|
|conv2_buf_q0            |   in|   32|   ap_memory|                                                                conv2_buf|         array|
|mux_case_091_reload     |   in|   32|     ap_none|                                                      mux_case_091_reload|        scalar|
|mux_case_197_reload     |   in|   32|     ap_none|                                                      mux_case_197_reload|        scalar|
|mux_case_2103_reload    |   in|   32|     ap_none|                                                     mux_case_2103_reload|        scalar|
|mux_case_3109_reload    |   in|   32|     ap_none|                                                     mux_case_3109_reload|        scalar|
|mux_case_4115_reload    |   in|   32|     ap_none|                                                     mux_case_4115_reload|        scalar|
|mux_case_046122_reload  |   in|   32|     ap_none|                                                   mux_case_046122_reload|        scalar|
|mux_case_148128_reload  |   in|   32|     ap_none|                                                   mux_case_148128_reload|        scalar|
|mux_case_250134_reload  |   in|   32|     ap_none|                                                   mux_case_250134_reload|        scalar|
|mux_case_352140_reload  |   in|   32|     ap_none|                                                   mux_case_352140_reload|        scalar|
|mux_case_454146_reload  |   in|   32|     ap_none|                                                   mux_case_454146_reload|        scalar|
|mux_case_057152_reload  |   in|   32|     ap_none|                                                   mux_case_057152_reload|        scalar|
|mux_case_159158_reload  |   in|   32|     ap_none|                                                   mux_case_159158_reload|        scalar|
|mux_case_261164_reload  |   in|   32|     ap_none|                                                   mux_case_261164_reload|        scalar|
|mux_case_363170_reload  |   in|   32|     ap_none|                                                   mux_case_363170_reload|        scalar|
|mux_case_465176_reload  |   in|   32|     ap_none|                                                   mux_case_465176_reload|        scalar|
|mux_case_068182_reload  |   in|   32|     ap_none|                                                   mux_case_068182_reload|        scalar|
|mux_case_170188_reload  |   in|   32|     ap_none|                                                   mux_case_170188_reload|        scalar|
|mux_case_272194_reload  |   in|   32|     ap_none|                                                   mux_case_272194_reload|        scalar|
|mux_case_374200_reload  |   in|   32|     ap_none|                                                   mux_case_374200_reload|        scalar|
|mux_case_476206_reload  |   in|   32|     ap_none|                                                   mux_case_476206_reload|        scalar|
|mux_case_079212_reload  |   in|   32|     ap_none|                                                   mux_case_079212_reload|        scalar|
|mux_case_181218_reload  |   in|   32|     ap_none|                                                   mux_case_181218_reload|        scalar|
|mux_case_283224_reload  |   in|   32|     ap_none|                                                   mux_case_283224_reload|        scalar|
|mux_case_385230_reload  |   in|   32|     ap_none|                                                   mux_case_385230_reload|        scalar|
|mux_case_487236_reload  |   in|   32|     ap_none|                                                   mux_case_487236_reload|        scalar|
|acc3_2_out              |  out|   32|      ap_vld|                                                               acc3_2_out|       pointer|
|acc3_2_out_ap_vld       |  out|    1|      ap_vld|                                                               acc3_2_out|       pointer|
+------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 6, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.95>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%acc3_2 = alloca i32 1"   --->   Operation 13 'alloca' 'acc3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kx = alloca i32 1"   --->   Operation 14 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ky_1 = alloca i32 1"   --->   Operation 15 'alloca' 'ky_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten24 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_487236_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_487236_reload"   --->   Operation 17 'read' 'mux_case_487236_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_385230_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_385230_reload"   --->   Operation 18 'read' 'mux_case_385230_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mux_case_283224_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_283224_reload"   --->   Operation 19 'read' 'mux_case_283224_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mux_case_181218_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_181218_reload"   --->   Operation 20 'read' 'mux_case_181218_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_079212_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_079212_reload"   --->   Operation 21 'read' 'mux_case_079212_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_476206_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_476206_reload"   --->   Operation 22 'read' 'mux_case_476206_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_374200_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_374200_reload"   --->   Operation 23 'read' 'mux_case_374200_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_272194_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_272194_reload"   --->   Operation 24 'read' 'mux_case_272194_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_170188_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_170188_reload"   --->   Operation 25 'read' 'mux_case_170188_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_068182_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_068182_reload"   --->   Operation 26 'read' 'mux_case_068182_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_465176_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_465176_reload"   --->   Operation 27 'read' 'mux_case_465176_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_363170_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_363170_reload"   --->   Operation 28 'read' 'mux_case_363170_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_261164_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_261164_reload"   --->   Operation 29 'read' 'mux_case_261164_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_159158_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_159158_reload"   --->   Operation 30 'read' 'mux_case_159158_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_057152_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_057152_reload"   --->   Operation 31 'read' 'mux_case_057152_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_454146_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_454146_reload"   --->   Operation 32 'read' 'mux_case_454146_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_352140_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_352140_reload"   --->   Operation 33 'read' 'mux_case_352140_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_250134_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_250134_reload"   --->   Operation 34 'read' 'mux_case_250134_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_148128_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_148128_reload"   --->   Operation 35 'read' 'mux_case_148128_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_046122_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_046122_reload"   --->   Operation 36 'read' 'mux_case_046122_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_4115_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4115_reload"   --->   Operation 37 'read' 'mux_case_4115_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_3109_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3109_reload"   --->   Operation 38 'read' 'mux_case_3109_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_2103_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2103_reload"   --->   Operation 39 'read' 'mux_case_2103_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_197_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_197_reload"   --->   Operation 40 'read' 'mux_case_197_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_091_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_091_reload"   --->   Operation 41 'read' 'mux_case_091_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln176_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln176"   --->   Operation 42 'read' 'zext_ln176_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln174_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln174"   --->   Operation 43 'read' 'zext_ln174_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%w0_cast5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0_cast5"   --->   Operation 44 'read' 'w0_cast5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln180_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln180_1"   --->   Operation 45 'read' 'zext_ln180_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add_ln204_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %add_ln204"   --->   Operation 46 'read' 'add_ln204_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sub60_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sub60_cast"   --->   Operation 47 'read' 'sub60_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln173_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln173"   --->   Operation 48 'read' 'zext_ln173_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%h0_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0_cast"   --->   Operation 49 'read' 'h0_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln176_3_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln176_3"   --->   Operation 50 'read' 'zext_ln176_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%acc3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %acc3"   --->   Operation 51 'read' 'acc3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln176_cast = zext i9 %zext_ln176_read"   --->   Operation 52 'zext' 'zext_ln176_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln174_cast = zext i9 %zext_ln174_read"   --->   Operation 53 'zext' 'zext_ln174_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%w0_cast5_cast = zext i8 %w0_cast5_read"   --->   Operation 54 'zext' 'w0_cast5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln180_1_cast = zext i9 %zext_ln180_1_read"   --->   Operation 55 'zext' 'zext_ln180_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sub60_cast_cast = zext i9 %sub60_cast_read"   --->   Operation 56 'zext' 'sub60_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln173_cast = zext i9 %zext_ln173_read"   --->   Operation 57 'zext' 'zext_ln173_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%h0_cast_cast = zext i9 %h0_cast_read"   --->   Operation 58 'zext' 'h0_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln176_3_cast = zext i9 %zext_ln176_3_read"   --->   Operation 59 'zext' 'zext_ln176_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add_ln204_cast = zext i13 %add_ln204_read"   --->   Operation 60 'zext' 'add_ln204_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_2 = alloca i64 1"   --->   Operation 61 'alloca' 'p_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten24"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %ky_1"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kx"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %acc3_read, i32 %acc3_2"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body46"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ky = load i3 %ky_1" [src/srcnn.cpp:192]   --->   Operation 67 'load' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten24_load = load i5 %indvar_flatten24" [src/srcnn.cpp:192]   --->   Operation 68 'load' 'indvar_flatten24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.67ns)   --->   "%tmp2 = add i3 %ky, i3 6" [src/srcnn.cpp:192]   --->   Operation 69 'add' 'tmp2' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i3 %tmp2" [src/srcnn.cpp:192]   --->   Operation 70 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.77ns)   --->   "%empty = add i11 %tmp2_cast, i11 %zext_ln176_3_cast" [src/srcnn.cpp:192]   --->   Operation 71 'add' 'empty' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sub53)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %empty, i32 10" [src/srcnn.cpp:192]   --->   Operation 72 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.79ns)   --->   "%cmp1_i = icmp_sgt  i11 %empty, i11 254" [src/srcnn.cpp:192]   --->   Operation 73 'icmp' 'cmp1_i' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sub53)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %empty, i32 10" [src/srcnn.cpp:192]   --->   Operation 74 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sub53)   --->   "%p_cast_cast = select i1 %tmp_13, i11 0, i11 254" [src/srcnn.cpp:192]   --->   Operation 75 'select' 'p_cast_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sub53)   --->   "%empty_23 = or i1 %tmp_12, i1 %cmp1_i" [src/srcnn.cpp:192]   --->   Operation 76 'or' 'empty_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sub53)   --->   "%gy = select i1 %empty_23, i11 %p_cast_cast, i11 %empty" [src/srcnn.cpp:192]   --->   Operation 77 'select' 'gy' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub53 = sub i11 %gy, i11 %h0_cast_cast" [src/srcnn.cpp:192]   --->   Operation 78 'sub' 'sub53' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty_24 = trunc i11 %sub53" [src/srcnn.cpp:192]   --->   Operation 79 'trunc' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.79ns)   --->   "%yi = add i11 %sub53, i11 2" [src/srcnn.cpp:192]   --->   Operation 80 'add' 'yi' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.78ns)   --->   "%yi_cast = add i10 %empty_24, i10 2" [src/srcnn.cpp:192]   --->   Operation 81 'add' 'yi_cast' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node yi_1)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %yi, i32 10" [src/srcnn.cpp:192]   --->   Operation 82 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.79ns)   --->   "%slt = icmp_slt  i11 %yi, i11 %zext_ln173_cast" [src/srcnn.cpp:192]   --->   Operation 83 'icmp' 'slt' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node yi_1)   --->   "%rev72 = xor i1 %slt, i1 1" [src/srcnn.cpp:192]   --->   Operation 84 'xor' 'rev72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node yi_1)   --->   "%yi_2 = select i1 %rev72, i10 %sub60_cast_cast, i10 %yi_cast" [src/srcnn.cpp:192]   --->   Operation 85 'select' 'yi_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.40ns) (out node of the LUT)   --->   "%yi_1 = select i1 %tmp_14, i10 0, i10 %yi_2" [src/srcnn.cpp:192]   --->   Operation 86 'select' 'yi_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.78ns)   --->   "%icmp_ln192 = icmp_eq  i5 %indvar_flatten24_load, i5 25" [src/srcnn.cpp:192]   --->   Operation 87 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln192_1 = add i5 %indvar_flatten24_load, i5 1" [src/srcnn.cpp:192]   --->   Operation 88 'add' 'add_ln192_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %icmp_ln192, void %for.inc84, void %for.inc87.exitStub" [src/srcnn.cpp:192]   --->   Operation 89 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%kx_load = load i3 %kx" [src/srcnn.cpp:193]   --->   Operation 90 'load' 'kx_load' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.67ns)   --->   "%add_ln192 = add i3 %ky, i3 1" [src/srcnn.cpp:192]   --->   Operation 91 'add' 'add_ln192' <Predicate = (!icmp_ln192)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.67ns)   --->   "%icmp_ln193 = icmp_eq  i3 %kx_load, i3 5" [src/srcnn.cpp:193]   --->   Operation 92 'icmp' 'icmp_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.20ns)   --->   "%select_ln180 = select i1 %icmp_ln193, i3 0, i3 %kx_load" [src/srcnn.cpp:180]   --->   Operation 93 'select' 'select_ln180' <Predicate = (!icmp_ln192)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.67ns)   --->   "%tmp2_mid1 = add i3 %ky, i3 7" [src/srcnn.cpp:192]   --->   Operation 94 'add' 'tmp2_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp2_cast_mid1 = sext i3 %tmp2_mid1" [src/srcnn.cpp:192]   --->   Operation 95 'sext' 'tmp2_cast_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.77ns)   --->   "%p_mid1 = add i11 %tmp2_cast_mid1, i11 %zext_ln176_3_cast" [src/srcnn.cpp:192]   --->   Operation 96 'add' 'p_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sub53_mid1)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p_mid1, i32 10" [src/srcnn.cpp:192]   --->   Operation 97 'bitselect' 'tmp_15' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.79ns)   --->   "%cmp1_i_mid1 = icmp_sgt  i11 %p_mid1, i11 254" [src/srcnn.cpp:192]   --->   Operation 98 'icmp' 'cmp1_i_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node sub53_mid1)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p_mid1, i32 10" [src/srcnn.cpp:192]   --->   Operation 99 'bitselect' 'tmp_16' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node sub53_mid1)   --->   "%p_mid118_cast_cast = select i1 %tmp_16, i11 0, i11 254" [src/srcnn.cpp:192]   --->   Operation 100 'select' 'p_mid118_cast_cast' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node sub53_mid1)   --->   "%p_mid120 = or i1 %tmp_15, i1 %cmp1_i_mid1" [src/srcnn.cpp:192]   --->   Operation 101 'or' 'p_mid120' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node sub53_mid1)   --->   "%gy_mid1 = select i1 %p_mid120, i11 %p_mid118_cast_cast, i11 %p_mid1" [src/srcnn.cpp:192]   --->   Operation 102 'select' 'gy_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub53_mid1 = sub i11 %gy_mid1, i11 %h0_cast_cast" [src/srcnn.cpp:192]   --->   Operation 103 'sub' 'sub53_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%empty_25 = trunc i11 %sub53_mid1" [src/srcnn.cpp:192]   --->   Operation 104 'trunc' 'empty_25' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.79ns)   --->   "%yi_mid1 = add i11 %sub53_mid1, i11 2" [src/srcnn.cpp:192]   --->   Operation 105 'add' 'yi_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.78ns)   --->   "%yi_cast_mid1 = add i10 %empty_25, i10 2" [src/srcnn.cpp:192]   --->   Operation 106 'add' 'yi_cast_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln180_1)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %yi_mid1, i32 10" [src/srcnn.cpp:192]   --->   Operation 107 'bitselect' 'tmp_17' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.79ns)   --->   "%slt73 = icmp_slt  i11 %yi_mid1, i11 %zext_ln173_cast" [src/srcnn.cpp:192]   --->   Operation 108 'icmp' 'slt73' <Predicate = (!icmp_ln192)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln180_1)   --->   "%rev74 = xor i1 %slt73, i1 1" [src/srcnn.cpp:192]   --->   Operation 109 'xor' 'rev74' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln180_1)   --->   "%yi_2_mid1 = select i1 %rev74, i10 %sub60_cast_cast, i10 %yi_cast_mid1" [src/srcnn.cpp:192]   --->   Operation 110 'select' 'yi_2_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln180_1)   --->   "%yi_1_mid1 = select i1 %tmp_17, i10 0, i10 %yi_2_mid1" [src/srcnn.cpp:192]   --->   Operation 111 'select' 'yi_1_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln180_1 = select i1 %icmp_ln193, i10 %yi_1_mid1, i10 %yi_1" [src/srcnn.cpp:180]   --->   Operation 112 'select' 'select_ln180_1' <Predicate = (!icmp_ln192)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln204_1)   --->   "%sext_ln204 = sext i10 %select_ln180_1" [src/srcnn.cpp:204]   --->   Operation 113 'sext' 'sext_ln204' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.82ns) (out node of the LUT)   --->   "%add_ln204_1 = add i14 %add_ln204_cast, i14 %sext_ln204" [src/srcnn.cpp:204]   --->   Operation 114 'add' 'add_ln204_1' <Predicate = (!icmp_ln192)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i14 %add_ln204_1" [src/srcnn.cpp:204]   --->   Operation 115 'trunc' 'trunc_ln204' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i12.i6, i12 %trunc_ln204, i6 0" [src/srcnn.cpp:204]   --->   Operation 116 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln204_1, i2 0" [src/srcnn.cpp:204]   --->   Operation 117 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln204_1 = sext i16 %tmp_18" [src/srcnn.cpp:204]   --->   Operation 118 'sext' 'sext_ln204_1' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln204_2 = add i18 %p_shl5, i18 %sext_ln204_1" [src/srcnn.cpp:204]   --->   Operation 119 'add' 'add_ln204_2' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 120 [1/1] (0.20ns)   --->   "%select_ln192 = select i1 %icmp_ln193, i3 %add_ln192, i3 %ky" [src/srcnn.cpp:192]   --->   Operation 120 'select' 'select_ln192' <Predicate = (!icmp_ln192)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.67ns)   --->   "%add_ln197 = add i3 %select_ln180, i3 6" [src/srcnn.cpp:197]   --->   Operation 121 'add' 'add_ln197' <Predicate = (!icmp_ln192)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln197 = sext i3 %add_ln197" [src/srcnn.cpp:197]   --->   Operation 122 'sext' 'sext_ln197' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.77ns)   --->   "%add_ln197_1 = add i10 %sext_ln197, i10 %zext_ln180_1_cast" [src/srcnn.cpp:197]   --->   Operation 123 'add' 'add_ln197_1' <Predicate = (!icmp_ln192)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node sub_ln200)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln197_1, i32 9" [src/srcnn.cpp:26->src/srcnn.cpp:197]   --->   Operation 124 'bitselect' 'tmp_19' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.78ns)   --->   "%icmp_ln26 = icmp_sgt  i10 %add_ln197_1, i10 254" [src/srcnn.cpp:26->src/srcnn.cpp:197]   --->   Operation 125 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln192)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node sub_ln200)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln197_1, i32 9" [src/srcnn.cpp:26->src/srcnn.cpp:197]   --->   Operation 126 'bitselect' 'tmp_20' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node sub_ln200)   --->   "%select_ln26 = select i1 %tmp_20, i10 0, i10 254" [src/srcnn.cpp:26->src/srcnn.cpp:197]   --->   Operation 127 'select' 'select_ln26' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node sub_ln200)   --->   "%or_ln26 = or i1 %tmp_19, i1 %icmp_ln26" [src/srcnn.cpp:26->src/srcnn.cpp:197]   --->   Operation 128 'or' 'or_ln26' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node sub_ln200)   --->   "%gx = select i1 %or_ln26, i10 %select_ln26, i10 %add_ln197_1" [src/srcnn.cpp:26->src/srcnn.cpp:197]   --->   Operation 129 'select' 'gx' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln200 = sub i10 %gx, i10 %w0_cast5_cast" [src/srcnn.cpp:200]   --->   Operation 130 'sub' 'sub_ln200' <Predicate = (!icmp_ln192)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln200 = sext i10 %sub_ln200" [src/srcnn.cpp:200]   --->   Operation 131 'sext' 'sext_ln200' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.78ns)   --->   "%xi = add i11 %sext_ln200, i11 2" [src/srcnn.cpp:200]   --->   Operation 132 'add' 'xi' <Predicate = (!icmp_ln192)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.78ns)   --->   "%add_ln200_1 = add i10 %sub_ln200, i10 2" [src/srcnn.cpp:200]   --->   Operation 133 'add' 'add_ln200_1' <Predicate = (!icmp_ln192)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xi_2)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %xi, i32 10" [src/srcnn.cpp:202]   --->   Operation 134 'bitselect' 'tmp_21' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.79ns)   --->   "%icmp_ln202 = icmp_slt  i11 %xi, i11 %zext_ln174_cast" [src/srcnn.cpp:202]   --->   Operation 135 'icmp' 'icmp_ln202' <Predicate = (!icmp_ln192)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node xi_2)   --->   "%xor_ln202 = xor i1 %icmp_ln202, i1 1" [src/srcnn.cpp:202]   --->   Operation 136 'xor' 'xor_ln202' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xi_2)   --->   "%xi_1 = select i1 %xor_ln202, i10 %zext_ln176_cast, i10 %add_ln200_1" [src/srcnn.cpp:202]   --->   Operation 137 'select' 'xi_1' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.40ns) (out node of the LUT)   --->   "%xi_2 = select i1 %tmp_21, i10 0, i10 %xi_1" [src/srcnn.cpp:202]   --->   Operation 138 'select' 'xi_2' <Predicate = (!icmp_ln192)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln204_2 = sext i10 %xi_2" [src/srcnn.cpp:204]   --->   Operation 139 'sext' 'sext_ln204_2' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln204_3 = add i18 %add_ln204_2, i18 %sext_ln204_2" [src/srcnn.cpp:204]   --->   Operation 140 'add' 'add_ln204_3' <Predicate = (!icmp_ln192)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 141 [1/1] (0.57ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %mux_case_091_reload_read, i32 %mux_case_197_reload_read, i32 %mux_case_2103_reload_read, i32 %mux_case_3109_reload_read, i32 %mux_case_4115_reload_read, i3 %select_ln180" [src/srcnn.cpp:205]   --->   Operation 141 'mux' 'tmp' <Predicate = (!icmp_ln192)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.57ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %mux_case_046122_reload_read, i32 %mux_case_148128_reload_read, i32 %mux_case_250134_reload_read, i32 %mux_case_352140_reload_read, i32 %mux_case_454146_reload_read, i3 %select_ln180" [src/srcnn.cpp:205]   --->   Operation 142 'mux' 'tmp_4' <Predicate = (!icmp_ln192)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.57ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %mux_case_057152_reload_read, i32 %mux_case_159158_reload_read, i32 %mux_case_261164_reload_read, i32 %mux_case_363170_reload_read, i32 %mux_case_465176_reload_read, i3 %select_ln180" [src/srcnn.cpp:205]   --->   Operation 143 'mux' 'tmp_5' <Predicate = (!icmp_ln192)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.57ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %mux_case_068182_reload_read, i32 %mux_case_170188_reload_read, i32 %mux_case_272194_reload_read, i32 %mux_case_374200_reload_read, i32 %mux_case_476206_reload_read, i3 %select_ln180" [src/srcnn.cpp:205]   --->   Operation 144 'mux' 'tmp_6' <Predicate = (!icmp_ln192)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.57ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %mux_case_079212_reload_read, i32 %mux_case_181218_reload_read, i32 %mux_case_283224_reload_read, i32 %mux_case_385230_reload_read, i32 %mux_case_487236_reload_read, i3 %select_ln180" [src/srcnn.cpp:205]   --->   Operation 145 'mux' 'tmp_7' <Predicate = (!icmp_ln192)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.57ns)   --->   "%a_assign = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp, i32 %tmp_4, i32 %tmp_5, i32 %tmp_6, i32 %tmp_7, i3 %select_ln192" [src/srcnn.cpp:205]   --->   Operation 146 'mux' 'a_assign' <Predicate = (!icmp_ln192)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.67ns)   --->   "%add_ln193 = add i3 %select_ln180, i3 1" [src/srcnn.cpp:193]   --->   Operation 147 'add' 'add_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln193 = store i5 %add_ln192_1, i5 %indvar_flatten24" [src/srcnn.cpp:193]   --->   Operation 148 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.42>
ST_1 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln193 = store i3 %select_ln192, i3 %ky_1" [src/srcnn.cpp:193]   --->   Operation 149 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.42>
ST_1 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln193 = store i3 %add_ln193, i3 %kx" [src/srcnn.cpp:193]   --->   Operation 150 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i18 %add_ln204_3" [src/srcnn.cpp:204]   --->   Operation 151 'zext' 'zext_ln204' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%conv2_buf_addr = getelementptr i32 %conv2_buf, i64 0, i64 %zext_ln204" [src/srcnn.cpp:204]   --->   Operation 152 'getelementptr' 'conv2_buf_addr' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 153 [2/2] (1.23ns)   --->   "%c2 = load i18 %conv2_buf_addr" [src/srcnn.cpp:204]   --->   Operation 153 'load' 'c2' <Predicate = (!icmp_ln192)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 147968> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 154 [1/2] (1.23ns)   --->   "%c2 = load i18 %conv2_buf_addr" [src/srcnn.cpp:204]   --->   Operation 154 'load' 'c2' <Predicate = (!icmp_ln192)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 147968> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : [1/1] (0.47ns)   --->   Input mux for Operation 155 '%p = fmul i32 %a_assign, i32 %c2'
ST_4 : Operation 155 [3/3] (6.54ns)   --->   "%p = fmul i32 %a_assign, i32 %c2" [src/srcnn.cpp:31->src/srcnn.cpp:205]   --->   Operation 155 'fmul' 'p' <Predicate = (!icmp_ln192)> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%acc3_2_load_1 = load i32 %acc3_2"   --->   Operation 171 'load' 'acc3_2_load_1' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %acc3_2_out, i32 %acc3_2_load_1"   --->   Operation 172 'write' 'write_ln0' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 173 'ret' 'ret_ln0' <Predicate = (icmp_ln192)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 156 [2/3] (7.01ns)   --->   "%p = fmul i32 %a_assign, i32 %c2" [src/srcnn.cpp:31->src/srcnn.cpp:205]   --->   Operation 156 'fmul' 'p' <Predicate = (!icmp_ln192)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 157 [1/3] (7.01ns)   --->   "%p = fmul i32 %a_assign, i32 %c2" [src/srcnn.cpp:31->src/srcnn.cpp:205]   --->   Operation 157 'fmul' 'p' <Predicate = (!icmp_ln192)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln31 = store i32 %p, i32 %p_2" [src/srcnn.cpp:31->src/srcnn.cpp:205]   --->   Operation 158 'store' 'store_ln31' <Predicate = (!icmp_ln192)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%acc3_2_load = load i32 %acc3_2" [src/srcnn.cpp:32->src/srcnn.cpp:205]   --->   Operation 159 'load' 'acc3_2_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%p_2_load = load i32 %p_2" [src/srcnn.cpp:32->src/srcnn.cpp:205]   --->   Operation 160 'load' 'p_2_load' <Predicate = true> <Delay = 0.00>
ST_7 : [1/1] (0.47ns)   --->   Input mux for Operation 161 '%acc3_1 = fadd i32 %acc3_2_load, i32 %p_2_load'
ST_7 : Operation 161 [4/4] (5.96ns)   --->   "%acc3_1 = fadd i32 %acc3_2_load, i32 %p_2_load" [src/srcnn.cpp:32->src/srcnn.cpp:205]   --->   Operation 161 'fadd' 'acc3_1' <Predicate = true> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 162 [3/4] (6.43ns)   --->   "%acc3_1 = fadd i32 %acc3_2_load, i32 %p_2_load" [src/srcnn.cpp:32->src/srcnn.cpp:205]   --->   Operation 162 'fadd' 'acc3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 163 [2/4] (6.43ns)   --->   "%acc3_1 = fadd i32 %acc3_2_load, i32 %p_2_load" [src/srcnn.cpp:32->src/srcnn.cpp:205]   --->   Operation 163 'fadd' 'acc3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_192_7_VITIS_LOOP_193_8_str"   --->   Operation 164 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 165 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln194 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_0" [src/srcnn.cpp:194]   --->   Operation 166 'specpipeline' 'specpipeline_ln194' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln193 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/srcnn.cpp:193]   --->   Operation 167 'specloopname' 'specloopname_ln193' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/4] (6.43ns)   --->   "%acc3_1 = fadd i32 %acc3_2_load, i32 %p_2_load" [src/srcnn.cpp:32->src/srcnn.cpp:205]   --->   Operation 168 'fadd' 'acc3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.42ns)   --->   "%store_ln193 = store i32 %acc3_1, i32 %acc3_2" [src/srcnn.cpp:193]   --->   Operation 169 'store' 'store_ln193' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln193 = br void %for.body46" [src/srcnn.cpp:193]   --->   Operation 170 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln176_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h0_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln173]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub60_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln204]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln180_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0_cast5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln174]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln176]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mux_case_091_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_197_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_2103_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_3109_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_4115_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_046122_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_148128_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_250134_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_352140_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_454146_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_057152_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_159158_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_261164_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_363170_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_465176_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_068182_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_170188_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_272194_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_374200_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_476206_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_079212_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_181218_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_283224_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_385230_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_487236_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc3_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc3_2                      (alloca           ) [ 01111111111]
kx                          (alloca           ) [ 01000000000]
ky_1                        (alloca           ) [ 01000000000]
indvar_flatten24            (alloca           ) [ 01000000000]
mux_case_487236_reload_read (read             ) [ 00000000000]
mux_case_385230_reload_read (read             ) [ 00000000000]
mux_case_283224_reload_read (read             ) [ 00000000000]
mux_case_181218_reload_read (read             ) [ 00000000000]
mux_case_079212_reload_read (read             ) [ 00000000000]
mux_case_476206_reload_read (read             ) [ 00000000000]
mux_case_374200_reload_read (read             ) [ 00000000000]
mux_case_272194_reload_read (read             ) [ 00000000000]
mux_case_170188_reload_read (read             ) [ 00000000000]
mux_case_068182_reload_read (read             ) [ 00000000000]
mux_case_465176_reload_read (read             ) [ 00000000000]
mux_case_363170_reload_read (read             ) [ 00000000000]
mux_case_261164_reload_read (read             ) [ 00000000000]
mux_case_159158_reload_read (read             ) [ 00000000000]
mux_case_057152_reload_read (read             ) [ 00000000000]
mux_case_454146_reload_read (read             ) [ 00000000000]
mux_case_352140_reload_read (read             ) [ 00000000000]
mux_case_250134_reload_read (read             ) [ 00000000000]
mux_case_148128_reload_read (read             ) [ 00000000000]
mux_case_046122_reload_read (read             ) [ 00000000000]
mux_case_4115_reload_read   (read             ) [ 00000000000]
mux_case_3109_reload_read   (read             ) [ 00000000000]
mux_case_2103_reload_read   (read             ) [ 00000000000]
mux_case_197_reload_read    (read             ) [ 00000000000]
mux_case_091_reload_read    (read             ) [ 00000000000]
zext_ln176_read             (read             ) [ 00000000000]
zext_ln174_read             (read             ) [ 00000000000]
w0_cast5_read               (read             ) [ 00000000000]
zext_ln180_1_read           (read             ) [ 00000000000]
add_ln204_read              (read             ) [ 00000000000]
sub60_cast_read             (read             ) [ 00000000000]
zext_ln173_read             (read             ) [ 00000000000]
h0_cast_read                (read             ) [ 00000000000]
zext_ln176_3_read           (read             ) [ 00000000000]
acc3_read                   (read             ) [ 00000000000]
zext_ln176_cast             (zext             ) [ 00000000000]
zext_ln174_cast             (zext             ) [ 00000000000]
w0_cast5_cast               (zext             ) [ 00000000000]
zext_ln180_1_cast           (zext             ) [ 00000000000]
sub60_cast_cast             (zext             ) [ 00000000000]
zext_ln173_cast             (zext             ) [ 00000000000]
h0_cast_cast                (zext             ) [ 00000000000]
zext_ln176_3_cast           (zext             ) [ 00000000000]
add_ln204_cast              (zext             ) [ 00000000000]
p_2                         (alloca           ) [ 01111111000]
store_ln0                   (store            ) [ 00000000000]
store_ln0                   (store            ) [ 00000000000]
store_ln0                   (store            ) [ 00000000000]
store_ln0                   (store            ) [ 00000000000]
br_ln0                      (br               ) [ 00000000000]
ky                          (load             ) [ 00000000000]
indvar_flatten24_load       (load             ) [ 00000000000]
tmp2                        (add              ) [ 00000000000]
tmp2_cast                   (sext             ) [ 00000000000]
empty                       (add              ) [ 00000000000]
tmp_12                      (bitselect        ) [ 00000000000]
cmp1_i                      (icmp             ) [ 00000000000]
tmp_13                      (bitselect        ) [ 00000000000]
p_cast_cast                 (select           ) [ 00000000000]
empty_23                    (or               ) [ 00000000000]
gy                          (select           ) [ 00000000000]
sub53                       (sub              ) [ 00000000000]
empty_24                    (trunc            ) [ 00000000000]
yi                          (add              ) [ 00000000000]
yi_cast                     (add              ) [ 00000000000]
tmp_14                      (bitselect        ) [ 00000000000]
slt                         (icmp             ) [ 00000000000]
rev72                       (xor              ) [ 00000000000]
yi_2                        (select           ) [ 00000000000]
yi_1                        (select           ) [ 00000000000]
icmp_ln192                  (icmp             ) [ 01111110000]
add_ln192_1                 (add              ) [ 00000000000]
br_ln192                    (br               ) [ 00000000000]
kx_load                     (load             ) [ 00000000000]
add_ln192                   (add              ) [ 00000000000]
icmp_ln193                  (icmp             ) [ 00000000000]
select_ln180                (select           ) [ 00000000000]
tmp2_mid1                   (add              ) [ 00000000000]
tmp2_cast_mid1              (sext             ) [ 00000000000]
p_mid1                      (add              ) [ 00000000000]
tmp_15                      (bitselect        ) [ 00000000000]
cmp1_i_mid1                 (icmp             ) [ 00000000000]
tmp_16                      (bitselect        ) [ 00000000000]
p_mid118_cast_cast          (select           ) [ 00000000000]
p_mid120                    (or               ) [ 00000000000]
gy_mid1                     (select           ) [ 00000000000]
sub53_mid1                  (sub              ) [ 00000000000]
empty_25                    (trunc            ) [ 00000000000]
yi_mid1                     (add              ) [ 00000000000]
yi_cast_mid1                (add              ) [ 00000000000]
tmp_17                      (bitselect        ) [ 00000000000]
slt73                       (icmp             ) [ 00000000000]
rev74                       (xor              ) [ 00000000000]
yi_2_mid1                   (select           ) [ 00000000000]
yi_1_mid1                   (select           ) [ 00000000000]
select_ln180_1              (select           ) [ 00000000000]
sext_ln204                  (sext             ) [ 00000000000]
add_ln204_1                 (add              ) [ 00000000000]
trunc_ln204                 (trunc            ) [ 00000000000]
p_shl5                      (bitconcatenate   ) [ 00000000000]
tmp_18                      (bitconcatenate   ) [ 00000000000]
sext_ln204_1                (sext             ) [ 00000000000]
add_ln204_2                 (add              ) [ 00000000000]
select_ln192                (select           ) [ 00000000000]
add_ln197                   (add              ) [ 00000000000]
sext_ln197                  (sext             ) [ 00000000000]
add_ln197_1                 (add              ) [ 00000000000]
tmp_19                      (bitselect        ) [ 00000000000]
icmp_ln26                   (icmp             ) [ 00000000000]
tmp_20                      (bitselect        ) [ 00000000000]
select_ln26                 (select           ) [ 00000000000]
or_ln26                     (or               ) [ 00000000000]
gx                          (select           ) [ 00000000000]
sub_ln200                   (sub              ) [ 00000000000]
sext_ln200                  (sext             ) [ 00000000000]
xi                          (add              ) [ 00000000000]
add_ln200_1                 (add              ) [ 00000000000]
tmp_21                      (bitselect        ) [ 00000000000]
icmp_ln202                  (icmp             ) [ 00000000000]
xor_ln202                   (xor              ) [ 00000000000]
xi_1                        (select           ) [ 00000000000]
xi_2                        (select           ) [ 00000000000]
sext_ln204_2                (sext             ) [ 00000000000]
add_ln204_3                 (add              ) [ 00100000000]
tmp                         (mux              ) [ 00000000000]
tmp_4                       (mux              ) [ 00000000000]
tmp_5                       (mux              ) [ 00000000000]
tmp_6                       (mux              ) [ 00000000000]
tmp_7                       (mux              ) [ 00000000000]
a_assign                    (mux              ) [ 00111110000]
add_ln193                   (add              ) [ 00000000000]
store_ln193                 (store            ) [ 00000000000]
store_ln193                 (store            ) [ 00000000000]
store_ln193                 (store            ) [ 00000000000]
zext_ln204                  (zext             ) [ 00000000000]
conv2_buf_addr              (getelementptr    ) [ 00010000000]
c2                          (load             ) [ 00001110000]
p                           (fmul             ) [ 00000000000]
store_ln31                  (store            ) [ 00000000000]
acc3_2_load                 (load             ) [ 00111000111]
p_2_load                    (load             ) [ 00111000111]
specloopname_ln0            (specloopname     ) [ 00000000000]
speclooptripcount_ln0       (speclooptripcount) [ 00000000000]
specpipeline_ln194          (specpipeline     ) [ 00000000000]
specloopname_ln193          (specloopname     ) [ 00000000000]
acc3_1                      (fadd             ) [ 00000000000]
store_ln193                 (store            ) [ 00000000000]
br_ln193                    (br               ) [ 00000000000]
acc3_2_load_1               (load             ) [ 00000000000]
write_ln0                   (write            ) [ 00000000000]
ret_ln0                     (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln176_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln176_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h0_cast">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0_cast"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln173">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub60_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub60_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add_ln204">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln204"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln180_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln180_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w0_cast5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0_cast5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln174">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zext_ln176">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv2_buf">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mux_case_091_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_091_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mux_case_197_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_197_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mux_case_2103_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_2103_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mux_case_3109_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_3109_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mux_case_4115_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_4115_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mux_case_046122_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_046122_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mux_case_148128_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_148128_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="mux_case_250134_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_250134_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mux_case_352140_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_352140_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="mux_case_454146_reload">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_454146_reload"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="mux_case_057152_reload">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_057152_reload"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="mux_case_159158_reload">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_159158_reload"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="mux_case_261164_reload">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_261164_reload"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="mux_case_363170_reload">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_363170_reload"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="mux_case_465176_reload">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_465176_reload"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="mux_case_068182_reload">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_068182_reload"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="mux_case_170188_reload">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_170188_reload"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="mux_case_272194_reload">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_272194_reload"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="mux_case_374200_reload">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_374200_reload"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="mux_case_476206_reload">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_476206_reload"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="mux_case_079212_reload">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_079212_reload"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="mux_case_181218_reload">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_181218_reload"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="mux_case_283224_reload">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_283224_reload"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="mux_case_385230_reload">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_385230_reload"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="mux_case_487236_reload">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_487236_reload"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="acc3_2_out">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc3_2_out"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5f32.i3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_192_7_VITIS_LOOP_193_8_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="acc3_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc3_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="kx_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kx/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="ky_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ky_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten24_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten24/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mux_case_487236_reload_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_487236_reload_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mux_case_385230_reload_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_385230_reload_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="mux_case_283224_reload_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_283224_reload_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="mux_case_181218_reload_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_181218_reload_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mux_case_079212_reload_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_079212_reload_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="mux_case_476206_reload_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_476206_reload_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mux_case_374200_reload_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_374200_reload_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mux_case_272194_reload_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_272194_reload_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mux_case_170188_reload_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_170188_reload_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mux_case_068182_reload_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_068182_reload_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mux_case_465176_reload_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_465176_reload_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mux_case_363170_reload_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_363170_reload_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="mux_case_261164_reload_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_261164_reload_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="mux_case_159158_reload_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_159158_reload_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mux_case_057152_reload_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_057152_reload_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mux_case_454146_reload_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_454146_reload_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="mux_case_352140_reload_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_352140_reload_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="mux_case_250134_reload_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_250134_reload_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mux_case_148128_reload_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_148128_reload_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="mux_case_046122_reload_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_046122_reload_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="mux_case_4115_reload_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_4115_reload_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="mux_case_3109_reload_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_3109_reload_read/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="mux_case_2103_reload_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_2103_reload_read/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="mux_case_197_reload_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_197_reload_read/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mux_case_091_reload_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_091_reload_read/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln176_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="0" index="1" bw="9" slack="0"/>
<pin id="329" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln176_read/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln174_read_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="0" index="1" bw="9" slack="0"/>
<pin id="335" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln174_read/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="w0_cast5_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_cast5_read/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln180_1_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="0" index="1" bw="9" slack="0"/>
<pin id="347" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln180_1_read/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln204_read_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="13" slack="0"/>
<pin id="352" dir="0" index="1" bw="13" slack="0"/>
<pin id="353" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln204_read/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sub60_cast_read_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="0"/>
<pin id="358" dir="0" index="1" bw="9" slack="0"/>
<pin id="359" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub60_cast_read/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln173_read_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="0"/>
<pin id="364" dir="0" index="1" bw="9" slack="0"/>
<pin id="365" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln173_read/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="h0_cast_read_read_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="0" index="1" bw="9" slack="0"/>
<pin id="371" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_cast_read/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln176_3_read_read_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="0" index="1" bw="9" slack="0"/>
<pin id="377" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln176_3_read/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="acc3_read_read_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc3_read/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="write_ln0_write_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="0" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="32" slack="0"/>
<pin id="390" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="conv2_buf_addr_gep_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="18" slack="0"/>
<pin id="397" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_buf_addr/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="18" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c2/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc3_1/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="3"/>
<pin id="412" dir="0" index="1" bw="32" slack="1"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="p/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln176_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176_cast/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln174_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="0"/>
<pin id="420" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_cast/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="w0_cast5_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w0_cast5_cast/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln180_1_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="0"/>
<pin id="428" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1_cast/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sub60_cast_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="0"/>
<pin id="432" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sub60_cast_cast/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln173_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="0"/>
<pin id="436" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_cast/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="h0_cast_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h0_cast_cast/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln176_3_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="0"/>
<pin id="444" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176_3_cast/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln204_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="13" slack="0"/>
<pin id="448" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln204_cast/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln0_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="5" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln0_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="3" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln0_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="3" slack="0"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln0_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="ky_load_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="0"/>
<pin id="472" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ky/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="indvar_flatten24_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="0"/>
<pin id="475" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten24_load/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp2_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="empty_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="0" index="1" bw="9" slack="0"/>
<pin id="489" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_12_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="11" slack="0"/>
<pin id="495" dir="0" index="2" bw="5" slack="0"/>
<pin id="496" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="cmp1_i_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="0"/>
<pin id="502" dir="0" index="1" bw="11" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp1_i/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_13_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="11" slack="0"/>
<pin id="509" dir="0" index="2" bw="5" slack="0"/>
<pin id="510" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_cast_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="11" slack="0"/>
<pin id="517" dir="0" index="2" bw="11" slack="0"/>
<pin id="518" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="empty_23_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="gy_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="11" slack="0"/>
<pin id="531" dir="0" index="2" bw="11" slack="0"/>
<pin id="532" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gy/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sub53_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="11" slack="0"/>
<pin id="538" dir="0" index="1" bw="9" slack="0"/>
<pin id="539" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub53/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="empty_24_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="0"/>
<pin id="544" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="yi_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="11" slack="0"/>
<pin id="548" dir="0" index="1" bw="3" slack="0"/>
<pin id="549" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="yi_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="0"/>
<pin id="554" dir="0" index="1" bw="3" slack="0"/>
<pin id="555" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi_cast/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_14_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="11" slack="0"/>
<pin id="561" dir="0" index="2" bw="5" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="slt_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="11" slack="0"/>
<pin id="568" dir="0" index="1" bw="11" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="rev72_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev72/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="yi_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="10" slack="0"/>
<pin id="581" dir="0" index="2" bw="10" slack="0"/>
<pin id="582" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yi_2/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="yi_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="10" slack="0"/>
<pin id="589" dir="0" index="2" bw="10" slack="0"/>
<pin id="590" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yi_1/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln192_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="0" index="1" bw="5" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln192/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln192_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192_1/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="kx_load_load_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="0"/>
<pin id="608" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kx_load/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln192_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="icmp_ln193_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="0"/>
<pin id="617" dir="0" index="1" bw="3" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="select_ln180_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="3" slack="0"/>
<pin id="624" dir="0" index="2" bw="3" slack="0"/>
<pin id="625" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp2_mid1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_mid1/1 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp2_cast_mid1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="0"/>
<pin id="637" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast_mid1/1 "/>
</bind>
</comp>

<comp id="639" class="1004" name="p_mid1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="0"/>
<pin id="641" dir="0" index="1" bw="9" slack="0"/>
<pin id="642" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_15_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="11" slack="0"/>
<pin id="648" dir="0" index="2" bw="5" slack="0"/>
<pin id="649" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="653" class="1004" name="cmp1_i_mid1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="11" slack="0"/>
<pin id="655" dir="0" index="1" bw="11" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp1_i_mid1/1 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_16_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="11" slack="0"/>
<pin id="662" dir="0" index="2" bw="5" slack="0"/>
<pin id="663" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="667" class="1004" name="p_mid118_cast_cast_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="11" slack="0"/>
<pin id="670" dir="0" index="2" bw="11" slack="0"/>
<pin id="671" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid118_cast_cast/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_mid120_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_mid120/1 "/>
</bind>
</comp>

<comp id="681" class="1004" name="gy_mid1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="11" slack="0"/>
<pin id="684" dir="0" index="2" bw="11" slack="0"/>
<pin id="685" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gy_mid1/1 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sub53_mid1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="11" slack="0"/>
<pin id="691" dir="0" index="1" bw="9" slack="0"/>
<pin id="692" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub53_mid1/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="empty_25_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="11" slack="0"/>
<pin id="697" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="699" class="1004" name="yi_mid1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="11" slack="0"/>
<pin id="701" dir="0" index="1" bw="3" slack="0"/>
<pin id="702" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi_mid1/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="yi_cast_mid1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="10" slack="0"/>
<pin id="707" dir="0" index="1" bw="3" slack="0"/>
<pin id="708" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi_cast_mid1/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_17_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="11" slack="0"/>
<pin id="714" dir="0" index="2" bw="5" slack="0"/>
<pin id="715" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="719" class="1004" name="slt73_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="11" slack="0"/>
<pin id="721" dir="0" index="1" bw="11" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt73/1 "/>
</bind>
</comp>

<comp id="725" class="1004" name="rev74_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev74/1 "/>
</bind>
</comp>

<comp id="731" class="1004" name="yi_2_mid1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="10" slack="0"/>
<pin id="734" dir="0" index="2" bw="10" slack="0"/>
<pin id="735" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yi_2_mid1/1 "/>
</bind>
</comp>

<comp id="739" class="1004" name="yi_1_mid1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="10" slack="0"/>
<pin id="742" dir="0" index="2" bw="10" slack="0"/>
<pin id="743" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yi_1_mid1/1 "/>
</bind>
</comp>

<comp id="747" class="1004" name="select_ln180_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="10" slack="0"/>
<pin id="750" dir="0" index="2" bw="10" slack="0"/>
<pin id="751" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180_1/1 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sext_ln204_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="10" slack="0"/>
<pin id="757" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln204/1 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln204_1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="13" slack="0"/>
<pin id="761" dir="0" index="1" bw="10" slack="0"/>
<pin id="762" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_1/1 "/>
</bind>
</comp>

<comp id="765" class="1004" name="trunc_ln204_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="14" slack="0"/>
<pin id="767" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln204/1 "/>
</bind>
</comp>

<comp id="769" class="1004" name="p_shl5_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="18" slack="0"/>
<pin id="771" dir="0" index="1" bw="12" slack="0"/>
<pin id="772" dir="0" index="2" bw="1" slack="0"/>
<pin id="773" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/1 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_18_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="0" index="1" bw="14" slack="0"/>
<pin id="780" dir="0" index="2" bw="1" slack="0"/>
<pin id="781" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="785" class="1004" name="sext_ln204_1_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="0"/>
<pin id="787" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln204_1/1 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln204_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="18" slack="0"/>
<pin id="791" dir="0" index="1" bw="16" slack="0"/>
<pin id="792" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_2/1 "/>
</bind>
</comp>

<comp id="795" class="1004" name="select_ln192_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="3" slack="0"/>
<pin id="798" dir="0" index="2" bw="3" slack="0"/>
<pin id="799" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln192/1 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add_ln197_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="3" slack="0"/>
<pin id="805" dir="0" index="1" bw="2" slack="0"/>
<pin id="806" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197/1 "/>
</bind>
</comp>

<comp id="809" class="1004" name="sext_ln197_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="3" slack="0"/>
<pin id="811" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln197/1 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln197_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="3" slack="0"/>
<pin id="815" dir="0" index="1" bw="9" slack="0"/>
<pin id="816" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197_1/1 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_19_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="10" slack="0"/>
<pin id="822" dir="0" index="2" bw="5" slack="0"/>
<pin id="823" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="827" class="1004" name="icmp_ln26_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="10" slack="0"/>
<pin id="829" dir="0" index="1" bw="10" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_20_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="10" slack="0"/>
<pin id="836" dir="0" index="2" bw="5" slack="0"/>
<pin id="837" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="841" class="1004" name="select_ln26_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="10" slack="0"/>
<pin id="844" dir="0" index="2" bw="10" slack="0"/>
<pin id="845" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/1 "/>
</bind>
</comp>

<comp id="849" class="1004" name="or_ln26_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/1 "/>
</bind>
</comp>

<comp id="855" class="1004" name="gx_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="10" slack="0"/>
<pin id="858" dir="0" index="2" bw="10" slack="0"/>
<pin id="859" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gx/1 "/>
</bind>
</comp>

<comp id="863" class="1004" name="sub_ln200_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="10" slack="0"/>
<pin id="865" dir="0" index="1" bw="8" slack="0"/>
<pin id="866" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln200/1 "/>
</bind>
</comp>

<comp id="869" class="1004" name="sext_ln200_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="10" slack="0"/>
<pin id="871" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln200/1 "/>
</bind>
</comp>

<comp id="873" class="1004" name="xi_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="10" slack="0"/>
<pin id="875" dir="0" index="1" bw="3" slack="0"/>
<pin id="876" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/1 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln200_1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="10" slack="0"/>
<pin id="881" dir="0" index="1" bw="3" slack="0"/>
<pin id="882" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200_1/1 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_21_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="11" slack="0"/>
<pin id="888" dir="0" index="2" bw="5" slack="0"/>
<pin id="889" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="893" class="1004" name="icmp_ln202_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="11" slack="0"/>
<pin id="895" dir="0" index="1" bw="11" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/1 "/>
</bind>
</comp>

<comp id="899" class="1004" name="xor_ln202_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln202/1 "/>
</bind>
</comp>

<comp id="905" class="1004" name="xi_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="10" slack="0"/>
<pin id="908" dir="0" index="2" bw="10" slack="0"/>
<pin id="909" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xi_1/1 "/>
</bind>
</comp>

<comp id="913" class="1004" name="xi_2_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="10" slack="0"/>
<pin id="916" dir="0" index="2" bw="10" slack="0"/>
<pin id="917" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xi_2/1 "/>
</bind>
</comp>

<comp id="921" class="1004" name="sext_ln204_2_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="10" slack="0"/>
<pin id="923" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln204_2/1 "/>
</bind>
</comp>

<comp id="925" class="1004" name="add_ln204_3_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="18" slack="0"/>
<pin id="927" dir="0" index="1" bw="10" slack="0"/>
<pin id="928" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_3/1 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="0"/>
<pin id="934" dir="0" index="2" bw="32" slack="0"/>
<pin id="935" dir="0" index="3" bw="32" slack="0"/>
<pin id="936" dir="0" index="4" bw="32" slack="0"/>
<pin id="937" dir="0" index="5" bw="32" slack="0"/>
<pin id="938" dir="0" index="6" bw="3" slack="0"/>
<pin id="939" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_4_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="0"/>
<pin id="949" dir="0" index="1" bw="32" slack="0"/>
<pin id="950" dir="0" index="2" bw="32" slack="0"/>
<pin id="951" dir="0" index="3" bw="32" slack="0"/>
<pin id="952" dir="0" index="4" bw="32" slack="0"/>
<pin id="953" dir="0" index="5" bw="32" slack="0"/>
<pin id="954" dir="0" index="6" bw="3" slack="0"/>
<pin id="955" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_5_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="0"/>
<pin id="965" dir="0" index="1" bw="32" slack="0"/>
<pin id="966" dir="0" index="2" bw="32" slack="0"/>
<pin id="967" dir="0" index="3" bw="32" slack="0"/>
<pin id="968" dir="0" index="4" bw="32" slack="0"/>
<pin id="969" dir="0" index="5" bw="32" slack="0"/>
<pin id="970" dir="0" index="6" bw="3" slack="0"/>
<pin id="971" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_6_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="0"/>
<pin id="981" dir="0" index="1" bw="32" slack="0"/>
<pin id="982" dir="0" index="2" bw="32" slack="0"/>
<pin id="983" dir="0" index="3" bw="32" slack="0"/>
<pin id="984" dir="0" index="4" bw="32" slack="0"/>
<pin id="985" dir="0" index="5" bw="32" slack="0"/>
<pin id="986" dir="0" index="6" bw="3" slack="0"/>
<pin id="987" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="995" class="1004" name="tmp_7_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="0" index="1" bw="32" slack="0"/>
<pin id="998" dir="0" index="2" bw="32" slack="0"/>
<pin id="999" dir="0" index="3" bw="32" slack="0"/>
<pin id="1000" dir="0" index="4" bw="32" slack="0"/>
<pin id="1001" dir="0" index="5" bw="32" slack="0"/>
<pin id="1002" dir="0" index="6" bw="3" slack="0"/>
<pin id="1003" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="a_assign_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="0"/>
<pin id="1013" dir="0" index="1" bw="32" slack="0"/>
<pin id="1014" dir="0" index="2" bw="32" slack="0"/>
<pin id="1015" dir="0" index="3" bw="32" slack="0"/>
<pin id="1016" dir="0" index="4" bw="32" slack="0"/>
<pin id="1017" dir="0" index="5" bw="32" slack="0"/>
<pin id="1018" dir="0" index="6" bw="3" slack="0"/>
<pin id="1019" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a_assign/1 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="add_ln193_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="3" slack="0"/>
<pin id="1029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1030" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln193/1 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="store_ln193_store_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="5" slack="0"/>
<pin id="1035" dir="0" index="1" bw="5" slack="0"/>
<pin id="1036" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/1 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="store_ln193_store_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="3" slack="0"/>
<pin id="1040" dir="0" index="1" bw="3" slack="0"/>
<pin id="1041" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/1 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="store_ln193_store_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="3" slack="0"/>
<pin id="1045" dir="0" index="1" bw="3" slack="0"/>
<pin id="1046" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/1 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="zext_ln204_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="18" slack="1"/>
<pin id="1050" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204/2 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="store_ln31_store_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="0"/>
<pin id="1054" dir="0" index="1" bw="32" slack="5"/>
<pin id="1055" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/6 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="acc3_2_load_load_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="6"/>
<pin id="1059" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc3_2_load/7 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="p_2_load_load_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="6"/>
<pin id="1063" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_2_load/7 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="store_ln193_store_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="0"/>
<pin id="1067" dir="0" index="1" bw="32" slack="9"/>
<pin id="1068" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/10 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="acc3_2_load_1_load_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="3"/>
<pin id="1072" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc3_2_load_1/4 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="acc3_2_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="0"/>
<pin id="1076" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc3_2 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="kx_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="3" slack="0"/>
<pin id="1084" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kx "/>
</bind>
</comp>

<comp id="1089" class="1005" name="ky_1_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="3" slack="0"/>
<pin id="1091" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ky_1 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="indvar_flatten24_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="5" slack="0"/>
<pin id="1098" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten24 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="p_2_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="5"/>
<pin id="1105" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="icmp_ln192_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="1"/>
<pin id="1111" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln192 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="add_ln204_3_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="18" slack="1"/>
<pin id="1115" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln204_3 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="a_assign_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="3"/>
<pin id="1120" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_assign "/>
</bind>
</comp>

<comp id="1123" class="1005" name="conv2_buf_addr_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="18" slack="1"/>
<pin id="1125" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="conv2_buf_addr "/>
</bind>
</comp>

<comp id="1128" class="1005" name="c2_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="1"/>
<pin id="1130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c2 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="acc3_2_load_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="32" slack="1"/>
<pin id="1135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc3_2_load "/>
</bind>
</comp>

<comp id="1138" class="1005" name="p_2_load_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="1"/>
<pin id="1140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_2_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="74" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="74" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="74" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="74" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="84" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="76" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="70" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="76" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="68" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="76" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="66" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="76" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="64" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="76" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="76" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="76" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="58" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="76" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="76" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="76" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="76" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="76" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="76" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="76" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="44" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="76" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="76" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="76" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="76" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="76" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="76" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="76" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="30" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="76" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="76" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="76" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="76" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="22" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="78" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="18" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="78" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="16" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="80" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="14" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="78" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="12" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="82" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="10" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="78" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="8" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="78" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="6" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="78" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="4" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="78" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="2" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="76" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="0" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="154" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="72" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="20" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="134" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="393" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="417"><net_src comp="326" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="332" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="338" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="344" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="356" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="362" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="368" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="374" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="350" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="86" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="88" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="88" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="380" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="480"><net_src comp="470" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="90" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="442" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="92" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="94" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="486" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="96" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="92" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="486" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="94" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="519"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="98" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="96" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="492" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="500" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="514" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="486" pin="2"/><net_sink comp="528" pin=2"/></net>

<net id="540"><net_src comp="528" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="438" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="536" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="100" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="542" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="102" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="92" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="546" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="94" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="546" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="434" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="104" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="430" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="552" pin="2"/><net_sink comp="578" pin=2"/></net>

<net id="591"><net_src comp="558" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="106" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="578" pin="3"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="473" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="108" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="473" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="110" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="613"><net_src comp="470" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="112" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="606" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="114" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="88" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="606" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="633"><net_src comp="470" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="116" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="442" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="92" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="94" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="639" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="96" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="92" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="639" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="94" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="672"><net_src comp="659" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="98" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="96" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="679"><net_src comp="645" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="653" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="667" pin="3"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="639" pin="2"/><net_sink comp="681" pin=2"/></net>

<net id="693"><net_src comp="681" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="438" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="689" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="100" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="695" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="102" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="92" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="699" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="94" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="699" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="434" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="104" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="430" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="705" pin="2"/><net_sink comp="731" pin=2"/></net>

<net id="744"><net_src comp="711" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="106" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="731" pin="3"/><net_sink comp="739" pin=2"/></net>

<net id="752"><net_src comp="615" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="739" pin="3"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="586" pin="3"/><net_sink comp="747" pin=2"/></net>

<net id="758"><net_src comp="747" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="446" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="755" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="768"><net_src comp="759" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="774"><net_src comp="118" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="765" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="120" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="782"><net_src comp="122" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="759" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="124" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="788"><net_src comp="777" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="769" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="785" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="800"><net_src comp="615" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="609" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="470" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="807"><net_src comp="621" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="90" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="812"><net_src comp="803" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="426" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="824"><net_src comp="126" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="813" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="128" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="831"><net_src comp="813" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="130" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="838"><net_src comp="126" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="813" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="128" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="846"><net_src comp="833" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="847"><net_src comp="106" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="848"><net_src comp="130" pin="0"/><net_sink comp="841" pin=2"/></net>

<net id="853"><net_src comp="819" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="827" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="860"><net_src comp="849" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="841" pin="3"/><net_sink comp="855" pin=1"/></net>

<net id="862"><net_src comp="813" pin="2"/><net_sink comp="855" pin=2"/></net>

<net id="867"><net_src comp="855" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="422" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="863" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="869" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="100" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="863" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="102" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="890"><net_src comp="92" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="873" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="892"><net_src comp="94" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="897"><net_src comp="873" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="418" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="893" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="104" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="910"><net_src comp="899" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="414" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="879" pin="2"/><net_sink comp="905" pin=2"/></net>

<net id="918"><net_src comp="885" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="106" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="920"><net_src comp="905" pin="3"/><net_sink comp="913" pin=2"/></net>

<net id="924"><net_src comp="913" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="789" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="921" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="940"><net_src comp="132" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="941"><net_src comp="320" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="942"><net_src comp="314" pin="2"/><net_sink comp="931" pin=2"/></net>

<net id="943"><net_src comp="308" pin="2"/><net_sink comp="931" pin=3"/></net>

<net id="944"><net_src comp="302" pin="2"/><net_sink comp="931" pin=4"/></net>

<net id="945"><net_src comp="296" pin="2"/><net_sink comp="931" pin=5"/></net>

<net id="946"><net_src comp="621" pin="3"/><net_sink comp="931" pin=6"/></net>

<net id="956"><net_src comp="132" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="957"><net_src comp="290" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="958"><net_src comp="284" pin="2"/><net_sink comp="947" pin=2"/></net>

<net id="959"><net_src comp="278" pin="2"/><net_sink comp="947" pin=3"/></net>

<net id="960"><net_src comp="272" pin="2"/><net_sink comp="947" pin=4"/></net>

<net id="961"><net_src comp="266" pin="2"/><net_sink comp="947" pin=5"/></net>

<net id="962"><net_src comp="621" pin="3"/><net_sink comp="947" pin=6"/></net>

<net id="972"><net_src comp="132" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="973"><net_src comp="260" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="974"><net_src comp="254" pin="2"/><net_sink comp="963" pin=2"/></net>

<net id="975"><net_src comp="248" pin="2"/><net_sink comp="963" pin=3"/></net>

<net id="976"><net_src comp="242" pin="2"/><net_sink comp="963" pin=4"/></net>

<net id="977"><net_src comp="236" pin="2"/><net_sink comp="963" pin=5"/></net>

<net id="978"><net_src comp="621" pin="3"/><net_sink comp="963" pin=6"/></net>

<net id="988"><net_src comp="132" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="989"><net_src comp="230" pin="2"/><net_sink comp="979" pin=1"/></net>

<net id="990"><net_src comp="224" pin="2"/><net_sink comp="979" pin=2"/></net>

<net id="991"><net_src comp="218" pin="2"/><net_sink comp="979" pin=3"/></net>

<net id="992"><net_src comp="212" pin="2"/><net_sink comp="979" pin=4"/></net>

<net id="993"><net_src comp="206" pin="2"/><net_sink comp="979" pin=5"/></net>

<net id="994"><net_src comp="621" pin="3"/><net_sink comp="979" pin=6"/></net>

<net id="1004"><net_src comp="132" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1005"><net_src comp="200" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1006"><net_src comp="194" pin="2"/><net_sink comp="995" pin=2"/></net>

<net id="1007"><net_src comp="188" pin="2"/><net_sink comp="995" pin=3"/></net>

<net id="1008"><net_src comp="182" pin="2"/><net_sink comp="995" pin=4"/></net>

<net id="1009"><net_src comp="176" pin="2"/><net_sink comp="995" pin=5"/></net>

<net id="1010"><net_src comp="621" pin="3"/><net_sink comp="995" pin=6"/></net>

<net id="1020"><net_src comp="132" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1021"><net_src comp="931" pin="7"/><net_sink comp="1011" pin=1"/></net>

<net id="1022"><net_src comp="947" pin="7"/><net_sink comp="1011" pin=2"/></net>

<net id="1023"><net_src comp="963" pin="7"/><net_sink comp="1011" pin=3"/></net>

<net id="1024"><net_src comp="979" pin="7"/><net_sink comp="1011" pin=4"/></net>

<net id="1025"><net_src comp="995" pin="7"/><net_sink comp="1011" pin=5"/></net>

<net id="1026"><net_src comp="795" pin="3"/><net_sink comp="1011" pin=6"/></net>

<net id="1031"><net_src comp="621" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="112" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="600" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1042"><net_src comp="795" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1047"><net_src comp="1027" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1051"><net_src comp="1048" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="1056"><net_src comp="410" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1060"><net_src comp="1057" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1064"><net_src comp="1061" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1069"><net_src comp="406" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1073"><net_src comp="1070" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1077"><net_src comp="156" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1080"><net_src comp="1074" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1081"><net_src comp="1074" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1085"><net_src comp="160" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1088"><net_src comp="1082" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1092"><net_src comp="164" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1095"><net_src comp="1089" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1099"><net_src comp="168" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1102"><net_src comp="1096" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1106"><net_src comp="172" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1112"><net_src comp="594" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1116"><net_src comp="925" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1121"><net_src comp="1011" pin="7"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1126"><net_src comp="393" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1131"><net_src comp="400" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1136"><net_src comp="1057" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1141"><net_src comp="1061" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="406" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_buf | {}
	Port: acc3_2_out | {4 }
 - Input state : 
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : acc3 | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : zext_ln176_3 | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : h0_cast | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : zext_ln173 | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : sub60_cast | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : add_ln204 | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : zext_ln180_1 | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : w0_cast5 | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : zext_ln174 | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : zext_ln176 | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : conv2_buf | {2 3 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_091_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_197_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_2103_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_3109_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_4115_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_046122_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_148128_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_250134_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_352140_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_454146_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_057152_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_159158_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_261164_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_363170_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_465176_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_068182_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_170188_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_272194_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_374200_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_476206_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_079212_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_181218_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_283224_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_385230_reload | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 : mux_case_487236_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		ky : 1
		indvar_flatten24_load : 1
		tmp2 : 2
		tmp2_cast : 3
		empty : 4
		tmp_12 : 5
		cmp1_i : 5
		tmp_13 : 5
		p_cast_cast : 6
		empty_23 : 6
		gy : 7
		sub53 : 8
		empty_24 : 9
		yi : 9
		yi_cast : 10
		tmp_14 : 10
		slt : 10
		rev72 : 11
		yi_2 : 11
		yi_1 : 12
		icmp_ln192 : 2
		add_ln192_1 : 2
		br_ln192 : 3
		kx_load : 1
		add_ln192 : 2
		icmp_ln193 : 2
		select_ln180 : 3
		tmp2_mid1 : 2
		tmp2_cast_mid1 : 3
		p_mid1 : 4
		tmp_15 : 5
		cmp1_i_mid1 : 5
		tmp_16 : 5
		p_mid118_cast_cast : 6
		p_mid120 : 6
		gy_mid1 : 7
		sub53_mid1 : 8
		empty_25 : 9
		yi_mid1 : 9
		yi_cast_mid1 : 10
		tmp_17 : 10
		slt73 : 10
		rev74 : 11
		yi_2_mid1 : 11
		yi_1_mid1 : 12
		select_ln180_1 : 13
		sext_ln204 : 14
		add_ln204_1 : 15
		trunc_ln204 : 16
		p_shl5 : 17
		tmp_18 : 16
		sext_ln204_1 : 17
		add_ln204_2 : 18
		select_ln192 : 3
		add_ln197 : 4
		sext_ln197 : 5
		add_ln197_1 : 6
		tmp_19 : 7
		icmp_ln26 : 7
		tmp_20 : 7
		select_ln26 : 8
		or_ln26 : 8
		gx : 9
		sub_ln200 : 10
		sext_ln200 : 11
		xi : 12
		add_ln200_1 : 11
		tmp_21 : 13
		icmp_ln202 : 13
		xor_ln202 : 14
		xi_1 : 14
		xi_2 : 15
		sext_ln204_2 : 16
		add_ln204_3 : 19
		tmp : 4
		tmp_4 : 4
		tmp_5 : 4
		tmp_6 : 4
		tmp_7 : 4
		a_assign : 5
		add_ln193 : 4
		store_ln193 : 3
		store_ln193 : 4
		store_ln193 : 5
	State 2
		conv2_buf_addr : 1
		c2 : 2
	State 3
	State 4
		write_ln0 : 1
	State 5
	State 6
		store_ln31 : 1
	State 7
		acc3_1 : 1
	State 8
	State 9
	State 10
		store_ln193 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|   fadd   |                grp_fu_406               |    2    |   227   |   214   |
|----------|-----------------------------------------|---------|---------|---------|
|          |               tmp2_fu_476               |    0    |    0    |    10   |
|          |               empty_fu_486              |    0    |    0    |    16   |
|          |                yi_fu_546                |    0    |    0    |    18   |
|          |              yi_cast_fu_552             |    0    |    0    |    17   |
|          |            add_ln192_1_fu_600           |    0    |    0    |    12   |
|          |             add_ln192_fu_609            |    0    |    0    |    10   |
|          |             tmp2_mid1_fu_629            |    0    |    0    |    10   |
|          |              p_mid1_fu_639              |    0    |    0    |    16   |
|    add   |              yi_mid1_fu_699             |    0    |    0    |    18   |
|          |           yi_cast_mid1_fu_705           |    0    |    0    |    17   |
|          |            add_ln204_1_fu_759           |    0    |    0    |    20   |
|          |            add_ln204_2_fu_789           |    0    |    0    |    18   |
|          |             add_ln197_fu_803            |    0    |    0    |    10   |
|          |            add_ln197_1_fu_813           |    0    |    0    |    16   |
|          |                xi_fu_873                |    0    |    0    |    17   |
|          |            add_ln200_1_fu_879           |    0    |    0    |    17   |
|          |            add_ln204_3_fu_925           |    0    |    0    |    18   |
|          |            add_ln193_fu_1027            |    0    |    0    |    10   |
|----------|-----------------------------------------|---------|---------|---------|
|   fmul   |                grp_fu_410               |    3    |   128   |   135   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                tmp_fu_931               |    0    |    0    |    26   |
|          |               tmp_4_fu_947              |    0    |    0    |    26   |
|    mux   |               tmp_5_fu_963              |    0    |    0    |    26   |
|          |               tmp_6_fu_979              |    0    |    0    |    26   |
|          |               tmp_7_fu_995              |    0    |    0    |    26   |
|          |             a_assign_fu_1011            |    0    |    0    |    26   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            p_cast_cast_fu_514           |    0    |    0    |    10   |
|          |                gy_fu_528                |    0    |    0    |    10   |
|          |               yi_2_fu_578               |    0    |    0    |    10   |
|          |               yi_1_fu_586               |    0    |    0    |    10   |
|          |           select_ln180_fu_621           |    0    |    0    |    3    |
|          |        p_mid118_cast_cast_fu_667        |    0    |    0    |    10   |
|          |              gy_mid1_fu_681             |    0    |    0    |    10   |
|  select  |             yi_2_mid1_fu_731            |    0    |    0    |    10   |
|          |             yi_1_mid1_fu_739            |    0    |    0    |    10   |
|          |          select_ln180_1_fu_747          |    0    |    0    |    10   |
|          |           select_ln192_fu_795           |    0    |    0    |    3    |
|          |            select_ln26_fu_841           |    0    |    0    |    10   |
|          |                gx_fu_855                |    0    |    0    |    10   |
|          |               xi_1_fu_905               |    0    |    0    |    10   |
|          |               xi_2_fu_913               |    0    |    0    |    10   |
|----------|-----------------------------------------|---------|---------|---------|
|          |              cmp1_i_fu_500              |    0    |    0    |    18   |
|          |                slt_fu_566               |    0    |    0    |    18   |
|          |            icmp_ln192_fu_594            |    0    |    0    |    12   |
|   icmp   |            icmp_ln193_fu_615            |    0    |    0    |    10   |
|          |            cmp1_i_mid1_fu_653           |    0    |    0    |    18   |
|          |               slt73_fu_719              |    0    |    0    |    18   |
|          |             icmp_ln26_fu_827            |    0    |    0    |    17   |
|          |            icmp_ln202_fu_893            |    0    |    0    |    18   |
|----------|-----------------------------------------|---------|---------|---------|
|          |               sub53_fu_536              |    0    |    0    |    18   |
|    sub   |            sub53_mid1_fu_689            |    0    |    0    |    18   |
|          |             sub_ln200_fu_863            |    0    |    0    |    17   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             empty_23_fu_522             |    0    |    0    |    2    |
|    or    |             p_mid120_fu_675             |    0    |    0    |    2    |
|          |              or_ln26_fu_849             |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|          |               rev72_fu_572              |    0    |    0    |    2    |
|    xor   |               rev74_fu_725              |    0    |    0    |    2    |
|          |             xor_ln202_fu_899            |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|          | mux_case_487236_reload_read_read_fu_176 |    0    |    0    |    0    |
|          | mux_case_385230_reload_read_read_fu_182 |    0    |    0    |    0    |
|          | mux_case_283224_reload_read_read_fu_188 |    0    |    0    |    0    |
|          | mux_case_181218_reload_read_read_fu_194 |    0    |    0    |    0    |
|          | mux_case_079212_reload_read_read_fu_200 |    0    |    0    |    0    |
|          | mux_case_476206_reload_read_read_fu_206 |    0    |    0    |    0    |
|          | mux_case_374200_reload_read_read_fu_212 |    0    |    0    |    0    |
|          | mux_case_272194_reload_read_read_fu_218 |    0    |    0    |    0    |
|          | mux_case_170188_reload_read_read_fu_224 |    0    |    0    |    0    |
|          | mux_case_068182_reload_read_read_fu_230 |    0    |    0    |    0    |
|          | mux_case_465176_reload_read_read_fu_236 |    0    |    0    |    0    |
|          | mux_case_363170_reload_read_read_fu_242 |    0    |    0    |    0    |
|          | mux_case_261164_reload_read_read_fu_248 |    0    |    0    |    0    |
|          | mux_case_159158_reload_read_read_fu_254 |    0    |    0    |    0    |
|          | mux_case_057152_reload_read_read_fu_260 |    0    |    0    |    0    |
|          | mux_case_454146_reload_read_read_fu_266 |    0    |    0    |    0    |
|          | mux_case_352140_reload_read_read_fu_272 |    0    |    0    |    0    |
|   read   | mux_case_250134_reload_read_read_fu_278 |    0    |    0    |    0    |
|          | mux_case_148128_reload_read_read_fu_284 |    0    |    0    |    0    |
|          | mux_case_046122_reload_read_read_fu_290 |    0    |    0    |    0    |
|          |  mux_case_4115_reload_read_read_fu_296  |    0    |    0    |    0    |
|          |  mux_case_3109_reload_read_read_fu_302  |    0    |    0    |    0    |
|          |  mux_case_2103_reload_read_read_fu_308  |    0    |    0    |    0    |
|          |   mux_case_197_reload_read_read_fu_314  |    0    |    0    |    0    |
|          |   mux_case_091_reload_read_read_fu_320  |    0    |    0    |    0    |
|          |       zext_ln176_read_read_fu_326       |    0    |    0    |    0    |
|          |       zext_ln174_read_read_fu_332       |    0    |    0    |    0    |
|          |        w0_cast5_read_read_fu_338        |    0    |    0    |    0    |
|          |      zext_ln180_1_read_read_fu_344      |    0    |    0    |    0    |
|          |        add_ln204_read_read_fu_350       |    0    |    0    |    0    |
|          |       sub60_cast_read_read_fu_356       |    0    |    0    |    0    |
|          |       zext_ln173_read_read_fu_362       |    0    |    0    |    0    |
|          |         h0_cast_read_read_fu_368        |    0    |    0    |    0    |
|          |      zext_ln176_3_read_read_fu_374      |    0    |    0    |    0    |
|          |          acc3_read_read_fu_380          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   write  |          write_ln0_write_fu_386         |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |          zext_ln176_cast_fu_414         |    0    |    0    |    0    |
|          |          zext_ln174_cast_fu_418         |    0    |    0    |    0    |
|          |           w0_cast5_cast_fu_422          |    0    |    0    |    0    |
|          |         zext_ln180_1_cast_fu_426        |    0    |    0    |    0    |
|   zext   |          sub60_cast_cast_fu_430         |    0    |    0    |    0    |
|          |          zext_ln173_cast_fu_434         |    0    |    0    |    0    |
|          |           h0_cast_cast_fu_438           |    0    |    0    |    0    |
|          |         zext_ln176_3_cast_fu_442        |    0    |    0    |    0    |
|          |          add_ln204_cast_fu_446          |    0    |    0    |    0    |
|          |            zext_ln204_fu_1048           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             tmp2_cast_fu_482            |    0    |    0    |    0    |
|          |          tmp2_cast_mid1_fu_635          |    0    |    0    |    0    |
|          |            sext_ln204_fu_755            |    0    |    0    |    0    |
|   sext   |           sext_ln204_1_fu_785           |    0    |    0    |    0    |
|          |            sext_ln197_fu_809            |    0    |    0    |    0    |
|          |            sext_ln200_fu_869            |    0    |    0    |    0    |
|          |           sext_ln204_2_fu_921           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |              tmp_12_fu_492              |    0    |    0    |    0    |
|          |              tmp_13_fu_506              |    0    |    0    |    0    |
|          |              tmp_14_fu_558              |    0    |    0    |    0    |
|          |              tmp_15_fu_645              |    0    |    0    |    0    |
| bitselect|              tmp_16_fu_659              |    0    |    0    |    0    |
|          |              tmp_17_fu_711              |    0    |    0    |    0    |
|          |              tmp_19_fu_819              |    0    |    0    |    0    |
|          |              tmp_20_fu_833              |    0    |    0    |    0    |
|          |              tmp_21_fu_885              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             empty_24_fu_542             |    0    |    0    |    0    |
|   trunc  |             empty_25_fu_695             |    0    |    0    |    0    |
|          |            trunc_ln204_fu_765           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|bitconcatenate|              p_shl5_fu_769              |    0    |    0    |    0    |
|          |              tmp_18_fu_777              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    5    |   355   |   1105  |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    a_assign_reg_1118    |   32   |
|   acc3_2_load_reg_1133  |   32   |
|     acc3_2_reg_1074     |   32   |
|   add_ln204_3_reg_1113  |   18   |
|       c2_reg_1128       |   32   |
| conv2_buf_addr_reg_1123 |   18   |
|   icmp_ln192_reg_1109   |    1   |
|indvar_flatten24_reg_1096|    5   |
|       kx_reg_1082       |    3   |
|      ky_1_reg_1089      |    3   |
|    p_2_load_reg_1138    |   32   |
|       p_2_reg_1103      |   32   |
+-------------------------+--------+
|          Total          |   240  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_400 |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_406    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_406    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  ||  1.281  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |  1105  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   240  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   595  |  1132  |
+-----------+--------+--------+--------+--------+
