{
  "scenario_id": "IDLD-3650-V",
  "variant_type": "context_variant",
  "title": "Learning-Based Methodology for Minimizing Leakage Current and Optimizing Vth Allocation in Semiconductor Design",
  "context": {
    "prior_knowledge": "Expert-level knowledge and experience in solving complex problems",
    "duration": "Long-term course (1-6 months)",
    "learning_environment": "Mobile microlearning",
    "class_size": "Large (30+ learners)",
    "additional_context": "Learners are undergraduate students preparing for employment in semiconductor design, utilizing mobile devices for unrestricted learning by time/place. Requires continuous feedback through formative assessment",
    "institution_type": "University (undergraduate)",
    "learner_age": "In their 20s",
    "learner_education": "Elementary",
    "learner_role": "Student",
    "domain_expertise": "Advanced"
  },
  "learning_goals": [
    "Core concepts of GNN and BiLSTM-based optimization models can be explained and applied to design problems",
    "Vth assignment strategies for minimizing leakage current can be implemented using simulation tools",
    "Hybrid modeling approaches integrating design-level and path-level information can be evaluated"
  ],
  "constraints": {
    "budget": "medium",
    "resources": [
      "Online Semiconductor Design Simulator",
      "GNN/BiLSTM Tutorial Dataset",
      "Mobile-Compatible Educational App"
    ],
    "accessibility": null,
    "language": "en",
    "tech_requirements": "Bring Your Own Device (BYOD)",
    "evaluation_requirement": "프로젝트 기반 평가",
    "assessment_type": "Project-based assessment"
  },
  "difficulty": "Hard - Complex requirements with multiple constraints",
  "domain": "Language"
}