{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1393854620411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1393854620415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  3 13:50:19 2014 " "Processing started: Mon Mar  3 13:50:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1393854620415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1393854620415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ts7300_opencore -c ts7300_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ts7300_opencore -c ts7300_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1393854620416 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1393854620777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ts_7300_usercore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ts_7300_usercore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ts7300_usercore-ts7300_usercore " "Found design unit 1: ts7300_usercore-ts7300_usercore" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1393854622345 ""} { "Info" "ISGN_ENTITY_NAME" "1 ts7300_usercore " "Found entity 1: ts7300_usercore" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dpram_16x32 " "Found entity 1: altera_dpram_16x32" {  } { { "altera_dpram_16x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/altera_dpram_16x32.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_spram_256x32.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_spram_256x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_spram_256x32 " "Found entity 1: altera_spram_256x32" {  } { { "altera_spram_256x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/altera_spram_256x32.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_ram " "Found entity 1: altera_ram" {  } { { "altera_ram.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/altera_ram.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_wishbone " "Found entity 1: eth_wishbone" {  } { { "ethernet/eth_wishbone.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_wishbone.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_clockgen.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_clockgen " "Found entity 1: eth_clockgen" {  } { { "ethernet/eth_clockgen.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_clockgen.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622379 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(260) " "Verilog HDL Event Control warning at eth_cop.v(260): Event Control contains a complex event expression" {  } { { "ethernet/eth_cop.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_cop.v" 260 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1 1393854622384 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(279) " "Verilog HDL Event Control warning at eth_cop.v(279): Event Control contains a complex event expression" {  } { { "ethernet/eth_cop.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_cop.v" 279 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1 1393854622385 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(298) " "Verilog HDL Event Control warning at eth_cop.v(298): Event Control contains a complex event expression" {  } { { "ethernet/eth_cop.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_cop.v" 298 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1 1393854622385 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(315) " "Verilog HDL Event Control warning at eth_cop.v(315): Event Control contains a complex event expression" {  } { { "ethernet/eth_cop.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_cop.v" 315 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1 1393854622386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_cop.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_cop.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_cop " "Found entity 1: eth_cop" {  } { { "ethernet/eth_cop.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_cop.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_crc " "Found entity 1: eth_crc" {  } { { "ethernet/eth_crc.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_crc.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file ethernet/eth_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622395 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute ethernet/eth_fifo.v(166) " "Unrecognized synthesis attribute \"attribute\" at ethernet/eth_fifo.v(166)" {  } { { "ethernet/eth_fifo.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_fifo.v" 166 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622399 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_dpram_16x32_inst ethernet/eth_fifo.v(166) " "Unrecognized synthesis attribute \"altera_dpram_16x32_inst\" at ethernet/eth_fifo.v(166)" {  } { { "ethernet/eth_fifo.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_fifo.v" 166 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622400 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "NOOPT ethernet/eth_fifo.v(166) " "Unrecognized synthesis attribute \"NOOPT\" at ethernet/eth_fifo.v(166)" {  } { { "ethernet/eth_fifo.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_fifo.v" 166 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622401 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "TRUE ethernet/eth_fifo.v(166) " "Unrecognized synthesis attribute \"TRUE\" at ethernet/eth_fifo.v(166)" {  } { { "ethernet/eth_fifo.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_fifo.v" 166 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_fifo " "Found entity 1: eth_fifo" {  } { { "ethernet/eth_fifo.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_fifo.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_maccontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_maccontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_maccontrol " "Found entity 1: eth_maccontrol" {  } { { "ethernet/eth_maccontrol.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_maccontrol.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_macstatus.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_macstatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_macstatus " "Found entity 1: eth_macstatus" {  } { { "ethernet/eth_macstatus.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_macstatus.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_miim.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_miim.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_miim " "Found entity 1: eth_miim" {  } { { "ethernet/eth_miim.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_miim.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_outputcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_outputcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_outputcontrol " "Found entity 1: eth_outputcontrol" {  } { { "ethernet/eth_outputcontrol.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_outputcontrol.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_random.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_random.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_random " "Found entity 1: eth_random" {  } { { "ethernet/eth_random.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_random.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_receivecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_receivecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_receivecontrol " "Found entity 1: eth_receivecontrol" {  } { { "ethernet/eth_receivecontrol.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_receivecontrol.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_register.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_register " "Found entity 1: eth_register" {  } { { "ethernet/eth_register.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_register.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_registers " "Found entity 1: eth_registers" {  } { { "ethernet/eth_registers.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_registers.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_rxaddrcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_rxaddrcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxaddrcheck " "Found entity 1: eth_rxaddrcheck" {  } { { "ethernet/eth_rxaddrcheck.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_rxaddrcheck.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_rxcounters.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_rxcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxcounters " "Found entity 1: eth_rxcounters" {  } { { "ethernet/eth_rxcounters.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_rxcounters.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_rxethmac.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_rxethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxethmac " "Found entity 1: eth_rxethmac" {  } { { "ethernet/eth_rxethmac.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_rxethmac.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_rxstatem.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_rxstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxstatem " "Found entity 1: eth_rxstatem" {  } { { "ethernet/eth_rxstatem.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_rxstatem.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_shiftreg " "Found entity 1: eth_shiftreg" {  } { { "ethernet/eth_shiftreg.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_shiftreg.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622472 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do eth_spram_256x32.v(106) " "Verilog HDL Declaration warning at eth_spram_256x32.v(106): \"do\" is SystemVerilog-2005 keyword" {  } { { "ethernet/eth_spram_256x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_spram_256x32.v" 106 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1 1393854622475 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute ethernet/eth_spram_256x32.v(249) " "Unrecognized synthesis attribute \"attribute\" at ethernet/eth_spram_256x32.v(249)" {  } { { "ethernet/eth_spram_256x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_spram_256x32.v" 249 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622476 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_spram_256x32_inst ethernet/eth_spram_256x32.v(249) " "Unrecognized synthesis attribute \"altera_spram_256x32_inst\" at ethernet/eth_spram_256x32.v(249)" {  } { { "ethernet/eth_spram_256x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_spram_256x32.v" 249 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622476 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "NOOPT ethernet/eth_spram_256x32.v(249) " "Unrecognized synthesis attribute \"NOOPT\" at ethernet/eth_spram_256x32.v(249)" {  } { { "ethernet/eth_spram_256x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_spram_256x32.v" 249 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622476 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "TRUE ethernet/eth_spram_256x32.v(249) " "Unrecognized synthesis attribute \"TRUE\" at ethernet/eth_spram_256x32.v(249)" {  } { { "ethernet/eth_spram_256x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_spram_256x32.v" 249 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_spram_256x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_spram_256x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_spram_256x32 " "Found entity 1: eth_spram_256x32" {  } { { "ethernet/eth_spram_256x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_spram_256x32.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_top " "Found entity 1: eth_top" {  } { { "ethernet/eth_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_top.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_transmitcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_transmitcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_transmitcontrol " "Found entity 1: eth_transmitcontrol" {  } { { "ethernet/eth_transmitcontrol.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_transmitcontrol.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_txcounters.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_txcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txcounters " "Found entity 1: eth_txcounters" {  } { { "ethernet/eth_txcounters.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_txcounters.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_txethmac.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_txethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txethmac " "Found entity 1: eth_txethmac" {  } { { "ethernet/eth_txethmac.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_txethmac.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_txstatem.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_txstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txstatem " "Found entity 1: eth_txstatem" {  } { { "ethernet/eth_txstatem.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_txstatem.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622510 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ts7300_top.v(643) " "Verilog HDL warning at ts7300_top.v(643): extended using \"x\" or \"z\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 643 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1393854622516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ts7300_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ts7300_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ts7300_top " "Found entity 1: ts7300_top" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb32_blockram.v 1 1 " "Found 1 design units, including 1 entities, in source file wb32_blockram.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb32_blockram " "Found entity 1: wb32_blockram" {  } { { "wb32_blockram.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/wb32_blockram.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb32_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file wb32_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb32_bridge " "Found entity 1: wb32_bridge" {  } { { "wb32_bridge.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/wb32_bridge.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-behavioural " "Found design unit 1: pwm-behavioural" {  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1393854622527 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393854622527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393854622527 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_UNSIGNED 1 UNSIGNED SIGNED UNSIGNED pwm.vhd(57) " "VHDL type inferencing warning at pwm.vhd(57): two visible identifiers match \"CONV_UNSIGNED\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 57 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1 1393854622534 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_UNSIGNED 1 UNSIGNED SIGNED UNSIGNED pwm.vhd(63) " "VHDL type inferencing warning at pwm.vhd(63): two visible identifiers match \"CONV_UNSIGNED\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 63 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1 1393854622535 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_UNSIGNED 1 UNSIGNED SIGNED UNSIGNED pwm.vhd(64) " "VHDL type inferencing warning at pwm.vhd(64): two visible identifiers match \"CONV_UNSIGNED\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 64 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1 1393854622536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ts7300_top " "Elaborating entity \"ts7300_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1393854622794 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bd_oe_posedge_q ts7300_top.v(254) " "Verilog HDL or VHDL warning at ts7300_top.v(254): object \"bd_oe_posedge_q\" assigned a value but never read" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1393854622809 "|ts7300_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eth_txdat_pad ts7300_top.v(180) " "Output port \"eth_txdat_pad\" at ts7300_top.v(180) has no driver" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1393854622809 "|ts7300_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eth_mdc_pad ts7300_top.v(175) " "Output port \"eth_mdc_pad\" at ts7300_top.v(175) has no driver" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1393854622810 "|ts7300_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eth_txen_pad ts7300_top.v(182) " "Output port \"eth_txen_pad\" at ts7300_top.v(182) has no driver" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1393854622810 "|ts7300_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eth_txerr_pad ts7300_top.v(183) " "Output port \"eth_txerr_pad\" at ts7300_top.v(183) has no driver" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1393854622810 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[0\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[0\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622810 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[1\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[1\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622810 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[2\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[2\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622810 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[3\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[3\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622811 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[4\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[4\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622811 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[5\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[5\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622811 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[6\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[6\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622811 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[7\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[7\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622811 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[8\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[8\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622811 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[9\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[9\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622812 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[10\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[10\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622812 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[11\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[11\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622812 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[12\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[12\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622812 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[13\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[13\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622812 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[14\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[14\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622812 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[15\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[15\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854622812 "|ts7300_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:clkgencore " "Elaborating entity \"pll\" for hierarchy \"pll:clkgencore\"" {  } { { "ts7300_top.v" "clkgencore" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393854622822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:clkgencore\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:clkgencore\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pll.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393854623110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:clkgencore\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:clkgencore\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pll.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1393854623125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:clkgencore\|altpll:altpll_component " "Instantiated megafunction \"pll:clkgencore\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_counter 2500 " "Parameter \"gate_lock_counter\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal YES " "Parameter \"gate_lock_signal\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393854623132 ""}  } { { "pll.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pll.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1393854623131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb32_bridge wb32_bridge:epwbm_wb32m_bridgecore " "Elaborating entity \"wb32_bridge\" for hierarchy \"wb32_bridge:epwbm_wb32m_bridgecore\"" {  } { { "ts7300_top.v" "epwbm_wb32m_bridgecore" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393854623141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ts7300_usercore ts7300_usercore:usercore " "Elaborating entity \"ts7300_usercore\" for hierarchy \"ts7300_usercore:usercore\"" {  } { { "ts7300_top.v" "usercore" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393854623145 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdram_ras_o ts_7300_usercore.vhd(45) " "VHDL Signal Declaration warning at ts_7300_usercore.vhd(45): used implicit default value for signal \"sdram_ras_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1393854623152 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdram_cas_o ts_7300_usercore.vhd(46) " "VHDL Signal Declaration warning at ts_7300_usercore.vhd(46): used implicit default value for signal \"sdram_cas_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1393854623152 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdram_we_n_o ts_7300_usercore.vhd(47) " "VHDL Signal Declaration warning at ts_7300_usercore.vhd(47): used implicit default value for signal \"sdram_we_n_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1393854623152 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdram_ba_o ts_7300_usercore.vhd(48) " "VHDL Signal Declaration warning at ts_7300_usercore.vhd(48): used implicit default value for signal \"sdram_ba_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1393854623152 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdram_saddr_o ts_7300_usercore.vhd(49) " "VHDL Signal Declaration warning at ts_7300_usercore.vhd(49): used implicit default value for signal \"sdram_saddr_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1393854623153 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdram_sdata_o ts_7300_usercore.vhd(51) " "VHDL Signal Declaration warning at ts_7300_usercore.vhd(51): used implicit default value for signal \"sdram_sdata_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1393854623153 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdram_sdata_oe ts_7300_usercore.vhd(52) " "VHDL Signal Declaration warning at ts_7300_usercore.vhd(52): used implicit default value for signal \"sdram_sdata_oe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1393854623153 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vga_read ts_7300_usercore.vhd(79) " "VHDL Signal Declaration warning at ts_7300_usercore.vhd(79): used implicit default value for signal \"vga_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1393854623153 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "headerpin_o\[39\] ts_7300_usercore.vhd(41) " "Using initial value X (don't care) for net \"headerpin_o\[39\]\" at ts_7300_usercore.vhd(41)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854623153 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "headerpin_o\[12\] ts_7300_usercore.vhd(41) " "Using initial value X (don't care) for net \"headerpin_o\[12\]\" at ts_7300_usercore.vhd(41)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854623153 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "headerpin_o\[10..8\] ts_7300_usercore.vhd(41) " "Using initial value X (don't care) for net \"headerpin_o\[10..8\]\" at ts_7300_usercore.vhd(41)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854623153 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "headerpin_o\[4\] ts_7300_usercore.vhd(41) " "Using initial value X (don't care) for net \"headerpin_o\[4\]\" at ts_7300_usercore.vhd(41)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854623153 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dio2_read\[9\] ts_7300_usercore.vhd(80) " "Using initial value X (don't care) for net \"dio2_read\[9\]\" at ts_7300_usercore.vhd(80)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 80 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1393854623153 "|ts7300_top|ts7300_usercore:usercore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm ts7300_usercore:usercore\|pwm:PWM_1 " "Elaborating entity \"pwm\" for hierarchy \"ts7300_usercore:usercore\|pwm:PWM_1\"" {  } { { "ts_7300_usercore.vhd" "PWM_1" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393854623156 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk pwm.vhd(60) " "VHDL Process Statement warning at pwm.vhd(60): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1393854623161 "|ts7300_top|ts7300_usercore:usercore|pwm:PWM_1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1393854626574 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1 1393854626812 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "eth_mdio_pad " "Bidir \"eth_mdio_pad\" has no driver" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1393854626864 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1393854626864 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dio0to8_pad\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"dio0to8_pad\[0\]\" is moved to its source" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 158 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1393854626926 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dio0to8_pad\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"dio0to8_pad\[1\]\" is moved to its source" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 158 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1393854626926 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dio0to8_pad\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"dio0to8_pad\[2\]\" is moved to its source" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 158 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1393854626926 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1 1393854626926 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 251 -1 0 } } { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1393854626982 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1393854626983 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "irq7_pad~synth " "Node \"irq7_pad~synth\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 166 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1393854627494 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "" 0 -1 1393854627494 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "temp_reg\[21\] " "Node \"temp_reg\[21\]\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 451 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1393854627494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "temp_reg\[23\] " "Node \"temp_reg\[23\]\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 451 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1393854627494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "temp_reg\[25\] " "Node \"temp_reg\[25\]\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 451 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1393854627494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "temp_reg\[19\] " "Node \"temp_reg\[19\]\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 451 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1393854627494 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1393854627494 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sd_soft_power_pad GND " "Pin \"sd_soft_power_pad\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sd_soft_power_pad"} { "Warning" "WMLS_MLS_STUCK_PIN" "sd_hard_power_pad VCC " "Pin \"sd_hard_power_pad\" is stuck at VCC" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sd_hard_power_pad"} { "Warning" "WMLS_MLS_STUCK_PIN" "sd_clk_pad GND " "Pin \"sd_clk_pad\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sd_clk_pad"} { "Warning" "WMLS_MLS_STUCK_PIN" "eth_mdc_pad GND " "Pin \"eth_mdc_pad\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|eth_mdc_pad"} { "Warning" "WMLS_MLS_STUCK_PIN" "eth_txdat_pad\[0\] GND " "Pin \"eth_txdat_pad\[0\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|eth_txdat_pad[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "eth_txdat_pad\[1\] GND " "Pin \"eth_txdat_pad\[1\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|eth_txdat_pad[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "eth_txdat_pad\[2\] GND " "Pin \"eth_txdat_pad\[2\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|eth_txdat_pad[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "eth_txdat_pad\[3\] GND " "Pin \"eth_txdat_pad\[3\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|eth_txdat_pad[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "eth_txen_pad GND " "Pin \"eth_txen_pad\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|eth_txen_pad"} { "Warning" "WMLS_MLS_STUCK_PIN" "eth_txerr_pad GND " "Pin \"eth_txerr_pad\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|eth_txerr_pad"} { "Warning" "WMLS_MLS_STUCK_PIN" "eth_pd_pad VCC " "Pin \"eth_pd_pad\" is stuck at VCC" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|eth_pd_pad"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_add_pad\[0\] GND " "Pin \"sdram_add_pad\[0\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_add_pad[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_add_pad\[1\] GND " "Pin \"sdram_add_pad\[1\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_add_pad[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_add_pad\[2\] GND " "Pin \"sdram_add_pad\[2\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_add_pad[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_add_pad\[3\] GND " "Pin \"sdram_add_pad\[3\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_add_pad[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_add_pad\[4\] GND " "Pin \"sdram_add_pad\[4\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_add_pad[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_add_pad\[5\] GND " "Pin \"sdram_add_pad\[5\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_add_pad[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_add_pad\[6\] GND " "Pin \"sdram_add_pad\[6\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_add_pad[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_add_pad\[7\] GND " "Pin \"sdram_add_pad\[7\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_add_pad[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_add_pad\[8\] GND " "Pin \"sdram_add_pad\[8\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_add_pad[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_add_pad\[9\] GND " "Pin \"sdram_add_pad\[9\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_add_pad[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_add_pad\[10\] GND " "Pin \"sdram_add_pad\[10\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_add_pad[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_add_pad\[11\] GND " "Pin \"sdram_add_pad\[11\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_add_pad[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_add_pad\[12\] GND " "Pin \"sdram_add_pad\[12\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_add_pad[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ras_pad GND " "Pin \"sdram_ras_pad\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_ras_pad"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cas_pad GND " "Pin \"sdram_cas_pad\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_cas_pad"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_we_pad GND " "Pin \"sdram_we_pad\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_we_pad"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba_pad\[0\] GND " "Pin \"sdram_ba_pad\[0\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_ba_pad[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba_pad\[1\] GND " "Pin \"sdram_ba_pad\[1\]\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|sdram_ba_pad[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr_232_pad VCC " "Pin \"wr_232_pad\" is stuck at VCC" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|wr_232_pad"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_mux_pad VCC " "Pin \"rd_mux_pad\" is stuck at VCC" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|rd_mux_pad"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_cntrl_pad GND " "Pin \"mux_cntrl_pad\" is stuck at GND" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393854627503 "|ts7300_top|mux_cntrl_pad"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1393854627503 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.map.smsg " "Generated suppressed messages file /home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1393854628532 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1393854629089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1393854629349 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1393854629349 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dio9_pad " "No output dependent on input pin \"dio9_pad\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1393854629832 "|ts7300_top|dio9_pad"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sd_wprot_pad " "No output dependent on input pin \"sd_wprot_pad\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 169 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1393854629832 "|ts7300_top|sd_wprot_pad"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sd_present_pad " "No output dependent on input pin \"sd_present_pad\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 170 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1393854629832 "|ts7300_top|sd_present_pad"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxdat_pad\[0\] " "No output dependent on input pin \"eth_rxdat_pad\[0\]\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 176 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1393854629832 "|ts7300_top|eth_rxdat_pad[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxdat_pad\[1\] " "No output dependent on input pin \"eth_rxdat_pad\[1\]\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 176 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1393854629832 "|ts7300_top|eth_rxdat_pad[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxdat_pad\[2\] " "No output dependent on input pin \"eth_rxdat_pad\[2\]\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 176 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1393854629832 "|ts7300_top|eth_rxdat_pad[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxdat_pad\[3\] " "No output dependent on input pin \"eth_rxdat_pad\[3\]\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 176 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1393854629832 "|ts7300_top|eth_rxdat_pad[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxdv_pad " "No output dependent on input pin \"eth_rxdv_pad\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 177 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1393854629832 "|ts7300_top|eth_rxdv_pad"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxclk_pad " "No output dependent on input pin \"eth_rxclk_pad\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 178 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1393854629832 "|ts7300_top|eth_rxclk_pad"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxerr_pad " "No output dependent on input pin \"eth_rxerr_pad\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1393854629832 "|ts7300_top|eth_rxerr_pad"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_txclk_pad " "No output dependent on input pin \"eth_txclk_pad\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1393854629832 "|ts7300_top|eth_txclk_pad"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_col_pad " "No output dependent on input pin \"eth_col_pad\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1393854629832 "|ts7300_top|eth_col_pad"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_crs_pad " "No output dependent on input pin \"eth_crs_pad\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1393854629832 "|ts7300_top|eth_crs_pad"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1393854629832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "606 " "Implemented 606 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1393854629844 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1393854629844 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "79 " "Implemented 79 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1393854629844 ""} { "Info" "ICUT_CUT_TM_LCELLS" "467 " "Implemented 467 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1393854629844 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1393854629844 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1393854629844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1393854630048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  3 13:50:30 2014 " "Processing ended: Mon Mar  3 13:50:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1393854630048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1393854630048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1393854630048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1393854630048 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1393854640621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1393854640625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  3 13:50:39 2014 " "Processing started: Mon Mar  3 13:50:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1393854640625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1393854640625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ts7300_opencore -c ts7300_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ts7300_opencore -c ts7300_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1393854640628 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1393854640957 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ts7300_top EP2C8Q208C8 " "Selected device EP2C8Q208C8 for design \"ts7300_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1393854641571 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:clkgencore\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"pll:clkgencore\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:clkgencore\|altpll:altpll_component\|_clk1 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:clkgencore\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/home/luke/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 433 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1393854641981 ""}  } { { "altpll.tdf" "" { Text "/home/luke/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 432 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1393854641981 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1393854643812 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1393854643903 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Device EP2C5Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1393854644762 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1393854644762 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1393854644762 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1393854644762 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ts7300_top.sdc " "Synopsys Design Constraints File file not found: 'ts7300_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1393854645418 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1393854645423 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1393854645481 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1393854645516 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:clkgencore\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_2) " "Automatically promoted node pll:clkgencore\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393854645669 ""}  } { { "altpll.tdf" "" { Text "/home/luke/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pll:clkgencore|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 432 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393854645669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start_cycle_pad (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node start_cycle_pad (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393854645669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start_cycle_negedge_aset " "Destination node start_cycle_negedge_aset" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 309 -1 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { start_cycle_negedge_aset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 505 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393854645669 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1393854645669 ""}  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { start_cycle_pad } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "start_cycle_pad" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 156 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { start_cycle_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 138 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393854645669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bd_oe_pad (placed in PIN 27 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node bd_oe_pad (placed in PIN 27 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393854645670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ep93xx_databus_oe~0 " "Destination node ep93xx_databus_oe~0" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 230 -1 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ep93xx_databus_oe~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 595 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393854645670 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1393854645670 ""}  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { bd_oe_pad } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bd_oe_pad" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 157 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { bd_oe_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 139 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393854645670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk  " "Automatically promoted node ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393854645671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk~0 " "Destination node ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk~0" {  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 43 -1 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ts7300_usercore:usercore|pwm:PWM_1|slow_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 952 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393854645671 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1393854645671 ""}  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 43 -1 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ts7300_usercore:usercore|pwm:PWM_1|slow_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 205 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393854645671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk  " "Automatically promoted node ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393854645672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk~0 " "Destination node ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk~0" {  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 43 -1 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ts7300_usercore:usercore|pwm:PWM_2|slow_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 946 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393854645672 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1393854645672 ""}  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 43 -1 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ts7300_usercore:usercore|pwm:PWM_2|slow_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 554 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393854645672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk  " "Automatically promoted node ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393854645673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk~0 " "Destination node ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk~0" {  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 43 -1 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ts7300_usercore:usercore|pwm:PWM_3|slow_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 948 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393854645673 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1393854645673 ""}  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 43 -1 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ts7300_usercore:usercore|pwm:PWM_3|slow_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 540 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393854645673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk  " "Automatically promoted node ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393854645675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk~0 " "Destination node ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk~0" {  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 43 -1 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ts7300_usercore:usercore|pwm:PWM_4|slow_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 950 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393854645675 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1393854645675 ""}  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 43 -1 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ts7300_usercore:usercore|pwm:PWM_4|slow_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 527 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393854645675 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1393854645911 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1393854645915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1393854645916 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1393854645923 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1393854645931 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1393854645931 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1393854645935 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1393854645935 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1393854645938 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1393854646012 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1393854646017 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1393854646017 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:clkgencore\|altpll:altpll_component\|pll clk\[1\] clk_75mhz_pad " "PLL \"pll:clkgencore\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"clk_75mhz_pad\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/home/luke/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "pll.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pll.v" 83 0 0 } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 248 0 0 } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 163 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1393854646161 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1393854646182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1393854648130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1393854648613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1393854648670 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1393854651520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1393854651520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1393854652149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y10 X22_Y19 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } { { "loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} 11 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1393854653960 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1393854653960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1393854655976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1393854655980 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1393854655980 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1393854656040 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "113 " "Found 113 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_mdio_pad 0 " "Pin \"eth_mdio_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[0\] 0 " "Pin \"fl_d_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[1\] 0 " "Pin \"fl_d_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[2\] 0 " "Pin \"fl_d_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[3\] 0 " "Pin \"fl_d_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[4\] 0 " "Pin \"fl_d_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[5\] 0 " "Pin \"fl_d_pad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[6\] 0 " "Pin \"fl_d_pad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[7\] 0 " "Pin \"fl_d_pad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[0\] 0 " "Pin \"bd_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[1\] 0 " "Pin \"bd_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[2\] 0 " "Pin \"bd_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[3\] 0 " "Pin \"bd_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[4\] 0 " "Pin \"bd_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[5\] 0 " "Pin \"bd_pad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[6\] 0 " "Pin \"bd_pad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[7\] 0 " "Pin \"bd_pad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[0\] 0 " "Pin \"dio0to8_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[1\] 0 " "Pin \"dio0to8_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[2\] 0 " "Pin \"dio0to8_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[3\] 0 " "Pin \"dio0to8_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[4\] 0 " "Pin \"dio0to8_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[5\] 0 " "Pin \"dio0to8_pad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[6\] 0 " "Pin \"dio0to8_pad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[7\] 0 " "Pin \"dio0to8_pad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[8\] 0 " "Pin \"dio0to8_pad\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[0\] 0 " "Pin \"dio10to17_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[1\] 0 " "Pin \"dio10to17_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[2\] 0 " "Pin \"dio10to17_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[3\] 0 " "Pin \"dio10to17_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[4\] 0 " "Pin \"dio10to17_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[5\] 0 " "Pin \"dio10to17_pad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[6\] 0 " "Pin \"dio10to17_pad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[7\] 0 " "Pin \"dio10to17_pad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[0\] 0 " "Pin \"sdram_data_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[1\] 0 " "Pin \"sdram_data_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[2\] 0 " "Pin \"sdram_data_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[3\] 0 " "Pin \"sdram_data_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[4\] 0 " "Pin \"sdram_data_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[5\] 0 " "Pin \"sdram_data_pad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[6\] 0 " "Pin \"sdram_data_pad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[7\] 0 " "Pin \"sdram_data_pad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[8\] 0 " "Pin \"sdram_data_pad\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[9\] 0 " "Pin \"sdram_data_pad\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[10\] 0 " "Pin \"sdram_data_pad\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[11\] 0 " "Pin \"sdram_data_pad\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[12\] 0 " "Pin \"sdram_data_pad\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[13\] 0 " "Pin \"sdram_data_pad\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[14\] 0 " "Pin \"sdram_data_pad\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[15\] 0 " "Pin \"sdram_data_pad\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "isa_wait_pad 0 " "Pin \"isa_wait_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dma_req_pad 0 " "Pin \"dma_req_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "irq7_pad 0 " "Pin \"irq7_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_dat_pad\[0\] 0 " "Pin \"sd_dat_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_dat_pad\[1\] 0 " "Pin \"sd_dat_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_dat_pad\[2\] 0 " "Pin \"sd_dat_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_dat_pad\[3\] 0 " "Pin \"sd_dat_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_cmd_pad 0 " "Pin \"sd_cmd_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_pad\[0\] 0 " "Pin \"mux_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_pad\[1\] 0 " "Pin \"mux_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_pad\[2\] 0 " "Pin \"mux_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_pad\[3\] 0 " "Pin \"mux_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue_pad\[0\] 0 " "Pin \"blue_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue_pad\[1\] 0 " "Pin \"blue_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue_pad\[2\] 0 " "Pin \"blue_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue_pad\[3\] 0 " "Pin \"blue_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue_pad\[4\] 0 " "Pin \"blue_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red_pad\[0\] 0 " "Pin \"red_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red_pad\[1\] 0 " "Pin \"red_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red_pad\[2\] 0 " "Pin \"red_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red_pad\[3\] 0 " "Pin \"red_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red_pad\[4\] 0 " "Pin \"red_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green_pad\[0\] 0 " "Pin \"green_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green_pad\[1\] 0 " "Pin \"green_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green_pad\[2\] 0 " "Pin \"green_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green_pad\[3\] 0 " "Pin \"green_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green_pad\[4\] 0 " "Pin \"green_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync_pad 0 " "Pin \"hsync_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync_pad 0 " "Pin \"vsync_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_75mhz_pad 0 " "Pin \"clk_75mhz_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_soft_power_pad 0 " "Pin \"sd_soft_power_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_hard_power_pad 0 " "Pin \"sd_hard_power_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_clk_pad 0 " "Pin \"sd_clk_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_mdc_pad 0 " "Pin \"eth_mdc_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_txdat_pad\[0\] 0 " "Pin \"eth_txdat_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_txdat_pad\[1\] 0 " "Pin \"eth_txdat_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_txdat_pad\[2\] 0 " "Pin \"eth_txdat_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_txdat_pad\[3\] 0 " "Pin \"eth_txdat_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_txen_pad 0 " "Pin \"eth_txen_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_txerr_pad 0 " "Pin \"eth_txerr_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_pd_pad 0 " "Pin \"eth_pd_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[0\] 0 " "Pin \"sdram_add_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[1\] 0 " "Pin \"sdram_add_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[2\] 0 " "Pin \"sdram_add_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[3\] 0 " "Pin \"sdram_add_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[4\] 0 " "Pin \"sdram_add_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[5\] 0 " "Pin \"sdram_add_pad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[6\] 0 " "Pin \"sdram_add_pad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[7\] 0 " "Pin \"sdram_add_pad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[8\] 0 " "Pin \"sdram_add_pad\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[9\] 0 " "Pin \"sdram_add_pad\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[10\] 0 " "Pin \"sdram_add_pad\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[11\] 0 " "Pin \"sdram_add_pad\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[12\] 0 " "Pin \"sdram_add_pad\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_ras_pad 0 " "Pin \"sdram_ras_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_cas_pad 0 " "Pin \"sdram_cas_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_we_pad 0 " "Pin \"sdram_we_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_ba_pad\[0\] 0 " "Pin \"sdram_ba_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_ba_pad\[1\] 0 " "Pin \"sdram_ba_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_clk_pad 0 " "Pin \"sdram_clk_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_232_pad 0 " "Pin \"wr_232_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_mux_pad 0 " "Pin \"rd_mux_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_cntrl_pad 0 " "Pin \"mux_cntrl_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1393854656111 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1393854656111 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1393854656974 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1393854657101 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1393854657935 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1393854658454 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1393854658628 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "eth_mdio_pad a permanently disabled " "Pin eth_mdio_pad has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { eth_mdio_pad } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "eth_mdio_pad" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 174 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { eth_mdio_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 148 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio0to8_pad\[0\] a permanently enabled " "Pin dio0to8_pad\[0\] has a permanently enabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { dio0to8_pad[0] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dio0to8_pad\[0\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 158 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dio0to8_pad[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 41 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio0to8_pad\[1\] a permanently enabled " "Pin dio0to8_pad\[1\] has a permanently enabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { dio0to8_pad[1] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dio0to8_pad\[1\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 158 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dio0to8_pad[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 42 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio0to8_pad\[2\] a permanently enabled " "Pin dio0to8_pad\[2\] has a permanently enabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { dio0to8_pad[2] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dio0to8_pad\[2\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 158 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dio0to8_pad[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 43 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[0\] a permanently disabled " "Pin sdram_data_pad\[0\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[0] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[0\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 66 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[1\] a permanently disabled " "Pin sdram_data_pad\[1\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[1] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[1\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 67 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[2\] a permanently disabled " "Pin sdram_data_pad\[2\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[2] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[2\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 68 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[3\] a permanently disabled " "Pin sdram_data_pad\[3\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[3] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[3\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 69 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[4\] a permanently disabled " "Pin sdram_data_pad\[4\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[4] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[4\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 70 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[5\] a permanently disabled " "Pin sdram_data_pad\[5\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[5] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[5\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 71 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[6\] a permanently disabled " "Pin sdram_data_pad\[6\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[6] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[6\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 72 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[7\] a permanently disabled " "Pin sdram_data_pad\[7\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[7] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[7\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 73 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[8\] a permanently disabled " "Pin sdram_data_pad\[8\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[8] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[8\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 74 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[9\] a permanently disabled " "Pin sdram_data_pad\[9\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[9] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[9\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 75 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[10\] a permanently disabled " "Pin sdram_data_pad\[10\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[10] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[10\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 76 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[11\] a permanently disabled " "Pin sdram_data_pad\[11\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[11] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[11\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 77 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[12\] a permanently disabled " "Pin sdram_data_pad\[12\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[12] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[12\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 78 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[13\] a permanently disabled " "Pin sdram_data_pad\[13\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[13] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[13\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 79 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[14\] a permanently disabled " "Pin sdram_data_pad\[14\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[14] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[14\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 80 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[15\] a permanently disabled " "Pin sdram_data_pad\[15\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[15] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[15\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 81 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dma_req_pad a permanently disabled " "Pin dma_req_pad has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { dma_req_pad } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dma_req_pad" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 165 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dma_req_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 128 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "irq7_pad a permanently disabled " "Pin irq7_pad has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { irq7_pad } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "irq7_pad" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 166 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { irq7_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 131 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sd_dat_pad\[0\] a permanently disabled " "Pin sd_dat_pad\[0\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sd_dat_pad[0] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sd_dat_pad\[0\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 171 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sd_dat_pad[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 65 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sd_dat_pad\[1\] a permanently disabled " "Pin sd_dat_pad\[1\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sd_dat_pad[1] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sd_dat_pad\[1\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 171 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sd_dat_pad[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 64 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sd_dat_pad\[2\] a permanently disabled " "Pin sd_dat_pad\[2\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sd_dat_pad[2] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sd_dat_pad\[2\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 171 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sd_dat_pad[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 63 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sd_dat_pad\[3\] a permanently disabled " "Pin sd_dat_pad\[3\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sd_dat_pad[3] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sd_dat_pad\[3\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 171 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sd_dat_pad[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 62 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sd_cmd_pad a permanently disabled " "Pin sd_cmd_pad has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sd_cmd_pad } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sd_cmd_pad" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 173 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sd_cmd_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 129 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mux_pad\[0\] a permanently disabled " "Pin mux_pad\[0\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { mux_pad[0] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mux_pad\[0\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 195 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mux_pad[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 61 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mux_pad\[1\] a permanently disabled " "Pin mux_pad\[1\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { mux_pad[1] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mux_pad\[1\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 195 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mux_pad[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 60 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mux_pad\[2\] a permanently disabled " "Pin mux_pad\[2\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { mux_pad[2] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mux_pad\[2\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 195 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mux_pad[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 59 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mux_pad\[3\] a permanently disabled " "Pin mux_pad\[3\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { mux_pad[3] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mux_pad\[3\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 195 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mux_pad[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 58 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "green_pad\[4\] a permanently enabled " "Pin green_pad\[4\] has a permanently enabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { green_pad[4] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "green_pad\[4\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 198 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { green_pad[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/embedded-co-design/ts7300_top_restored/" { { 0 { 0 ""} 0 35 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1393854658649 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1393854658649 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1393854658657 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.fit.smsg " "Generated suppressed messages file /home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1393854659121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1393854659669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  3 13:50:59 2014 " "Processing ended: Mon Mar  3 13:50:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1393854659669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1393854659669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1393854659669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1393854659669 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1393854669823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1393854669829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  3 13:51:08 2014 " "Processing started: Mon Mar  3 13:51:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1393854669829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1393854669829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ts7300_opencore -c ts7300_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ts7300_opencore -c ts7300_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1393854669832 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1393854670505 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1393854674108 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1393854674242 ""}
{ "Info" "OPGMIO_DISCONTINUED_DEVICE" "EPC4 " "Configuration device EPC4 has been discontinued." {  } {  } 0 210125 "Configuration device %1!s! has been discontinued." 0 0 "" 0 -1 0 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1393854675698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  3 13:51:15 2014 " "Processing ended: Mon Mar  3 13:51:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1393854675698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1393854675698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1393854675698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1393854675698 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1393854681112 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1393854693218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1393854693234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  3 13:51:30 2014 " "Processing started: Mon Mar  3 13:51:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1393854693234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1393854693234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ts7300_opencore -c ts7300_top " "Command: quartus_sta ts7300_opencore -c ts7300_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1393854693242 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1393854693567 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1393854694321 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ts7300_top.sdc " "Synopsys Design Constraints File file not found: 'ts7300_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1393854697561 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1393854697566 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk_25mhz_pad clk_25mhz_pad " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk_25mhz_pad clk_25mhz_pad" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1393854697594 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgencore\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{clkgencore\|altpll_component\|pll\|clk\[1\]\} \{clkgencore\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{clkgencore\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{clkgencore\|altpll_component\|pll\|clk\[1\]\} \{clkgencore\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1393854697594 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1393854697594 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1393854697596 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk " "create_clock -period 1.000 -name ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1393854697630 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name start_cycle_pad start_cycle_pad " "create_clock -period 1.000 -name start_cycle_pad start_cycle_pad" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1393854697630 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bd_oe_pad bd_oe_pad " "create_clock -period 1.000 -name bd_oe_pad bd_oe_pad" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1393854697630 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ep93xx_end_q ep93xx_end_q " "create_clock -period 1.000 -name ep93xx_end_q ep93xx_end_q" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1393854697630 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk " "create_clock -period 1.000 -name ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1393854697630 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk " "create_clock -period 1.000 -name ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1393854697630 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk " "create_clock -period 1.000 -name ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1393854697630 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1393854697630 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1393854697764 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1393854697882 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1393854697956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.955 " "Worst-case setup slack is -6.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854697966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854697966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.955      -911.769 clkgencore\|altpll_component\|pll\|clk\[1\]  " "   -6.955      -911.769 clkgencore\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854697966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.770       -31.626 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk  " "   -5.770       -31.626 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854697966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.184       -32.208 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk  " "   -5.184       -32.208 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854697966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.954       -30.898 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk  " "   -4.954       -30.898 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854697966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.420       -31.404 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk  " "   -4.420       -31.404 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854697966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.819        -1.326 bd_oe_pad  " "   -0.819        -1.326 bd_oe_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854697966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235         0.000 start_cycle_pad  " "    0.235         0.000 start_cycle_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854697966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1393854697966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.588 " "Worst-case hold slack is -3.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.588       -16.530 clkgencore\|altpll_component\|pll\|clk\[1\]  " "   -3.588       -16.530 clkgencore\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301        -0.301 start_cycle_pad  " "   -0.301        -0.301 start_cycle_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 bd_oe_pad  " "    0.499         0.000 bd_oe_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk  " "    0.499         0.000 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk  " "    0.499         0.000 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk  " "    0.499         0.000 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.753         0.000 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk  " "    0.753         0.000 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1393854698004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.833 " "Worst-case recovery slack is -3.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.833        -3.833 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk  " "   -3.833        -3.833 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.461        -3.461 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk  " "   -3.461        -3.461 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.453        -3.453 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk  " "   -3.453        -3.453 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.092        -3.092 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk  " "   -3.092        -3.092 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.452        -1.452 ep93xx_end_q  " "   -1.452        -1.452 ep93xx_end_q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027         0.000 start_cycle_pad  " "    1.027         0.000 start_cycle_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.367         0.000 bd_oe_pad  " "    1.367         0.000 bd_oe_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.125         0.000 clkgencore\|altpll_component\|pll\|clk\[1\]  " "    9.125         0.000 clkgencore\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1393854698020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.133 " "Worst-case removal slack is -1.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.133        -2.266 bd_oe_pad  " "   -1.133        -2.266 bd_oe_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.793        -0.793 start_cycle_pad  " "   -0.793        -0.793 start_cycle_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.346         0.000 clkgencore\|altpll_component\|pll\|clk\[1\]  " "    1.346         0.000 clkgencore\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.686         0.000 ep93xx_end_q  " "    1.686         0.000 ep93xx_end_q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.827         0.000 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk  " "    2.827         0.000 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.188         0.000 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk  " "    3.188         0.000 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.196         0.000 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk  " "    3.196         0.000 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.568         0.000 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk  " "    3.568         0.000 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1393854698036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -39.041 start_cycle_pad  " "   -1.941       -39.041 start_cycle_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941        -4.909 bd_oe_pad  " "   -1.941        -4.909 bd_oe_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -13.356 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk  " "   -0.742       -13.356 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -13.356 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk  " "   -0.742       -13.356 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -13.356 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk  " "   -0.742       -13.356 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -13.356 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk  " "   -0.742       -13.356 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 ep93xx_end_q  " "   -0.742        -1.484 ep93xx_end_q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.424         0.000 clkgencore\|altpll_component\|pll\|clk\[1\]  " "    5.424         0.000 clkgencore\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.000         0.000 clk_25mhz_pad  " "   20.000         0.000 clk_25mhz_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854698064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1393854698064 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1393854700545 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1393854700593 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1393854701054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.302 " "Worst-case setup slack is -2.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.302       -15.094 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk  " "   -2.302       -15.094 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.145       -15.161 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk  " "   -2.145       -15.161 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.991       -14.839 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk  " "   -1.991       -14.839 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.951      -257.829 clkgencore\|altpll_component\|pll\|clk\[1\]  " "   -1.951      -257.829 clkgencore\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.847       -14.975 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk  " "   -1.847       -14.975 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053         0.000 bd_oe_pad  " "    0.053         0.000 bd_oe_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 start_cycle_pad  " "    0.665         0.000 start_cycle_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1393854701120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.950 " "Worst-case hold slack is -1.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.950       -10.434 clkgencore\|altpll_component\|pll\|clk\[1\]  " "   -1.950       -10.434 clkgencore\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523        -0.523 start_cycle_pad  " "   -0.523        -0.523 start_cycle_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 bd_oe_pad  " "    0.215         0.000 bd_oe_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk  " "    0.215         0.000 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk  " "    0.215         0.000 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk  " "    0.215         0.000 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245         0.000 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk  " "    0.245         0.000 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1393854701184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.818 " "Worst-case recovery slack is -1.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.818        -1.818 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk  " "   -1.818        -1.818 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.710        -1.710 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk  " "   -1.710        -1.710 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.699        -1.699 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk  " "   -1.699        -1.699 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597        -1.597 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk  " "   -1.597        -1.597 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.337        -0.337 ep93xx_end_q  " "   -0.337        -0.337 ep93xx_end_q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121         0.000 start_cycle_pad  " "    1.121         0.000 start_cycle_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.215         0.000 bd_oe_pad  " "    1.215         0.000 bd_oe_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.804         0.000 clkgencore\|altpll_component\|pll\|clk\[1\]  " "   11.804         0.000 clkgencore\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1393854701235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.835 " "Worst-case removal slack is -0.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.835        -1.670 bd_oe_pad  " "   -0.835        -1.670 bd_oe_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.741        -0.741 start_cycle_pad  " "   -0.741        -0.741 start_cycle_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586         0.000 clkgencore\|altpll_component\|pll\|clk\[1\]  " "    0.586         0.000 clkgencore\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.717         0.000 ep93xx_end_q  " "    0.717         0.000 ep93xx_end_q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.478         0.000 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk  " "    1.478         0.000 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.580         0.000 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk  " "    1.580         0.000 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.591         0.000 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk  " "    1.591         0.000 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.699         0.000 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk  " "    1.699         0.000 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1393854701287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -26.380 start_cycle_pad  " "   -1.380       -26.380 start_cycle_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -3.380 bd_oe_pad  " "   -1.380        -3.380 bd_oe_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -9.000 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk  " "   -0.500        -9.000 ts7300_usercore:usercore\|pwm:PWM_1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -9.000 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk  " "   -0.500        -9.000 ts7300_usercore:usercore\|pwm:PWM_2\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -9.000 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk  " "   -0.500        -9.000 ts7300_usercore:usercore\|pwm:PWM_3\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -9.000 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk  " "   -0.500        -9.000 ts7300_usercore:usercore\|pwm:PWM_4\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 ep93xx_end_q  " "   -0.500        -1.000 ep93xx_end_q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.666         0.000 clkgencore\|altpll_component\|pll\|clk\[1\]  " "    5.666         0.000 clkgencore\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.000         0.000 clk_25mhz_pad  " "   20.000         0.000 clk_25mhz_pad " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1393854701336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1393854701336 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1393854704637 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1393854705806 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1393854705808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1393854707182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  3 13:51:47 2014 " "Processing ended: Mon Mar  3 13:51:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1393854707182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1393854707182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1393854707182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1393854707182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1393854729747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1393854729756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  3 13:52:08 2014 " "Processing started: Mon Mar  3 13:52:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1393854729756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1393854729756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ts7300_opencore -c ts7300_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ts7300_opencore -c ts7300_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1393854729760 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1393854730614 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ts7300_top.vo\", \"ts7300_top_fast.vo ts7300_top_v.sdo ts7300_top_v_fast.sdo /home/luke/embedded-co-design/ts7300_top_restored/simulation/modelsim/ simulation " "Generated files \"ts7300_top.vo\", \"ts7300_top_fast.vo\", \"ts7300_top_v.sdo\" and \"ts7300_top_v_fast.sdo\" in directory \"/home/luke/embedded-co-design/ts7300_top_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1393854734880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "782 " "Peak virtual memory: 782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1393854735343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  3 13:52:15 2014 " "Processing ended: Mon Mar  3 13:52:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1393854735343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1393854735343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1393854735343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1393854735343 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 109 s " "Quartus II Full Compilation was successful. 0 errors, 109 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1393854741054 ""}
