##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk_PWM
		4.2::Critical Path Report for Clock_QD
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for ECLK(0)/fb
		4.5::Critical Path Report for SPIM_IntClock
		4.6::Critical Path Report for SPIS_IntClock
		4.7::Critical Path Report for U_CLOCK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (U_CLOCK:R vs. U_CLOCK:R)
		5.2::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
		5.3::Critical Path Report for (SPIS_IntClock:R vs. SPIS_IntClock:R)
		5.4::Critical Path Report for (Clock_QD:R vs. Clock_QD:R)
		5.5::Critical Path Report for (Clk_PWM:R vs. Clk_PWM:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. U_CLOCK:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_QD:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. ECLK(0)/fb:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. ECLK(0)/fb:F)
		5.10::Critical Path Report for (ECLK(0)/fb:R vs. ECLK(0)/fb:F)
		5.11::Critical Path Report for (ECLK(0)/fb:F vs. ECLK(0)/fb:F)
		5.12::Critical Path Report for (ECLK(0)/fb:F vs. ECLK(0)/fb:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clk_PWM        | Frequency: 56.65 MHz  | Target: 0.00 MHz   | 
Clock: Clock          | N/A                   | Target: 0.00 MHz   | 
Clock: Clock(routed)  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_QD       | Frequency: 39.95 MHz  | Target: 0.01 MHz   | 
Clock: CyBUS_CLK      | Frequency: 37.96 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: ECLK(0)/fb     | Frequency: 37.93 MHz  | Target: 12.00 MHz  | 
Clock: SPIM_IntClock  | Frequency: 47.36 MHz  | Target: 2.00 MHz   | 
Clock: SPIS_IntClock  | Frequency: 63.76 MHz  | Target: 0.24 MHz   | 
Clock: U_CLOCK        | Frequency: 37.96 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk_PWM        Clk_PWM        5e+008           499982348   N/A              N/A         N/A              N/A         N/A              N/A         
Clock_QD       Clock_QD       1e+008           99974970    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_QD       41666.7          31541       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      ECLK(0)/fb     41666.7          38092       41666.7          30057       N/A              N/A         N/A              N/A         
CyBUS_CLK      U_CLOCK        41666.7          15324       N/A              N/A         N/A              N/A         N/A              N/A         
ECLK(0)/fb     ECLK(0)/fb     N/A              N/A         41666.7          28484       83333.3          69264       41666.7          31390       
SPIM_IntClock  SPIM_IntClock  500000           478884      N/A              N/A         N/A              N/A         N/A              N/A         
SPIS_IntClock  SPIS_IntClock  4.20833e+006     4192650     N/A              N/A         N/A              N/A         N/A              N/A         
U_CLOCK        U_CLOCK        41666.7          17731       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
MISO(0)_PAD  19500         SPIM_IntClock:R   


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase  
---------------  ------------  ----------------  
EMISO(0)_PAD     47801         ECLK(0)/fb:F      
EMISO(0)_PAD     32793         CyBUS_CLK:R       
GPIO5(0)_PAD     29024         CyBUS_CLK:R       
MOSI(0)_PAD      24695         SPIM_IntClock:R   
PWM_Out(0)_PAD   24598         Clk_PWM:R         
RS232_TX(0)_PAD  30375         U_CLOCK:R         
SCK(0)_PAD       24385         SPIM_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clk_PWM
*************************************
Clock: Clk_PWM
Frequency: 56.65 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 499982348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_PWM:R#1 vs. Clk_PWM:R#2)   500000000
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 499988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT      slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  499982348  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2282   6132  499982348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_QD
**************************************
Clock: Clock_QD
Frequency: 39.95 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 99974970p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                        -11520
----------------------------------------------   --------- 
End-of-path required time (ps)                    99988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13510
-------------------------------------   ----- 
End-of-path arrival time (ps)           13510
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                         clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT     slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QuadDecoder:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  99974970  RISE       1
\QuadDecoder:Cnt8:CounterUDB:count_enable\/main_0                 macrocell8      2314   4894  99974970  RISE       1
\QuadDecoder:Cnt8:CounterUDB:count_enable\/q                      macrocell8      3350   8244  99974970  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_1          datapathcell2   5266  13510  99974970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 37.96 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS232_RX(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 15324p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22832
-------------------------------------   ----- 
End-of-path arrival time (ps)           22832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS232_RX(0)/in_clock                                        iocell34            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
RS232_RX(0)/fb                        iocell34      1413   1413  15324  RISE       1
\UART:BUART:rx_postpoll\/main_0       macrocell67   5467   6880  15324  RISE       1
\UART:BUART:rx_postpoll\/q            macrocell67   3350  10230  15324  RISE       1
\UART:BUART:rx_state_2_split\/main_4  macrocell71   6956  17186  15324  RISE       1
\UART:BUART:rx_state_2_split\/q       macrocell71   3350  20536  15324  RISE       1
\UART:BUART:rx_state_2\/main_5        macrocell70   2297  22832  15324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for ECLK(0)/fb
****************************************
Clock: ECLK(0)/fb
Frequency: 37.93 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:mosi_tmp\/q
Path End       : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock
Path slack     : 28484p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    7102
+ Cycle adjust (ECLK(0)/fb:R#1 vs. ECLK(0)/fb:F#1)       0
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       45118

Launch Clock Arrival Time                      0
+ Clock path delay                      7102
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           16634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECLK(0)/in_clock                                            iocell6             0      0  RISE       1
ECLK(0)/fb                                                  iocell6          1976   1976  
ECLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell6             0   1976  RISE       1
--ECLK(0)/fb (Clock Phase Adjustment Delay)                 iocell6             0    N/A  
\SPIS:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                  macrocell51      5126   7102  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:es3:SPISlave:mosi_tmp\/q           macrocell51     1250   8352  28484  RISE       1
\SPIS:BSPIS:es3:SPISlave:mosi_to_dp\/main_5    macrocell52     2240  10591  28484  RISE       1
\SPIS:BSPIS:es3:SPISlave:mosi_to_dp\/q         macrocell52     3350  13941  28484  RISE       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/route_si  datapathcell4   2693  16634  28484  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6            0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock      datapathcell4   5126  48768  FALL       1


===================================================================== 
4.5::Critical Path Report for SPIM_IntClock
*******************************************
Clock: SPIM_IntClock
Frequency: 47.36 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 478884p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -1570
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19546
-------------------------------------   ----- 
End-of-path arrival time (ps)           19546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q           macrocell41    1250   1250  478884  RISE       1
\SPIM:BSPIM:tx_status_0\/main_1  macrocell43    8673   9923  478884  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell43    3350  13273  478884  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell4   6273  19546  478884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell4        0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for SPIS_IntClock
*******************************************
Clock: SPIS_IntClock
Frequency: 63.76 MHz | Target: 0.24 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:sync_2\/out
Path End       : \SPIS:BSPIS:es3:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 4192650p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   4208333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4206763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14113
-------------------------------------   ----- 
End-of-path arrival time (ps)           14113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:es3:SPISlave:sync_2\/clock                     synccell            0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\SPIS:BSPIS:es3:SPISlave:sync_2\/out          synccell       1480   1480  4192650  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_status_0\/main_2  macrocell56    2643   4123  4192650  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_status_0\/q       macrocell56    3350   7473  4192650  RISE       1
\SPIS:BSPIS:es3:SPISlave:TxStsReg\/status_0   statusicell6   6640  14113  4192650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:es3:SPISlave:TxStsReg\/clock                   statusicell6        0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for U_CLOCK
*************************************
Clock: U_CLOCK
Frequency: 37.96 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS232_RX(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 15324p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22832
-------------------------------------   ----- 
End-of-path arrival time (ps)           22832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS232_RX(0)/in_clock                                        iocell34            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
RS232_RX(0)/fb                        iocell34      1413   1413  15324  RISE       1
\UART:BUART:rx_postpoll\/main_0       macrocell67   5467   6880  15324  RISE       1
\UART:BUART:rx_postpoll\/q            macrocell67   3350  10230  15324  RISE       1
\UART:BUART:rx_state_2_split\/main_4  macrocell71   6956  17186  15324  RISE       1
\UART:BUART:rx_state_2_split\/q       macrocell71   3350  20536  15324  RISE       1
\UART:BUART:rx_state_2\/main_5        macrocell70   2297  22832  15324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (U_CLOCK:R vs. U_CLOCK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 17731p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20425
-------------------------------------   ----- 
End-of-path arrival time (ps)           20425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:pollcount_1\/q            macrocell59   1250   1250  17731  RISE       1
\UART:BUART:rx_postpoll\/main_1       macrocell67   3223   4473  17731  RISE       1
\UART:BUART:rx_postpoll\/q            macrocell67   3350   7823  17731  RISE       1
\UART:BUART:rx_state_2_split\/main_4  macrocell71   6956  14779  17731  RISE       1
\UART:BUART:rx_state_2_split\/q       macrocell71   3350  18129  17731  RISE       1
\UART:BUART:rx_state_2\/main_5        macrocell70   2297  20425  17731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1


5.2::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 478884p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -1570
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19546
-------------------------------------   ----- 
End-of-path arrival time (ps)           19546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q           macrocell41    1250   1250  478884  RISE       1
\SPIM:BSPIM:tx_status_0\/main_1  macrocell43    8673   9923  478884  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell43    3350  13273  478884  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell4   6273  19546  478884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell4        0      0  RISE       1


5.3::Critical Path Report for (SPIS_IntClock:R vs. SPIS_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:sync_2\/out
Path End       : \SPIS:BSPIS:es3:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 4192650p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   4208333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4206763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14113
-------------------------------------   ----- 
End-of-path arrival time (ps)           14113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:es3:SPISlave:sync_2\/clock                     synccell            0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\SPIS:BSPIS:es3:SPISlave:sync_2\/out          synccell       1480   1480  4192650  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_status_0\/main_2  macrocell56    2643   4123  4192650  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_status_0\/q       macrocell56    3350   7473  4192650  RISE       1
\SPIS:BSPIS:es3:SPISlave:TxStsReg\/status_0   statusicell6   6640  14113  4192650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:es3:SPISlave:TxStsReg\/clock                   statusicell6        0      0  RISE       1


5.4::Critical Path Report for (Clock_QD:R vs. Clock_QD:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 99974970p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                        -11520
----------------------------------------------   --------- 
End-of-path required time (ps)                    99988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13510
-------------------------------------   ----- 
End-of-path arrival time (ps)           13510
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                         clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT     slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QuadDecoder:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  99974970  RISE       1
\QuadDecoder:Cnt8:CounterUDB:count_enable\/main_0                 macrocell8      2314   4894  99974970  RISE       1
\QuadDecoder:Cnt8:CounterUDB:count_enable\/q                      macrocell8      3350   8244  99974970  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_1          datapathcell2   5266  13510  99974970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (Clk_PWM:R vs. Clk_PWM:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 499982348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_PWM:R#1 vs. Clk_PWM:R#2)   500000000
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 499988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT      slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  499982348  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2282   6132  499982348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. U_CLOCK:R)
*********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS232_RX(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 15324p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22832
-------------------------------------   ----- 
End-of-path arrival time (ps)           22832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS232_RX(0)/in_clock                                        iocell34            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
RS232_RX(0)/fb                        iocell34      1413   1413  15324  RISE       1
\UART:BUART:rx_postpoll\/main_0       macrocell67   5467   6880  15324  RISE       1
\UART:BUART:rx_postpoll\/q            macrocell67   3350  10230  15324  RISE       1
\UART:BUART:rx_state_2_split\/main_4  macrocell71   6956  17186  15324  RISE       1
\UART:BUART:rx_state_2_split\/q       macrocell71   3350  20536  15324  RISE       1
\UART:BUART:rx_state_2\/main_5        macrocell70   2297  22832  15324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_QD:R)
**********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_CHA(0)/fb
Path End       : \QuadDecoder:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDecoder:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 31541p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_QD:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
EN_CHA(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
EN_CHA(0)/fb                                    iocell10      1920   1920  31541  RISE       1
\QuadDecoder:bQuadDec:quad_A_delayed_0\/main_0  macrocell25   4696   6616  31541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_delayed_0\/clock_0            macrocell25         0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. ECLK(0)/fb:R)
************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EMOSI(0)/fb
Path End       : \SPIS:BSPIS:es3:SPISlave:mosi_tmp\/main_0
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:mosi_tmp\/clock_0
Path slack     : 38092p

Capture Clock Arrival Time                              0
+ Clock path delay                                   7102
+ Cycle adjust (CyBUS_CLK:R#2 vs. ECLK(0)/fb:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      45258

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
EMOSI(0)/in_clock                                           iocell9             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
EMOSI(0)/fb                                iocell9       1758   1758  38092  RISE       1
\SPIS:BSPIS:es3:SPISlave:mosi_tmp\/main_0  macrocell51   5409   7167  38092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECLK(0)/in_clock                                            iocell6             0      0  RISE       1
ECLK(0)/fb                                                  iocell6          1976   1976  
ECLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell6             0   1976  RISE       1
--ECLK(0)/fb (Clock Phase Adjustment Delay)                 iocell6             0    N/A  
\SPIS:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                  macrocell51      5126   7102  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. ECLK(0)/fb:F)
************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECS(0)/fb
Path End       : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock
Path slack     : 30057p

Capture Clock Arrival Time                          41667
+ Clock path delay                                   7102
+ Cycle adjust (CyBUS_CLK:R#1 vs. ECLK(0)/fb:F#1)       0
- Setup time                                        -3170
-------------------------------------------------   ----- 
End-of-path required time (ps)                      45598

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15542
-------------------------------------   ----- 
End-of-path arrival time (ps)           15542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECS(0)/in_clock                                             iocell7             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
ECS(0)/fb                                       iocell7         1627   1627  30057  RISE       1
\SPIS:BSPIS:es3:SPISlave:inv_ss\/main_0         macrocell48     5474   7101  30057  RISE       1
\SPIS:BSPIS:es3:SPISlave:inv_ss\/q              macrocell48     3350  10451  30057  RISE       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/cs_addr_2  datapathcell4   5090  15542  30057  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6            0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock      datapathcell4   5126  48768  FALL       1


5.10::Critical Path Report for (ECLK(0)/fb:R vs. ECLK(0)/fb:F)
**************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:mosi_tmp\/q
Path End       : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock
Path slack     : 28484p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    7102
+ Cycle adjust (ECLK(0)/fb:R#1 vs. ECLK(0)/fb:F#1)       0
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       45118

Launch Clock Arrival Time                      0
+ Clock path delay                      7102
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           16634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECLK(0)/in_clock                                            iocell6             0      0  RISE       1
ECLK(0)/fb                                                  iocell6          1976   1976  
ECLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell6             0   1976  RISE       1
--ECLK(0)/fb (Clock Phase Adjustment Delay)                 iocell6             0    N/A  
\SPIS:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                  macrocell51      5126   7102  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:es3:SPISlave:mosi_tmp\/q           macrocell51     1250   8352  28484  RISE       1
\SPIS:BSPIS:es3:SPISlave:mosi_to_dp\/main_5    macrocell52     2240  10591  28484  RISE       1
\SPIS:BSPIS:es3:SPISlave:mosi_to_dp\/q         macrocell52     3350  13941  28484  RISE       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/route_si  datapathcell4   2693  16634  28484  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6            0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock      datapathcell4   5126  48768  FALL       1


5.11::Critical Path Report for (ECLK(0)/fb:F vs. ECLK(0)/fb:F)
**************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:BitCounter\/count_2
Path End       : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock
Path slack     : 69264p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    7102
+ Cycle adjust (ECLK(0)/fb:F#1 vs. ECLK(0)/fb:F#2)   83333
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       128452

Launch Clock Arrival Time                   41667
+ Clock path delay                       7118
+ Data path delay                       10403
-------------------------------------   ----- 
End-of-path arrival time (ps)           59188
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6          0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:BitCounter\/clock_n    count7cell    5142  48784  FALL       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:es3:SPISlave:BitCounter\/count_2   count7cell      2110  50894  69264  RISE       1
\SPIS:BSPIS:es3:SPISlave:mosi_to_dp\/main_2    macrocell52     2250  53145  69264  RISE       1
\SPIS:BSPIS:es3:SPISlave:mosi_to_dp\/q         macrocell52     3350  56495  69264  RISE       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/route_si  datapathcell4   2693  59188  69264  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6            0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock      datapathcell4   5126  48768  FALL       1


5.12::Critical Path Report for (ECLK(0)/fb:F vs. ECLK(0)/fb:R)
**************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:BitCounter\/count_2
Path End       : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock
Path slack     : 31390p

Capture Clock Arrival Time                               0
+ Clock path delay                                    7102
+ Cycle adjust (ECLK(0)/fb:F#1 vs. ECLK(0)/fb:R#2)   83333
- Setup time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       90435

Launch Clock Arrival Time                   41667
+ Clock path delay                       7118
+ Data path delay                       10260
-------------------------------------   ----- 
End-of-path arrival time (ps)           59045
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6          0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:BitCounter\/clock_n    count7cell    5142  48784  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:es3:SPISlave:BitCounter\/count_2  count7cell      2110  50894  31390  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_load\/main_1      macrocell55     2250  53145  31390  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_load\/q           macrocell55     3350  56495  31390  RISE       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/f1_load  datapathcell4   2550  59045  31390  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECLK(0)/in_clock                                            iocell6             0      0  RISE       1
ECLK(0)/fb                                                  iocell6          1976   1976  
ECLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell6             0   1976  RISE       1
--ECLK(0)/fb (Clock Phase Adjustment Delay)                 iocell6             0    N/A  
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock                  datapathcell4    5126   7102  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS232_RX(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 15324p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22832
-------------------------------------   ----- 
End-of-path arrival time (ps)           22832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS232_RX(0)/in_clock                                        iocell34            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
RS232_RX(0)/fb                        iocell34      1413   1413  15324  RISE       1
\UART:BUART:rx_postpoll\/main_0       macrocell67   5467   6880  15324  RISE       1
\UART:BUART:rx_postpoll\/q            macrocell67   3350  10230  15324  RISE       1
\UART:BUART:rx_state_2_split\/main_4  macrocell71   6956  17186  15324  RISE       1
\UART:BUART:rx_state_2_split\/q       macrocell71   3350  20536  15324  RISE       1
\UART:BUART:rx_state_2\/main_5        macrocell70   2297  22832  15324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 18523p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell80     1250   1250  18523  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell57     4114   5364  18523  RISE       1
\UART:BUART:counter_load_not\/q                macrocell57     3350   8714  18523  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2910  11624  18523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS232_RX(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 19998p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18158
-------------------------------------   ----- 
End-of-path arrival time (ps)           18158
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS232_RX(0)/in_clock                                        iocell34            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RS232_RX(0)/fb                   iocell34      1413   1413  15324  RISE       1
\UART:BUART:rx_postpoll\/main_0  macrocell67   5467   6880  15324  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell67   3350  10230  15324  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell68   7929  18158  19998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS232_RX(0)/fb
Path End       : \UART:BUART:rx_break_detect\/main_3
Capture Clock  : \UART:BUART:rx_break_detect\/clock_0
Path slack     : 20064p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18092
-------------------------------------   ----- 
End-of-path arrival time (ps)           18092
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS232_RX(0)/in_clock                                        iocell34            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RS232_RX(0)/fb                       iocell34      1413   1413  15324  RISE       1
\UART:BUART:rx_postpoll\/main_0      macrocell67   5467   6880  15324  RISE       1
\UART:BUART:rx_postpoll\/q           macrocell67   3350  10230  15324  RISE       1
\UART:BUART:rx_break_detect\/main_3  macrocell62   7862  18092  20064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_break_detect\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:pollcount_1\/main_6
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 20875p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17282
-------------------------------------   ----- 
End-of-path arrival time (ps)           17282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q     macrocell63   1250   1250  20875  RISE       1
\UART:BUART:pollcount_1_split\/main_5  macrocell60   9094  10344  20875  RISE       1
\UART:BUART:pollcount_1_split\/q       macrocell60   3350  13694  20875  RISE       1
\UART:BUART:pollcount_1\/main_6        macrocell59   3588  17282  20875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS232_RX(0)/fb
Path End       : \UART:BUART:rx_state_1\/main_3
Capture Clock  : \UART:BUART:rx_state_1\/clock_0
Path slack     : 20918p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17238
-------------------------------------   ----- 
End-of-path arrival time (ps)           17238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS232_RX(0)/in_clock                                        iocell34            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RS232_RX(0)/fb                   iocell34      1413   1413  15324  RISE       1
\UART:BUART:rx_postpoll\/main_0  macrocell67   5467   6880  15324  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell67   3350  10230  15324  RISE       1
\UART:BUART:rx_state_1\/main_3   macrocell69   7008  17238  20918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS232_RX(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 20918p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17238
-------------------------------------   ----- 
End-of-path arrival time (ps)           17238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS232_RX(0)/in_clock                                        iocell34            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RS232_RX(0)/fb                   iocell34      1413   1413  15324  RISE       1
\UART:BUART:rx_postpoll\/main_0  macrocell67   5467   6880  15324  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell67   3350  10230  15324  RISE       1
\UART:BUART:rx_state_2\/main_3   macrocell70   7008  17238  20918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS232_RX(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 20918p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17238
-------------------------------------   ----- 
End-of-path arrival time (ps)           17238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS232_RX(0)/in_clock                                        iocell34            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RS232_RX(0)/fb                   iocell34      1413   1413  15324  RISE       1
\UART:BUART:rx_postpoll\/main_0  macrocell67   5467   6880  15324  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell67   3350  10230  15324  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell75   7008  17238  20918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 21049p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19048
-------------------------------------   ----- 
End-of-path arrival time (ps)           19048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:rx_load_fifo\/q      macrocell66    1250   1250  21049  RISE       1
\UART:BUART:rx_status_4\/main_0  macrocell76    7570   8820  21049  RISE       1
\UART:BUART:rx_status_4\/q       macrocell76    3350  12170  21049  RISE       1
\UART:BUART:sRX:RxSts\/status_4  statusicell7   6879  19048  21049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21112p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 35377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14265
-------------------------------------   ----- 
End-of-path arrival time (ps)           14265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   5680   5680  21112  RISE       1
\UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell79     2926   8606  21112  RISE       1
\UART:BUART:tx_bitclk_enable_pre\/q           macrocell79     3350  11956  21112  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell7   2309  14265  21112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 21725p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -4220
--------------------------------------------   ----- 
End-of-path required time (ps)                 37447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15721
-------------------------------------   ----- 
End-of-path arrival time (ps)           15721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q            macrocell68   1250   1250  21725  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell64   4971   6221  21725  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell64   3350   9571  21725  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    6150  15721  21725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS232_RX(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22189p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                     -5210
----------------------------------------------   ----- 
End-of-path required time (ps)                   36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14268
-------------------------------------   ----- 
End-of-path arrival time (ps)           14268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS232_RX(0)/in_clock                                        iocell34            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
RS232_RX(0)/fb                          iocell34        1413   1413  15324  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell67     5467   6880  15324  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell67     3350  10230  15324  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   4038  14268  22189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 25492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14605
-------------------------------------   ----- 
End-of-path arrival time (ps)           14605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  25492  RISE       1
\UART:BUART:tx_status_0\/main_2                 macrocell83     3663   8943  25492  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell83     3350  12293  25492  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell8    2312  14605  25492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell8        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26336p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9030
-------------------------------------   ---- 
End-of-path arrival time (ps)           9030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q                macrocell68     1250   1250  21725  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   7780   9030  26336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26644p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8723
-------------------------------------   ---- 
End-of-path arrival time (ps)           8723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_1\/q                macrocell69     1250   1250  21743  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   7473   8723  26644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 27953p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10204
-------------------------------------   ----- 
End-of-path arrival time (ps)           10204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   7280   7280  27953  RISE       1
\UART:BUART:txn\/main_3                macrocell85     2924  10204  27953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell85         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 28221p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9936
-------------------------------------   ---- 
End-of-path arrival time (ps)           9936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  22574  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell66   7826   9936  28221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:mosi_tmp\/q
Path End       : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock
Path slack     : 28484p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    7102
+ Cycle adjust (ECLK(0)/fb:R#1 vs. ECLK(0)/fb:F#1)       0
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       45118

Launch Clock Arrival Time                      0
+ Clock path delay                      7102
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           16634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECLK(0)/in_clock                                            iocell6             0      0  RISE       1
ECLK(0)/fb                                                  iocell6          1976   1976  
ECLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell6             0   1976  RISE       1
--ECLK(0)/fb (Clock Phase Adjustment Delay)                 iocell6             0    N/A  
\SPIS:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                  macrocell51      5126   7102  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:es3:SPISlave:mosi_tmp\/q           macrocell51     1250   8352  28484  RISE       1
\SPIS:BSPIS:es3:SPISlave:mosi_to_dp\/main_5    macrocell52     2240  10591  28484  RISE       1
\SPIS:BSPIS:es3:SPISlave:mosi_to_dp\/q         macrocell52     3350  13941  28484  RISE       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/route_si  datapathcell4   2693  16634  28484  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6            0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock      datapathcell4   5126  48768  FALL       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 28513p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9643
-------------------------------------   ---- 
End-of-path arrival time (ps)           9643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell61   1250   1250  22867  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell66   8393   9643  28513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_1\/main_2
Capture Clock  : \UART:BUART:rx_state_1\/clock_0
Path slack     : 28522p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9634
-------------------------------------   ---- 
End-of-path arrival time (ps)           9634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell61   1250   1250  22867  RISE       1
\UART:BUART:rx_state_1\/main_2   macrocell69   8384   9634  28522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 28522p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9634
-------------------------------------   ---- 
End-of-path arrival time (ps)           9634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell61   1250   1250  22867  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell70   8384   9634  28522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 28522p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9634
-------------------------------------   ---- 
End-of-path arrival time (ps)           9634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell61   1250   1250  22867  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell75   8384   9634  28522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:rx_bitclk_enable\/main_4
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 28679p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9478
-------------------------------------   ---- 
End-of-path arrival time (ps)           9478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q    macrocell63   1250   1250  20875  RISE       1
\UART:BUART:rx_bitclk_enable\/main_4  macrocell61   8228   9478  28679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 28687p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9470
-------------------------------------   ---- 
End-of-path arrival time (ps)           9470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  23040  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell66   7360   9470  28687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 29026p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9131
-------------------------------------   ---- 
End-of-path arrival time (ps)           9131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  22574  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell68   7021   9131  29026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_break_detect\/main_6
Capture Clock  : \UART:BUART:rx_break_detect\/clock_0
Path slack     : 29039p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9118
-------------------------------------   ---- 
End-of-path arrival time (ps)           9118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  22574  RISE       1
\UART:BUART:rx_break_detect\/main_6    macrocell62   7008   9118  29039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_break_detect\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 29039p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9118
-------------------------------------   ---- 
End-of-path arrival time (ps)           9118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  22574  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell72   7008   9118  29039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_status_1\/main_5
Capture Clock  : \UART:BUART:rx_status_1\/clock_0
Path slack     : 29039p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9118
-------------------------------------   ---- 
End-of-path arrival time (ps)           9118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  22574  RISE       1
\UART:BUART:rx_status_1\/main_5        macrocell74   7008   9118  29039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/tc
Path End       : \UART:BUART:rx_count7_bit8_wire\/main_4
Capture Clock  : \UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 29196p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8961
-------------------------------------   ---- 
End-of-path arrival time (ps)           8961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/tc         count7cell    2580   2580  29196  RISE       1
\UART:BUART:rx_count7_bit8_wire\/main_4  macrocell63   6381   8961  29196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 29214p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8943
-------------------------------------   ---- 
End-of-path arrival time (ps)           8943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  25492  RISE       1
\UART:BUART:tx_state_0\/main_2                  macrocell80     3663   8943  29214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:pollcount_0\/main_5
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 29441p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8716
-------------------------------------   ---- 
End-of-path arrival time (ps)           8716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q  macrocell63   1250   1250  20875  RISE       1
\UART:BUART:pollcount_0\/main_5     macrocell58   7466   8716  29441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 29441p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8716
-------------------------------------   ---- 
End-of-path arrival time (ps)           8716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q  macrocell63   1250   1250  20875  RISE       1
\UART:BUART:pollcount_1\/main_4     macrocell59   7466   8716  29441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 29463p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 35377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q                macrocell80     1250   1250  18523  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   4663   5913  29463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 29551p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8606
-------------------------------------   ---- 
End-of-path arrival time (ps)           8606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   5680   5680  21112  RISE       1
\UART:BUART:tx_bitclk\/main_0                 macrocell78     2926   8606  29551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_break_detect\/main_2
Capture Clock  : \UART:BUART:rx_break_detect\/clock_0
Path slack     : 29611p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q      macrocell61   1250   1250  22867  RISE       1
\UART:BUART:rx_break_detect\/main_2  macrocell62   7296   8546  29611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_break_detect\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 29611p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell61   1250   1250  22867  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell72   7296   8546  29611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_1\/main_2
Capture Clock  : \UART:BUART:rx_status_1\/clock_0
Path slack     : 29611p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell61   1250   1250  22867  RISE       1
\UART:BUART:rx_status_1\/main_2  macrocell74   7296   8546  29611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_break_detect\/main_7
Capture Clock  : \UART:BUART:rx_break_detect\/clock_0
Path slack     : 29613p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  23040  RISE       1
\UART:BUART:rx_break_detect\/main_7    macrocell62   6433   8543  29613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_break_detect\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 29613p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  23040  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell72   6433   8543  29613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_status_1\/main_6
Capture Clock  : \UART:BUART:rx_status_1\/clock_0
Path slack     : 29613p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  23040  RISE       1
\UART:BUART:rx_status_1\/main_6        macrocell74   6433   8543  29613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 29620p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8537
-------------------------------------   ---- 
End-of-path arrival time (ps)           8537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell61   1250   1250  22867  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell68   7287   8537  29620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 29620p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8536
-------------------------------------   ---- 
End-of-path arrival time (ps)           8536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  23040  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell68   6426   8536  29620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECS(0)/fb
Path End       : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock
Path slack     : 30057p

Capture Clock Arrival Time                          41667
+ Clock path delay                                   7102
+ Cycle adjust (CyBUS_CLK:R#1 vs. ECLK(0)/fb:F#1)       0
- Setup time                                        -3170
-------------------------------------------------   ----- 
End-of-path required time (ps)                      45598

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15542
-------------------------------------   ----- 
End-of-path arrival time (ps)           15542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECS(0)/in_clock                                             iocell7             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
ECS(0)/fb                                       iocell7         1627   1627  30057  RISE       1
\SPIS:BSPIS:es3:SPISlave:inv_ss\/main_0         macrocell48     5474   7101  30057  RISE       1
\SPIS:BSPIS:es3:SPISlave:inv_ss\/q              macrocell48     3350  10451  30057  RISE       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/cs_addr_2  datapathcell4   5090  15542  30057  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6            0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock      datapathcell4   5126  48768  FALL       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECS(0)/fb
Path End       : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/clock
Path slack     : 30075p

Capture Clock Arrival Time                          41667
+ Clock path delay                                   7118
+ Cycle adjust (CyBUS_CLK:R#1 vs. ECLK(0)/fb:F#1)       0
- Setup time                                        -3170
-------------------------------------------------   ----- 
End-of-path required time (ps)                      45614

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15539
-------------------------------------   ----- 
End-of-path arrival time (ps)           15539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECS(0)/in_clock                                             iocell7             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
ECS(0)/fb                                       iocell7         1627   1627  30057  RISE       1
\SPIS:BSPIS:es3:SPISlave:inv_ss\/main_0         macrocell48     5474   7101  30057  RISE       1
\SPIS:BSPIS:es3:SPISlave:inv_ss\/q              macrocell48     3350  10451  30057  RISE       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/cs_addr_2  datapathcell5   5088  15539  30075  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6            0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/clock      datapathcell5   5142  48784  FALL       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 30097p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell61     1250   1250  22867  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4020   5270  30097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 30171p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7985
-------------------------------------   ---- 
End-of-path arrival time (ps)           7985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell78   1250   1250  18911  RISE       1
\UART:BUART:txn\/main_5   macrocell85   6735   7985  30171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell85         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 30314p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7843
-------------------------------------   ---- 
End-of-path arrival time (ps)           7843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q         macrocell68   1250   1250  21725  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell66   6593   7843  30314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS232_RX(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 30369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7787
-------------------------------------   ---- 
End-of-path arrival time (ps)           7787
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS232_RX(0)/in_clock                                        iocell34            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RS232_RX(0)/fb                   iocell34      1413   1413  15324  RISE       1
\UART:BUART:pollcount_0\/main_0  macrocell58   6374   7787  30369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS232_RX(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 30369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7787
-------------------------------------   ---- 
End-of-path arrival time (ps)           7787
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS232_RX(0)/in_clock                                        iocell34            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RS232_RX(0)/fb                   iocell34      1413   1413  15324  RISE       1
\UART:BUART:pollcount_1\/main_0  macrocell59   6374   7787  30369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECS(0)/fb
Path End       : \SPIS:BSPIS:es3:SPISlave:BitCounter\/enable
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:BitCounter\/clock_n
Path slack     : 30432p

Capture Clock Arrival Time                          41667
+ Clock path delay                                   7118
+ Cycle adjust (CyBUS_CLK:R#1 vs. ECLK(0)/fb:F#1)       0
- Setup time                                        -3340
-------------------------------------------------   ----- 
End-of-path required time (ps)                      45444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15012
-------------------------------------   ----- 
End-of-path arrival time (ps)           15012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECS(0)/in_clock                                             iocell7             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
ECS(0)/fb                                    iocell7       1627   1627  30057  RISE       1
\SPIS:BSPIS:es3:SPISlave:inv_ss\/main_0      macrocell48   5474   7101  30057  RISE       1
\SPIS:BSPIS:es3:SPISlave:inv_ss\/q           macrocell48   3350  10451  30057  RISE       1
\SPIS:BSPIS:es3:SPISlave:BitCounter\/enable  count7cell    4561  15012  30432  RISE       1

Capture Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6          0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:BitCounter\/clock_n    count7cell    5142  48784  FALL       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_1\/main_1
Capture Clock  : \UART:BUART:rx_state_1\/clock_0
Path slack     : 31045p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7112
-------------------------------------   ---- 
End-of-path arrival time (ps)           7112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q       macrocell68   1250   1250  21725  RISE       1
\UART:BUART:rx_state_1\/main_1  macrocell69   5862   7112  31045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 31045p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7112
-------------------------------------   ---- 
End-of-path arrival time (ps)           7112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q       macrocell68   1250   1250  21725  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell70   5862   7112  31045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 31045p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7112
-------------------------------------   ---- 
End-of-path arrival time (ps)           7112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q               macrocell68   1250   1250  21725  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell73   5862   7112  31045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 31045p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7112
-------------------------------------   ---- 
End-of-path arrival time (ps)           7112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q        macrocell68   1250   1250  21725  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell75   5862   7112  31045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 31246p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 35377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q                macrocell81     1250   1250  19762  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   2881   4131  31246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS232_RX(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 31277p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6880
-------------------------------------   ---- 
End-of-path arrival time (ps)           6880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS232_RX(0)/in_clock                                        iocell34            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
RS232_RX(0)/fb               iocell34      1413   1413  15324  RISE       1
\UART:BUART:rx_last\/main_0  macrocell65   5467   6880  31277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell65         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:BitCounter\/count_2
Path End       : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock
Path slack     : 31390p

Capture Clock Arrival Time                               0
+ Clock path delay                                    7102
+ Cycle adjust (ECLK(0)/fb:F#1 vs. ECLK(0)/fb:R#2)   83333
- Setup time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       90435

Launch Clock Arrival Time                   41667
+ Clock path delay                       7118
+ Data path delay                       10260
-------------------------------------   ----- 
End-of-path arrival time (ps)           59045
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6          0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:BitCounter\/clock_n    count7cell    5142  48784  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:es3:SPISlave:BitCounter\/count_2  count7cell      2110  50894  31390  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_load\/main_1      macrocell55     2250  53145  31390  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_load\/q           macrocell55     3350  56495  31390  RISE       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/f1_load  datapathcell4   2550  59045  31390  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECLK(0)/in_clock                                            iocell6             0      0  RISE       1
ECLK(0)/fb                                                  iocell6          1976   1976  
ECLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell6             0   1976  RISE       1
--ECLK(0)/fb (Clock Phase Adjustment Delay)                 iocell6             0    N/A  
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock                  datapathcell4    5126   7102  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:BitCounter\/count_2
Path End       : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/clock
Path slack     : 31406p

Capture Clock Arrival Time                               0
+ Clock path delay                                    7118
+ Cycle adjust (ECLK(0)/fb:F#1 vs. ECLK(0)/fb:R#2)   83333
- Setup time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       90451

Launch Clock Arrival Time                   41667
+ Clock path delay                       7118
+ Data path delay                       10261
-------------------------------------   ----- 
End-of-path arrival time (ps)           59045
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6          0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:BitCounter\/clock_n    count7cell    5142  48784  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:es3:SPISlave:BitCounter\/count_2  count7cell      2110  50894  31390  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_load\/main_1      macrocell55     2250  53145  31390  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_load\/q           macrocell55     3350  56495  31390  RISE       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/f1_load  datapathcell5   2550  59045  31406  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECLK(0)/in_clock                                            iocell6             0      0  RISE       1
ECLK(0)/fb                                                  iocell6          1976   1976  
ECLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell6             0   1976  RISE       1
--ECLK(0)/fb (Clock Phase Adjustment Delay)                 iocell6             0    N/A  
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/clock                  datapathcell5    5142   7118  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_CHA(0)/fb
Path End       : \QuadDecoder:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDecoder:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 31541p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_QD:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
EN_CHA(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
EN_CHA(0)/fb                                    iocell10      1920   1920  31541  RISE       1
\QuadDecoder:bQuadDec:quad_A_delayed_0\/main_0  macrocell25   4696   6616  31541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_delayed_0\/clock_0            macrocell25         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_CHB(0)/fb
Path End       : \QuadDecoder:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDecoder:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 31791p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_QD:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6366
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
EN_CHB(0)/in_clock                                          iocell11            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
EN_CHB(0)/fb                                    iocell11      1678   1678  31791  RISE       1
\QuadDecoder:bQuadDec:quad_B_delayed_0\/main_0  macrocell29   4688   6366  31791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_delayed_0\/clock_0            macrocell29         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 31814p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -1930
--------------------------------------------   ----- 
End-of-path required time (ps)                 39737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7923
-------------------------------------   ---- 
End-of-path arrival time (ps)           7923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell66     1250   1250  21049  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   6673   7923  31814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_count7_bit8_wire\/main_1
Capture Clock  : \UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 31935p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q                macrocell68   1250   1250  21725  RISE       1
\UART:BUART:rx_count7_bit8_wire\/main_1  macrocell63   4971   6221  31935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 31935p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q       macrocell68   1250   1250  21725  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell68   4971   6221  31935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_count7_bit8_wire\/main_0
Capture Clock  : \UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 31953p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_1\/q                macrocell69   1250   1250  21743  RISE       1
\UART:BUART:rx_count7_bit8_wire\/main_0  macrocell63   4953   6203  31953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 31953p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_1\/q       macrocell69   1250   1250  21743  RISE       1
\UART:BUART:rx_state_0\/main_0  macrocell68   4953   6203  31953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_break_detect\/main_1
Capture Clock  : \UART:BUART:rx_break_detect\/clock_0
Path slack     : 31959p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q            macrocell68   1250   1250  21725  RISE       1
\UART:BUART:rx_break_detect\/main_1  macrocell62   4948   6198  31959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_break_detect\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 31959p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q       macrocell68   1250   1250  21725  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell72   4948   6198  31959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_1\/main_1
Capture Clock  : \UART:BUART:rx_status_1\/clock_0
Path slack     : 31959p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q        macrocell68   1250   1250  21725  RISE       1
\UART:BUART:rx_status_1\/main_1  macrocell74   4948   6198  31959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 32227p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q  macrocell63   1250   1250  20875  RISE       1
\UART:BUART:rx_load_fifo\/main_7    macrocell66   4679   5929  32227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 32313p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q  macrocell80   1250   1250  18523  RISE       1
\UART:BUART:txn\/main_2    macrocell85   4594   5844  32313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell85         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 32350p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell78   1250   1250  18911  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell80   4557   5807  32350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_break_detect\/main_0
Capture Clock  : \UART:BUART:rx_break_detect\/clock_0
Path slack     : 32572p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5585
-------------------------------------   ---- 
End-of-path arrival time (ps)           5585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_1\/q            macrocell69   1250   1250  21743  RISE       1
\UART:BUART:rx_break_detect\/main_0  macrocell62   4335   5585  32572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_break_detect\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 32572p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5585
-------------------------------------   ---- 
End-of-path arrival time (ps)           5585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_1\/q       macrocell69   1250   1250  21743  RISE       1
\UART:BUART:rx_state_3\/main_0  macrocell72   4335   5585  32572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_status_1\/main_0
Capture Clock  : \UART:BUART:rx_status_1\/clock_0
Path slack     : 32572p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5585
-------------------------------------   ---- 
End-of-path arrival time (ps)           5585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_1\/q        macrocell69   1250   1250  21743  RISE       1
\UART:BUART:rx_status_1\/main_0  macrocell74   4335   5585  32572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 32658p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  24837  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell61   3388   5498  32658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 32659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  24840  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell61   3388   5498  32659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 32678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5478
-------------------------------------   ---- 
End-of-path arrival time (ps)           5478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  24826  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell61   3368   5478  32678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 32792p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q       macrocell80   1250   1250  18523  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell81   4114   5364  32792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 32792p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q       macrocell80   1250   1250  18523  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell82   4114   5364  32792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_3
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 32854p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  25151  RISE       1
\UART:BUART:rx_bitclk_enable\/main_3   macrocell61   3193   5303  32854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_1\/main_0
Capture Clock  : \UART:BUART:rx_state_1\/clock_0
Path slack     : 32923p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_1\/q       macrocell69   1250   1250  21743  RISE       1
\UART:BUART:rx_state_1\/main_0  macrocell69   3984   5234  32923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 32923p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_1\/q       macrocell69   1250   1250  21743  RISE       1
\UART:BUART:rx_state_2\/main_0  macrocell70   3984   5234  32923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 32923p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_1\/q               macrocell69   1250   1250  21743  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell73   3984   5234  32923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 32923p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_1\/q        macrocell69   1250   1250  21743  RISE       1
\UART:BUART:rx_status_3\/main_0  macrocell75   3984   5234  32923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_count7_bit8_wire\/main_3
Capture Clock  : \UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 33031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q                macrocell70   1250   1250  22821  RISE       1
\UART:BUART:rx_count7_bit8_wire\/main_3  macrocell63   3876   5126  33031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 33031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q       macrocell70   1250   1250  22821  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell68   3876   5126  33031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_break_detect\/main_5
Capture Clock  : \UART:BUART:rx_break_detect\/clock_0
Path slack     : 33047p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q            macrocell70   1250   1250  22821  RISE       1
\UART:BUART:rx_break_detect\/main_5  macrocell62   3860   5110  33047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_break_detect\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 33047p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q       macrocell70   1250   1250  22821  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell72   3860   5110  33047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_1\/main_4
Capture Clock  : \UART:BUART:rx_status_1\/clock_0
Path slack     : 33047p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q        macrocell70   1250   1250  22821  RISE       1
\UART:BUART:rx_status_1\/main_4  macrocell74   3860   5110  33047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 33119p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q  macrocell81   1250   1250  19762  RISE       1
\UART:BUART:txn\/main_1    macrocell85   3788   5038  33119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell85         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:rx_count7_bit8_wire\/main_5
Capture Clock  : \UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 33154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q       macrocell63   1250   1250  20875  RISE       1
\UART:BUART:rx_count7_bit8_wire\/main_5  macrocell63   3753   5003  33154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 33154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q  macrocell63   1250   1250  20875  RISE       1
\UART:BUART:rx_state_0\/main_8      macrocell68   3753   5003  33154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:rx_break_detect\/main_8
Capture Clock  : \UART:BUART:rx_break_detect\/clock_0
Path slack     : 33154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q   macrocell63   1250   1250  20875  RISE       1
\UART:BUART:rx_break_detect\/main_8  macrocell62   3753   5003  33154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_break_detect\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 33154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q  macrocell63   1250   1250  20875  RISE       1
\UART:BUART:rx_state_3\/main_7      macrocell72   3753   5003  33154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:rx_status_1\/main_7
Capture Clock  : \UART:BUART:rx_status_1\/clock_0
Path slack     : 33154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q  macrocell63   1250   1250  20875  RISE       1
\UART:BUART:rx_status_1\/main_7     macrocell74   3753   5003  33154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 33178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q         macrocell72   1250   1250  23889  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell66   3729   4979  33178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 33181p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell78   1250   1250  18911  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell81   3726   4976  33181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 33181p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell78   1250   1250  18911  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell82   3726   4976  33181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_1\/main_4
Capture Clock  : \UART:BUART:rx_state_1\/clock_0
Path slack     : 33186p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q       macrocell72   1250   1250  23889  RISE       1
\UART:BUART:rx_state_1\/main_4  macrocell69   3721   4971  33186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 33186p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q               macrocell72   1250   1250  23889  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell73   3721   4971  33186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 33186p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q        macrocell72   1250   1250  23889  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell75   3721   4971  33186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_break_detect\/q
Path End       : \UART:BUART:rx_state_1\/main_6
Capture Clock  : \UART:BUART:rx_state_1\/clock_0
Path slack     : 33199p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_break_detect\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_break_detect\/q  macrocell62   1250   1250  27543  RISE       1
\UART:BUART:rx_state_1\/main_6  macrocell69   3707   4957  33199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 33400p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  24826  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell58   2647   4757  33400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 33400p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  24826  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell59   2647   4757  33400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 33405p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_2\/q  macrocell82   1250   1250  20048  RISE       1
\UART:BUART:txn\/main_4    macrocell85   3502   4752  33405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell85         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 33410p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  24837  RISE       1
\UART:BUART:pollcount_0\/main_3        macrocell58   2636   4746  33410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 33410p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  24837  RISE       1
\UART:BUART:pollcount_1\/main_3        macrocell59   2636   4746  33410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 33413p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  24840  RISE       1
\UART:BUART:pollcount_0\/main_2        macrocell58   2633   4743  33413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 33413p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  24840  RISE       1
\UART:BUART:pollcount_1\/main_2        macrocell59   2633   4743  33413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 33466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_1\/q         macrocell69   1250   1250  21743  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell66   3440   4690  33466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 33625p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q       macrocell80   1250   1250  18523  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell80   3282   4532  33625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:pollcount_0\/main_4
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 33726p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  25151  RISE       1
\UART:BUART:pollcount_0\/main_4        macrocell58   2320   4430  33726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 34032p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q       macrocell81   1250   1250  19762  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell81   2875   4125  34032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 34032p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q       macrocell81   1250   1250  19762  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell82   2875   4125  34032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 34035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q       macrocell81   1250   1250  19762  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell80   2872   4122  34035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_count7_bit8_wire\/main_2
Capture Clock  : \UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 34099p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q                macrocell72   1250   1250  23889  RISE       1
\UART:BUART:rx_count7_bit8_wire\/main_2  macrocell63   2808   4058  34099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell63         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 34099p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q       macrocell72   1250   1250  23889  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell68   2808   4058  34099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_break_detect\/main_4
Capture Clock  : \UART:BUART:rx_break_detect\/clock_0
Path slack     : 34105p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q            macrocell72   1250   1250  23889  RISE       1
\UART:BUART:rx_break_detect\/main_4  macrocell62   2802   4052  34105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_break_detect\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 34105p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q       macrocell72   1250   1250  23889  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell72   2802   4052  34105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_1\/main_3
Capture Clock  : \UART:BUART:rx_status_1\/clock_0
Path slack     : 34105p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q        macrocell72   1250   1250  23889  RISE       1
\UART:BUART:rx_status_1\/main_3  macrocell74   2802   4052  34105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_1\/main_5
Capture Clock  : \UART:BUART:rx_state_1\/clock_0
Path slack     : 34108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q       macrocell70   1250   1250  22821  RISE       1
\UART:BUART:rx_state_1\/main_5  macrocell69   2798   4048  34108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 34108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q       macrocell70   1250   1250  22821  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell70   2798   4048  34108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 34108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q               macrocell70   1250   1250  22821  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell73   2798   4048  34108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 34108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q        macrocell70   1250   1250  22821  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell75   2798   4048  34108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 34110p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q         macrocell70   1250   1250  22821  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell66   2797   4047  34110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_break_detect\/q
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 34291p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_break_detect\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_break_detect\/q  macrocell62   1250   1250  27543  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell68   2616   3866  34291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_break_detect\/q
Path End       : \UART:BUART:rx_break_detect\/main_9
Capture Clock  : \UART:BUART:rx_break_detect\/clock_0
Path slack     : 34292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_break_detect\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_break_detect\/q       macrocell62   1250   1250  27543  RISE       1
\UART:BUART:rx_break_detect\/main_9  macrocell62   2615   3865  34292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_break_detect\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_break_detect\/q
Path End       : \UART:BUART:rx_status_1\/main_8
Capture Clock  : \UART:BUART:rx_status_1\/clock_0
Path slack     : 34292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_break_detect\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_break_detect\/q   macrocell62   1250   1250  27543  RISE       1
\UART:BUART:rx_status_1\/main_8  macrocell74   2615   3865  34292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 34317p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_2\/q       macrocell82   1250   1250  20048  RISE       1
\UART:BUART:tx_state_1\/main_2  macrocell81   2590   3840  34317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 34317p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_2\/q       macrocell82   1250   1250  20048  RISE       1
\UART:BUART:tx_state_2\/main_2  macrocell82   2590   3840  34317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 34319p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_2\/q       macrocell82   1250   1250  20048  RISE       1
\UART:BUART:tx_state_0\/main_3  macrocell80   2588   3838  34319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_5
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:pollcount_1\/q       macrocell59   1250   1250  17731  RISE       1
\UART:BUART:pollcount_1\/main_5  macrocell59   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_6
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:pollcount_0\/q       macrocell58   1250   1250  17733  RISE       1
\UART:BUART:pollcount_0\/main_6  macrocell58   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell85         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:txn\/q       macrocell85   1250   1250  34613  RISE       1
\UART:BUART:txn\/main_0  macrocell85   2293   3543  34613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell85         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 35915p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:rx_status_3\/q       macrocell75    1250   1250  35915  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell7   2932   4182  35915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_1\/q
Path End       : \UART:BUART:sRX:RxSts\/status_1
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 36533p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (U_CLOCK:R#1 vs. U_CLOCK:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_1\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:rx_status_1\/q       macrocell74    1250   1250  36533  RISE       1
\UART:BUART:sRX:RxSts\/status_1  statusicell7   2313   3563  36533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EMOSI(0)/fb
Path End       : \SPIS:BSPIS:es3:SPISlave:mosi_tmp\/main_0
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:mosi_tmp\/clock_0
Path slack     : 38092p

Capture Clock Arrival Time                              0
+ Clock path delay                                   7102
+ Cycle adjust (CyBUS_CLK:R#2 vs. ECLK(0)/fb:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      45258

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
EMOSI(0)/in_clock                                           iocell9             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
EMOSI(0)/fb                                iocell9       1758   1758  38092  RISE       1
\SPIS:BSPIS:es3:SPISlave:mosi_tmp\/main_0  macrocell51   5409   7167  38092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECLK(0)/in_clock                                            iocell6             0      0  RISE       1
ECLK(0)/fb                                                  iocell6          1976   1976  
ECLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell6             0   1976  RISE       1
--ECLK(0)/fb (Clock Phase Adjustment Delay)                 iocell6             0    N/A  
\SPIS:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                  macrocell51      5126   7102  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECS(0)/fb
Path End       : \SPIS:BSPIS:es3:SPISlave:BitCounter\/reset
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:BitCounter\/clock_n
Path slack     : 42570p

Capture Clock Arrival Time                          41667
+ Clock path delay                                   7118
+ Cycle adjust (CyBUS_CLK:R#1 vs. ECLK(0)/fb:F#1)       0
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      48784

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6214
-------------------------------------   ---- 
End-of-path arrival time (ps)           6214
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECS(0)/in_clock                                             iocell7             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ECS(0)/fb                                   iocell7       1627   1627  30057  RISE       1
\SPIS:BSPIS:es3:SPISlave:BitCounter\/reset  count7cell    4587   6214  42570  RISE       1

Capture Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6          0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:BitCounter\/clock_n    count7cell    5142  48784  FALL       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:BitCounter\/count_2
Path End       : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock
Path slack     : 69887p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    7102
+ Cycle adjust (ECLK(0)/fb:F#1 vs. ECLK(0)/fb:F#2)   83333
- Setup time                                         -3170
--------------------------------------------------   ----- 
End-of-path required time (ps)                       128932

Launch Clock Arrival Time                   41667
+ Clock path delay                       7118
+ Data path delay                       10260
-------------------------------------   ----- 
End-of-path arrival time (ps)           59045
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6          0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:BitCounter\/clock_n    count7cell    5142  48784  FALL       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:es3:SPISlave:BitCounter\/count_2    count7cell      2110  50894  69264  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_load\/main_1        macrocell55     2250  53145  69887  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_load\/q             macrocell55     3350  56495  69887  RISE       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/cs_addr_0  datapathcell4   2550  59045  69887  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6            0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock      datapathcell4   5126  48768  FALL       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:BitCounter\/count_2
Path End       : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/clock
Path slack     : 69903p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    7118
+ Cycle adjust (ECLK(0)/fb:F#1 vs. ECLK(0)/fb:F#2)   83333
- Setup time                                         -3170
--------------------------------------------------   ----- 
End-of-path required time (ps)                       128948

Launch Clock Arrival Time                   41667
+ Clock path delay                       7118
+ Data path delay                       10261
-------------------------------------   ----- 
End-of-path arrival time (ps)           59045
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6          0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:BitCounter\/clock_n    count7cell    5142  48784  FALL       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:es3:SPISlave:BitCounter\/count_2    count7cell      2110  50894  69264  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_load\/main_1        macrocell55     2250  53145  69887  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_load\/q             macrocell55     3350  56495  69887  RISE       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/cs_addr_0  datapathcell5   2550  59045  69903  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6            0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/clock      datapathcell5   5142  48784  FALL       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/sol_msb
Path End       : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/sir
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/clock
Path slack     : 74429p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    7118
+ Cycle adjust (ECLK(0)/fb:F#1 vs. ECLK(0)/fb:F#2)   83333
- Setup time                                         -3410
--------------------------------------------------   ----- 
End-of-path required time (ps)                       128708

Launch Clock Arrival Time                   41667
+ Clock path delay                       7102
+ Data path delay                        5510
-------------------------------------   ----- 
End-of-path arrival time (ps)           54278
 
Launch Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6            0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/clock      datapathcell4   5126  48768  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\/sol_msb  datapathcell4   5510  54278  74429  RISE       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/sir      datapathcell5      0  54278  74429  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
ECLK(0)/fb                                      iocell6            0  43643  FALL       1
\SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\/clock      datapathcell5   5142  48784  FALL       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 478884p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -1570
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19546
-------------------------------------   ----- 
End-of-path arrival time (ps)           19546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q           macrocell41    1250   1250  478884  RISE       1
\SPIM:BSPIM:tx_status_0\/main_1  macrocell43    8673   9923  478884  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell43    3350  13273  478884  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell4   6273  19546  478884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell4        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 479814p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -1570
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18616
-------------------------------------   ----- 
End-of-path arrival time (ps)           18616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell3   5280   5280  479814  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell39     7099  12379  479814  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell39     3350  15729  479814  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell3    2887  18616  479814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 482387p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -1850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             498150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15763
-------------------------------------   ----- 
End-of-path arrival time (ps)           15763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0   count7cell      2110   2110  482387  RISE       1
\SPIM:BSPIM:load_rx_data\/main_4  macrocell38     7493   9603  482387  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell38     3350  12953  482387  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell3   2810  15763  482387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell3       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 482688p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -1570
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15742
-------------------------------------   ----- 
End-of-path arrival time (ps)           15742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0   count7cell     2110   2110  482387  RISE       1
\SPIM:BSPIM:load_rx_data\/main_4  macrocell38    7493   9603  482387  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell38    3350  12953  482387  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell4   2789  15742  482688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell4        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 483771p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  483771  RISE       1
\SPIM:BSPIM:state_0\/main_3              macrocell40     7439  12719  483771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 483987p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -6300
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9713
-------------------------------------   ---- 
End-of-path arrival time (ps)           9713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell40     1250   1250  483795  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell3   8463   9713  483987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell3       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_125/main_2
Capture Clock  : Net_125/clock_0
Path slack     : 485307p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11183
-------------------------------------   ----- 
End-of-path arrival time (ps)           11183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell40   1250   1250  483795  RISE       1
Net_125/main_2          macrocell2    9933  11183  485307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_125/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 485307p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11183
-------------------------------------   ----- 
End-of-path arrival time (ps)           11183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell40   1250   1250  483795  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell41   9933  11183  485307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 485307p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11183
-------------------------------------   ----- 
End-of-path arrival time (ps)           11183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell40   1250   1250  483795  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell42   9933  11183  485307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485554p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -6300
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell41     1250   1250  478884  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell3   6896   8146  485554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell3       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_51/main_4
Capture Clock  : Net_51/clock_0
Path slack     : 485877p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10613
-------------------------------------   ----- 
End-of-path arrival time (ps)           10613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell3       0      0  RISE       1

Data path
pin name                        model name     delay     AT   slack  edge  Fanout
------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell3   8300   8300  485877  RISE       1
Net_51/main_4                   macrocell5      2313  10613  485877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 486141p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10349
-------------------------------------   ----- 
End-of-path arrival time (ps)           10349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    2110   2110  482387  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell41   8239  10349  486141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 486141p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10349
-------------------------------------   ----- 
End-of-path arrival time (ps)           10349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    2110   2110  482387  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell42   8239  10349  486141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 486166p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10324
-------------------------------------   ----- 
End-of-path arrival time (ps)           10324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  483771  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell41     5044  10324  486166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 486166p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10324
-------------------------------------   ----- 
End-of-path arrival time (ps)           10324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  483771  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell42     5044  10324  486166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_51/main_3
Capture Clock  : Net_51/clock_0
Path slack     : 486220p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10270
-------------------------------------   ----- 
End-of-path arrival time (ps)           10270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell40   1250   1250  483795  RISE       1
Net_51/main_3           macrocell5    9020  10270  486220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 486405p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10085
-------------------------------------   ----- 
End-of-path arrival time (ps)           10085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    2110   2110  482774  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell41   7975  10085  486405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 486405p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10085
-------------------------------------   ----- 
End-of-path arrival time (ps)           10085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    2110   2110  482774  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell42   7975  10085  486405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_126/main_1
Capture Clock  : Net_126/clock_0
Path slack     : 486567p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9923
-------------------------------------   ---- 
End-of-path arrival time (ps)           9923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell41   1250   1250  478884  RISE       1
Net_126/main_1          macrocell3    8673   9923  486567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_126/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 486578p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9912
-------------------------------------   ---- 
End-of-path arrival time (ps)           9912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell41   1250   1250  478884  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell35   8662   9912  486578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 486578p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9912
-------------------------------------   ---- 
End-of-path arrival time (ps)           9912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell41   1250   1250  478884  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell40   8662   9912  486578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 486759p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    2110   2110  482976  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell41   7621   9731  486759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 486759p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    2110   2110  482976  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell42   7621   9731  486759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 486768p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9722
-------------------------------------   ---- 
End-of-path arrival time (ps)           9722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    2110   2110  483030  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell41   7612   9722  486768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 486768p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9722
-------------------------------------   ---- 
End-of-path arrival time (ps)           9722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    2110   2110  483030  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell42   7612   9722  486768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : Net_51/main_9
Capture Clock  : Net_51/clock_0
Path slack     : 486887p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9603
-------------------------------------   ---- 
End-of-path arrival time (ps)           9603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    2110   2110  482387  RISE       1
Net_51/main_9                    macrocell5    7493   9603  486887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 487126p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9364
-------------------------------------   ---- 
End-of-path arrival time (ps)           9364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    2110   2110  483374  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell41   7254   9364  487126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 487126p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9364
-------------------------------------   ---- 
End-of-path arrival time (ps)           9364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    2110   2110  483374  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell42   7254   9364  487126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : Net_51/main_5
Capture Clock  : Net_51/clock_0
Path slack     : 487274p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9216
-------------------------------------   ---- 
End-of-path arrival time (ps)           9216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    2110   2110  482774  RISE       1
Net_51/main_5                    macrocell5    7106   9216  487274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 487399p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -6300
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell42     1250   1250  479744  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell3   5051   6301  487399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell3       0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_126/main_0
Capture Clock  : Net_126/clock_0
Path slack     : 487427p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9063
-------------------------------------   ---- 
End-of-path arrival time (ps)           9063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell42   1250   1250  479744  RISE       1
Net_126/main_0          macrocell3    7813   9063  487427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_126/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 487440p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9050
-------------------------------------   ---- 
End-of-path arrival time (ps)           9050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell42   1250   1250  479744  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell35   7800   9050  487440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 487440p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9050
-------------------------------------   ---- 
End-of-path arrival time (ps)           9050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell42   1250   1250  479744  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell40   7800   9050  487440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : Net_51/main_6
Capture Clock  : Net_51/clock_0
Path slack     : 487476p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9014
-------------------------------------   ---- 
End-of-path arrival time (ps)           9014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    2110   2110  482976  RISE       1
Net_51/main_6                    macrocell5    6904   9014  487476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : Net_51/main_7
Capture Clock  : Net_51/clock_0
Path slack     : 487529p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8961
-------------------------------------   ---- 
End-of-path arrival time (ps)           8961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    2110   2110  483030  RISE       1
Net_51/main_7                    macrocell5    6851   8961  487529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 487665p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8825
-------------------------------------   ---- 
End-of-path arrival time (ps)           8825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q        macrocell41   1250   1250  478884  RISE       1
\SPIM:BSPIM:ld_ident\/main_1  macrocell36   7575   8825  487665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 487665p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8825
-------------------------------------   ---- 
End-of-path arrival time (ps)           8825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell41   1250   1250  478884  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell37   7575   8825  487665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_51/main_2
Capture Clock  : Net_51/clock_0
Path slack     : 487793p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8697
-------------------------------------   ---- 
End-of-path arrival time (ps)           8697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell41   1250   1250  478884  RISE       1
Net_51/main_2           macrocell5    7447   8697  487793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : Net_51/main_10
Capture Clock  : Net_51/clock_0
Path slack     : 487806p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8684
-------------------------------------   ---- 
End-of-path arrival time (ps)           8684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q  macrocell36   1250   1250  487806  RISE       1
Net_51/main_10           macrocell5    7434   8684  487806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : Net_51/main_8
Capture Clock  : Net_51/clock_0
Path slack     : 487874p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8616
-------------------------------------   ---- 
End-of-path arrival time (ps)           8616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    2110   2110  483374  RISE       1
Net_51/main_8                    macrocell5    6506   8616  487874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 488125p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8365
-------------------------------------   ---- 
End-of-path arrival time (ps)           8365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    2110   2110  482387  RISE       1
\SPIM:BSPIM:ld_ident\/main_7     macrocell36   6255   8365  488125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 488125p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8365
-------------------------------------   ---- 
End-of-path arrival time (ps)           8365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    2110   2110  482387  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell37   6255   8365  488125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 488155p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8335
-------------------------------------   ---- 
End-of-path arrival time (ps)           8335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    2110   2110  482774  RISE       1
\SPIM:BSPIM:ld_ident\/main_3     macrocell36   6225   8335  488155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 488155p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8335
-------------------------------------   ---- 
End-of-path arrival time (ps)           8335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    2110   2110  482774  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell37   6225   8335  488155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 488380p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8110
-------------------------------------   ---- 
End-of-path arrival time (ps)           8110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q        macrocell42   1250   1250  479744  RISE       1
\SPIM:BSPIM:ld_ident\/main_0  macrocell36   6860   8110  488380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 488380p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8110
-------------------------------------   ---- 
End-of-path arrival time (ps)           8110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell42   1250   1250  479744  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell37   6860   8110  488380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 488697p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7793
-------------------------------------   ---- 
End-of-path arrival time (ps)           7793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell36   1250   1250  487806  RISE       1
\SPIM:BSPIM:state_1\/main_9  macrocell41   6543   7793  488697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 488697p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7793
-------------------------------------   ---- 
End-of-path arrival time (ps)           7793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell36   1250   1250  487806  RISE       1
\SPIM:BSPIM:state_2\/main_9  macrocell42   6543   7793  488697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_125/main_1
Capture Clock  : Net_125/clock_0
Path slack     : 489573p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell41   1250   1250  478884  RISE       1
Net_125/main_1          macrocell2    5667   6917  489573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_125/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 489573p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell41   1250   1250  478884  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell41   5667   6917  489573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 489573p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell41   1250   1250  478884  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell42   5667   6917  489573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_51/main_1
Capture Clock  : Net_51/clock_0
Path slack     : 490181p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6309
-------------------------------------   ---- 
End-of-path arrival time (ps)           6309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell42   1250   1250  479744  RISE       1
Net_51/main_1           macrocell5    5059   6309  490181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 490272p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6218
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    2110   2110  483374  RISE       1
\SPIM:BSPIM:ld_ident\/main_6     macrocell36   4108   6218  490272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490272p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6218
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    2110   2110  483374  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell37   4108   6218  490272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 490372p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6118
-------------------------------------   ---- 
End-of-path arrival time (ps)           6118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    2110   2110  483030  RISE       1
\SPIM:BSPIM:ld_ident\/main_5     macrocell36   4008   6118  490372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490372p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6118
-------------------------------------   ---- 
End-of-path arrival time (ps)           6118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    2110   2110  483030  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell37   4008   6118  490372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 490375p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    2110   2110  482976  RISE       1
\SPIM:BSPIM:ld_ident\/main_4     macrocell36   4005   6115  490375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490375p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    2110   2110  482976  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell37   4005   6115  490375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 490584p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q        macrocell40   1250   1250  483795  RISE       1
\SPIM:BSPIM:ld_ident\/main_2  macrocell36   4656   5906  490584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490584p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell40   1250   1250  483795  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell37   4656   5906  490584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 490994p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell35   1250   1250  490994  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3  macrocell35   4246   5496  490994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 491429p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q       macrocell36   1250   1250  487806  RISE       1
\SPIM:BSPIM:ld_ident\/main_8  macrocell36   3811   5061  491429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_125/main_0
Capture Clock  : Net_125/clock_0
Path slack     : 491472p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell42   1250   1250  479744  RISE       1
Net_125/main_0          macrocell2    3768   5018  491472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_125/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491472p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell42   1250   1250  479744  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell41   3768   5018  491472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell41         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491472p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell42   1250   1250  479744  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell42   3768   5018  491472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_51/q
Path End       : Net_51/main_0
Capture Clock  : Net_51/clock_0
Path slack     : 491476p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell5          0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_51/q       macrocell5    1250   1250  491476  RISE       1
Net_51/main_0  macrocell5    3764   5014  491476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_126/main_2
Capture Clock  : Net_126/clock_0
Path slack     : 491478p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell40   1250   1250  483795  RISE       1
Net_126/main_2          macrocell3    3762   5012  491478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_126/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491488p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell40   1250   1250  483795  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell35   3752   5002  491488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 491488p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell40   1250   1250  483795  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell40   3752   5002  491488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 491729p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3340
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496660

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell35   1250   1250  490994  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    3681   4931  491729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_125/q
Path End       : Net_125/main_3
Capture Clock  : Net_125/clock_0
Path slack     : 491771p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_125/clock_0                                            macrocell2          0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_125/q       macrocell2    1250   1250  491771  RISE       1
Net_125/main_3  macrocell2    3469   4719  491771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_125/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 492945p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell37   1250   1250  492945  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell37   2295   3545  492945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_126/q
Path End       : Net_126/main_3
Capture Clock  : Net_126/clock_0
Path slack     : 492948p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_126/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_126/q       macrocell3    1250   1250  492948  RISE       1
Net_126/main_3  macrocell3    2292   3542  492948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_126/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:sync_2\/out
Path End       : \SPIS:BSPIS:es3:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 4192650p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   4208333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4206763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14113
-------------------------------------   ----- 
End-of-path arrival time (ps)           14113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:es3:SPISlave:sync_2\/clock                     synccell            0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\SPIS:BSPIS:es3:SPISlave:sync_2\/out          synccell       1480   1480  4192650  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_status_0\/main_2  macrocell56    2643   4123  4192650  RISE       1
\SPIS:BSPIS:es3:SPISlave:tx_status_0\/q       macrocell56    3350   7473  4192650  RISE       1
\SPIS:BSPIS:es3:SPISlave:TxStsReg\/status_0   statusicell6   6640  14113  4192650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:es3:SPISlave:TxStsReg\/clock                   statusicell6        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:sync_1\/out
Path End       : \SPIS:BSPIS:es3:SPISlave:TxStsReg\/status_6
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 4195950p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   4208333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4206763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10814
-------------------------------------   ----- 
End-of-path arrival time (ps)           10814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:es3:SPISlave:sync_1\/clock                     synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\SPIS:BSPIS:es3:SPISlave:sync_1\/out            synccell       1480   1480  4192980  RISE       1
\SPIS:BSPIS:es3:SPISlave:byte_complete\/main_0  macrocell45    2313   3793  4195950  RISE       1
\SPIS:BSPIS:es3:SPISlave:byte_complete\/q       macrocell45    3350   7143  4195950  RISE       1
\SPIS:BSPIS:es3:SPISlave:TxStsReg\/status_6     statusicell6   3670  10814  4195950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:es3:SPISlave:TxStsReg\/clock                   statusicell6        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:sync_3\/out
Path End       : \SPIS:BSPIS:es3:SPISlave:RxStsReg\/status_5
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:RxStsReg\/clock
Path slack     : 4196034p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   4208333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4206763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10729
-------------------------------------   ----- 
End-of-path arrival time (ps)           10729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:es3:SPISlave:sync_3\/clock                     synccell            0      0  RISE       1

Data path
pin name                                         model name    delay     AT    slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -------  ----  ------
\SPIS:BSPIS:es3:SPISlave:sync_3\/out             synccell       1480   1480  4196034  RISE       1
\SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\/main_0  macrocell53    2299   3779  4196034  RISE       1
\SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\/q       macrocell53    3350   7129  4196034  RISE       1
\SPIS:BSPIS:es3:SPISlave:RxStsReg\/status_5      statusicell5   3601  10729  4196034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:es3:SPISlave:RxStsReg\/clock                   statusicell5        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:sync_1\/out
Path End       : \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\/clock_0
Path slack     : 4201030p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   4208333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:es3:SPISlave:sync_1\/clock                     synccell            0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIS:BSPIS:es3:SPISlave:sync_1\/out                synccell      1480   1480  4192980  RISE       1
\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\/main_0  macrocell47   2313   3793  4201030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\/clock_0        macrocell47         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:es3:SPISlave:sync_3\/out
Path End       : \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/clock_0
Path slack     : 4201045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   4208333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:es3:SPISlave:sync_3\/clock                     synccell            0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIS:BSPIS:es3:SPISlave:sync_3\/out                   synccell      1480   1480  4196034  RISE       1
\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/main_0  macrocell50   2299   3779  4201045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/clock_0     macrocell50         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 99974970p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                        -11520
----------------------------------------------   --------- 
End-of-path required time (ps)                    99988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13510
-------------------------------------   ----- 
End-of-path arrival time (ps)           13510
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                         clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT     slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QuadDecoder:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  99974970  RISE       1
\QuadDecoder:Cnt8:CounterUDB:count_enable\/main_0                 macrocell8      2314   4894  99974970  RISE       1
\QuadDecoder:Cnt8:CounterUDB:count_enable\/q                      macrocell8      3350   8244  99974970  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_1          datapathcell2   5266  13510  99974970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1260\/q
Path End       : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 99975692p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                        -11520
----------------------------------------------   --------- 
End-of-path required time (ps)                    99988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12788
-------------------------------------   ----- 
End-of-path arrival time (ps)           12788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1260\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT     slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1260\/q                                  macrocell20     1250   1250  99975692  RISE       1
\QuadDecoder:Cnt8:CounterUDB:reload\/main_0               macrocell12     5896   7146  99975692  RISE       1
\QuadDecoder:Cnt8:CounterUDB:reload\/q                    macrocell12     3350  10496  99975692  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell2   2292  12788  99975692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1260\/q
Path End       : \QuadDecoder:Net_1251\/main_7
Capture Clock  : \QuadDecoder:Net_1251\/clock_0
Path slack     : 99981729p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14761
-------------------------------------   ----- 
End-of-path arrival time (ps)           14761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1260\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1260\/q             macrocell20   1250   1250  99975692  RISE       1
\QuadDecoder:Net_1251_split\/main_1  macrocell19   7249   8499  99981729  RISE       1
\QuadDecoder:Net_1251_split\/q       macrocell19   3350  11849  99981729  RISE       1
\QuadDecoder:Net_1251\/main_7        macrocell18   2912  14761  99981729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1251\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1251\/q
Path End       : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 99984120p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                        -11520
----------------------------------------------   --------- 
End-of-path required time (ps)                    99988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1251\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT     slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1251\/q                                  macrocell18     1250   1250  99984120  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_2  datapathcell2   3110   4360  99984120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 99984795p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -1570
----------------------------------------------   --------- 
End-of-path required time (ps)                    99998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13635
-------------------------------------   ----- 
End-of-path arrival time (ps)           13635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb       datapathcell2   5030   5030  99984795  RISE       1
\QuadDecoder:Cnt8:CounterUDB:status_0\/main_0                 macrocell13     2325   7355  99984795  RISE       1
\QuadDecoder:Cnt8:CounterUDB:status_0\/q                      macrocell13     3350  10705  99984795  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell1    2930  13635  99984795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_3
Capture Clock  : \QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 99984797p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -1570
----------------------------------------------   --------- 
End-of-path required time (ps)                    99998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13633
-------------------------------------   ----- 
End-of-path arrival time (ps)           13633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb        datapathcell2   3850   3850  99976671  RISE       1
\QuadDecoder:Cnt8:CounterUDB:status_3\/main_0                 macrocell15     4121   7971  99984797  RISE       1
\QuadDecoder:Cnt8:CounterUDB:status_3\/q                      macrocell15     3350  11321  99984797  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_3  statusicell1    2312  13633  99984797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 99985306p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -1570
----------------------------------------------   --------- 
End-of-path required time (ps)                    99998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13124
-------------------------------------   ----- 
End-of-path arrival time (ps)           13124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb        datapathcell2   4260   4260  99976281  RISE       1
\QuadDecoder:Cnt8:CounterUDB:status_2\/main_0                 macrocell14     3196   7456  99985306  RISE       1
\QuadDecoder:Cnt8:CounterUDB:status_2\/q                      macrocell14     3350  10806  99985306  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell1    2318  13124  99985306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:error\/q
Path End       : \QuadDecoder:Net_1203\/main_4
Capture Clock  : \QuadDecoder:Net_1203\/clock_0
Path slack     : 99985823p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10667
-------------------------------------   ----- 
End-of-path arrival time (ps)           10667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:error\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:error\/q  macrocell24   1250   1250  99983866  RISE       1
\QuadDecoder:Net_1203\/main_4   macrocell17   9417  10667  99985823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1203\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:error\/q
Path End       : \QuadDecoder:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDecoder:bQuadDec:state_0\/clock_0
Path slack     : 99985823p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10667
-------------------------------------   ----- 
End-of-path arrival time (ps)           10667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:error\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:error\/q         macrocell24   1250   1250  99983866  RISE       1
\QuadDecoder:bQuadDec:state_0\/main_3  macrocell33   9417  10667  99985823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_0\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1251\/q
Path End       : \QuadDecoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDecoder:bQuadDec:Stsreg\/clock
Path slack     : 99986868p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -1570
----------------------------------------------   --------- 
End-of-path required time (ps)                    99998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11562
-------------------------------------   ----- 
End-of-path arrival time (ps)           11562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1251\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1251\/q                macrocell18    1250   1250  99984120  RISE       1
\QuadDecoder:Net_530\/main_1            macrocell22    4025   5275  99986868  RISE       1
\QuadDecoder:Net_530\/q                 macrocell22    3350   8625  99986868  RISE       1
\QuadDecoder:bQuadDec:Stsreg\/status_0  statusicell2   2937  11562  99986868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1251\/q
Path End       : \QuadDecoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDecoder:bQuadDec:Stsreg\/clock
Path slack     : 99986870p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -1570
----------------------------------------------   --------- 
End-of-path required time (ps)                    99998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11560
-------------------------------------   ----- 
End-of-path arrival time (ps)           11560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1251\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1251\/q                macrocell18    1250   1250  99984120  RISE       1
\QuadDecoder:Net_611\/main_1            macrocell23    4025   5275  99986870  RISE       1
\QuadDecoder:Net_611\/q                 macrocell23    3350   8625  99986870  RISE       1
\QuadDecoder:bQuadDec:Stsreg\/status_1  statusicell2   2935  11560  99986870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:error\/q
Path End       : \QuadDecoder:Net_1260\/main_1
Capture Clock  : \QuadDecoder:Net_1260\/clock_0
Path slack     : 99986874p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9616
-------------------------------------   ---- 
End-of-path arrival time (ps)           9616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:error\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:error\/q  macrocell24   1250   1250  99983866  RISE       1
\QuadDecoder:Net_1260\/main_1   macrocell20   8366   9616  99986874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1260\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1260\/q
Path End       : \QuadDecoder:bQuadDec:error\/main_0
Capture Clock  : \QuadDecoder:bQuadDec:error\/clock_0
Path slack     : 99987078p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9412
-------------------------------------   ---- 
End-of-path arrival time (ps)           9412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1260\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1260\/q             macrocell20   1250   1250  99975692  RISE       1
\QuadDecoder:bQuadDec:error\/main_0  macrocell24   8162   9412  99987078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:error\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1260\/q
Path End       : \QuadDecoder:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDecoder:bQuadDec:state_1\/clock_0
Path slack     : 99987078p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9412
-------------------------------------   ---- 
End-of-path arrival time (ps)           9412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1260\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1260\/q               macrocell20   1250   1250  99975692  RISE       1
\QuadDecoder:bQuadDec:state_1\/main_0  macrocell34   8162   9412  99987078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecoder:bQuadDec:error\/main_2
Capture Clock  : \QuadDecoder:bQuadDec:error\/clock_0
Path slack     : 99987305p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_filt\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_B_filt\/q  macrocell32   1250   1250  99982383  RISE       1
\QuadDecoder:bQuadDec:error\/main_2   macrocell24   7935   9185  99987305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:error\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecoder:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDecoder:bQuadDec:state_1\/clock_0
Path slack     : 99987305p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_filt\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_B_filt\/q   macrocell32   1250   1250  99982383  RISE       1
\QuadDecoder:bQuadDec:state_1\/main_2  macrocell34   7935   9185  99987305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:state_0\/q
Path End       : \QuadDecoder:bQuadDec:error\/main_5
Capture Clock  : \QuadDecoder:bQuadDec:error\/clock_0
Path slack     : 99987517p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8973
-------------------------------------   ---- 
End-of-path arrival time (ps)           8973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_0\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:state_0\/q     macrocell33   1250   1250  99982580  RISE       1
\QuadDecoder:bQuadDec:error\/main_5  macrocell24   7723   8973  99987517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:error\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:state_0\/q
Path End       : \QuadDecoder:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDecoder:bQuadDec:state_1\/clock_0
Path slack     : 99987517p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8973
-------------------------------------   ---- 
End-of-path arrival time (ps)           8973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_0\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:state_0\/q       macrocell33   1250   1250  99982580  RISE       1
\QuadDecoder:bQuadDec:state_1\/main_5  macrocell34   7723   8973  99987517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecoder:bQuadDec:error\/main_1
Capture Clock  : \QuadDecoder:bQuadDec:error\/clock_0
Path slack     : 99987541p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8949
-------------------------------------   ---- 
End-of-path arrival time (ps)           8949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_filt\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_A_filt\/q  macrocell28   1250   1250  99982606  RISE       1
\QuadDecoder:bQuadDec:error\/main_1   macrocell24   7699   8949  99987541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:error\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecoder:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDecoder:bQuadDec:state_1\/clock_0
Path slack     : 99987541p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8949
-------------------------------------   ---- 
End-of-path arrival time (ps)           8949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_filt\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_A_filt\/q   macrocell28   1250   1250  99982606  RISE       1
\QuadDecoder:bQuadDec:state_1\/main_1  macrocell34   7699   8949  99987541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:state_1\/q
Path End       : \QuadDecoder:Net_1203\/main_5
Capture Clock  : \QuadDecoder:Net_1203\/clock_0
Path slack     : 99987964p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8526
-------------------------------------   ---- 
End-of-path arrival time (ps)           8526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:state_1\/q  macrocell34   1250   1250  99985771  RISE       1
\QuadDecoder:Net_1203\/main_5     macrocell17   7276   8526  99987964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1203\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:state_1\/q
Path End       : \QuadDecoder:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDecoder:bQuadDec:state_0\/clock_0
Path slack     : 99987964p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8526
-------------------------------------   ---- 
End-of-path arrival time (ps)           8526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:state_1\/q       macrocell34   1250   1250  99985771  RISE       1
\QuadDecoder:bQuadDec:state_0\/main_4  macrocell33   7276   8526  99987964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_0\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:error\/q
Path End       : \QuadDecoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDecoder:bQuadDec:Stsreg\/clock
Path slack     : 99988360p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -1570
----------------------------------------------   --------- 
End-of-path required time (ps)                    99998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10070
-------------------------------------   ----- 
End-of-path arrival time (ps)           10070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:error\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:error\/q          macrocell24    1250   1250  99983866  RISE       1
\QuadDecoder:bQuadDec:Stsreg\/status_3  statusicell2   8820  10070  99988360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 99988519p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7971
-------------------------------------   ---- 
End-of-path arrival time (ps)           7971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell2   3850   3850  99976671  RISE       1
\QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\/main_0    macrocell16     4121   7971  99988519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\/clock_0      macrocell16         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:state_1\/q
Path End       : \QuadDecoder:Net_1260\/main_2
Capture Clock  : \QuadDecoder:Net_1260\/clock_0
Path slack     : 99988520p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7970
-------------------------------------   ---- 
End-of-path arrival time (ps)           7970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:state_1\/q  macrocell34   1250   1250  99985771  RISE       1
\QuadDecoder:Net_1260\/main_2     macrocell20   6720   7970  99988520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1260\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 99989034p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell2   4260   4260  99976281  RISE       1
\QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\/main_0     macrocell10     3196   7456  99989034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\/clock_0       macrocell10         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \QuadDecoder:Cnt8:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDecoder:Cnt8:CounterUDB:prevCompare\/clock_0
Path slack     : 99989135p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7355
-------------------------------------   ---- 
End-of-path arrival time (ps)           7355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell2   5030   5030  99984795  RISE       1
\QuadDecoder:Cnt8:CounterUDB:prevCompare\/main_0         macrocell11     2325   7355  99989135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:prevCompare\/clock_0          macrocell11         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:error\/q
Path End       : \QuadDecoder:Net_1251\/main_4
Capture Clock  : \QuadDecoder:Net_1251\/clock_0
Path slack     : 99989206p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:error\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:error\/q  macrocell24   1250   1250  99983866  RISE       1
\QuadDecoder:Net_1251\/main_4   macrocell18   6034   7284  99989206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1251\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecoder:Net_1251\/main_3
Capture Clock  : \QuadDecoder:Net_1251\/clock_0
Path slack     : 99989214p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7276
-------------------------------------   ---- 
End-of-path arrival time (ps)           7276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_filt\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_B_filt\/q  macrocell32   1250   1250  99982383  RISE       1
\QuadDecoder:Net_1251\/main_3         macrocell18   6026   7276  99989214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1251\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1260\/q
Path End       : \QuadDecoder:Net_1251\/main_1
Capture Clock  : \QuadDecoder:Net_1251\/clock_0
Path slack     : 99989344p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1260\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1260\/q       macrocell20   1250   1250  99975692  RISE       1
\QuadDecoder:Net_1251\/main_1  macrocell18   5896   7146  99989344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1251\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:state_0\/q
Path End       : \QuadDecoder:Net_1251\/main_6
Capture Clock  : \QuadDecoder:Net_1251\/clock_0
Path slack     : 99989456p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7034
-------------------------------------   ---- 
End-of-path arrival time (ps)           7034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_0\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:state_0\/q  macrocell33   1250   1250  99982580  RISE       1
\QuadDecoder:Net_1251\/main_6     macrocell18   5784   7034  99989456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1251\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecoder:Net_1251\/main_2
Capture Clock  : \QuadDecoder:Net_1251\/clock_0
Path slack     : 99989458p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_filt\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_A_filt\/q  macrocell28   1250   1250  99982606  RISE       1
\QuadDecoder:Net_1251\/main_2         macrocell18   5782   7032  99989458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1251\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 99989886p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -1570
----------------------------------------------   --------- 
End-of-path required time (ps)                    99998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8544
-------------------------------------   ---- 
End-of-path arrival time (ps)           8544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb        datapathcell2   3850   3850  99976671  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell1    4694   8544  99989886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDecoder:Net_283\/main_0
Capture Clock  : \QuadDecoder:Net_283\/clock_0
Path slack     : 99989933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6557
-------------------------------------   ---- 
End-of-path arrival time (ps)           6557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell2   4260   4260  99976281  RISE       1
\QuadDecoder:Net_283\/main_0                            macrocell21     2297   6557  99989933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_283\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDecoder:Net_283\/main_1
Capture Clock  : \QuadDecoder:Net_283\/clock_0
Path slack     : 99990323p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6167
-------------------------------------   ---- 
End-of-path arrival time (ps)           6167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell2   3850   3850  99976671  RISE       1
\QuadDecoder:Net_283\/main_1                            macrocell21     2317   6167  99990323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_283\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:error\/q
Path End       : \QuadDecoder:bQuadDec:error\/main_3
Capture Clock  : \QuadDecoder:bQuadDec:error\/clock_0
Path slack     : 99991028p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:error\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:error\/q       macrocell24   1250   1250  99983866  RISE       1
\QuadDecoder:bQuadDec:error\/main_3  macrocell24   4212   5462  99991028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:error\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:error\/q
Path End       : \QuadDecoder:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDecoder:bQuadDec:state_1\/clock_0
Path slack     : 99991028p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:error\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:error\/q         macrocell24   1250   1250  99983866  RISE       1
\QuadDecoder:bQuadDec:state_1\/main_3  macrocell34   4212   5462  99991028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:state_1\/q
Path End       : \QuadDecoder:Net_1251\/main_5
Capture Clock  : \QuadDecoder:Net_1251\/clock_0
Path slack     : 99991110p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:state_1\/q  macrocell34   1250   1250  99985771  RISE       1
\QuadDecoder:Net_1251\/main_5     macrocell18   4130   5380  99991110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1251\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1260\/q
Path End       : \QuadDecoder:Net_1203\/main_0
Capture Clock  : \QuadDecoder:Net_1203\/clock_0
Path slack     : 99991633p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1260\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1260\/q       macrocell20   1250   1250  99975692  RISE       1
\QuadDecoder:Net_1203\/main_0  macrocell17   3607   4857  99991633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1203\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1260\/q
Path End       : \QuadDecoder:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDecoder:bQuadDec:state_0\/clock_0
Path slack     : 99991633p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1260\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1260\/q               macrocell20   1250   1250  99975692  RISE       1
\QuadDecoder:bQuadDec:state_0\/main_0  macrocell33   3607   4857  99991633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_0\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1260\/q
Path End       : \QuadDecoder:Net_1260\/main_0
Capture Clock  : \QuadDecoder:Net_1260\/clock_0
Path slack     : 99991673p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1260\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1260\/q       macrocell20   1250   1250  99975692  RISE       1
\QuadDecoder:Net_1260\/main_0  macrocell20   3567   4817  99991673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1260\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1251\/q
Path End       : \QuadDecoder:Net_1251\/main_0
Capture Clock  : \QuadDecoder:Net_1251\/clock_0
Path slack     : 99992127p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1251\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1251\/q       macrocell18   1250   1250  99984120  RISE       1
\QuadDecoder:Net_1251\/main_0  macrocell18   3113   4363  99992127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1251\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:state_0\/q
Path End       : \QuadDecoder:Net_1203\/main_6
Capture Clock  : \QuadDecoder:Net_1203\/clock_0
Path slack     : 99992290p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_0\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:state_0\/q  macrocell33   1250   1250  99982580  RISE       1
\QuadDecoder:Net_1203\/main_6     macrocell17   2950   4200  99992290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1203\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:state_0\/q
Path End       : \QuadDecoder:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDecoder:bQuadDec:state_0\/clock_0
Path slack     : 99992290p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_0\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:state_0\/q       macrocell33   1250   1250  99982580  RISE       1
\QuadDecoder:bQuadDec:state_0\/main_5  macrocell33   2950   4200  99992290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_0\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:state_0\/q
Path End       : \QuadDecoder:Net_1260\/main_3
Capture Clock  : \QuadDecoder:Net_1260\/clock_0
Path slack     : 99992290p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_0\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:state_0\/q  macrocell33   1250   1250  99982580  RISE       1
\QuadDecoder:Net_1260\/main_3     macrocell20   2950   4200  99992290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1260\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecoder:Net_1203\/main_3
Capture Clock  : \QuadDecoder:Net_1203\/clock_0
Path slack     : 99992438p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_filt\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_B_filt\/q  macrocell32   1250   1250  99982383  RISE       1
\QuadDecoder:Net_1203\/main_3         macrocell17   2802   4052  99992438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1203\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecoder:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDecoder:bQuadDec:state_0\/clock_0
Path slack     : 99992438p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_filt\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_B_filt\/q   macrocell32   1250   1250  99982383  RISE       1
\QuadDecoder:bQuadDec:state_0\/main_2  macrocell33   2802   4052  99992438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_0\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDecoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 99992455p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_filt\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_B_filt\/q       macrocell32   1250   1250  99982383  RISE       1
\QuadDecoder:bQuadDec:quad_B_filt\/main_3  macrocell32   2785   4035  99992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_filt\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDecoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 99992633p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_filt\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_A_filt\/q       macrocell28   1250   1250  99982606  RISE       1
\QuadDecoder:bQuadDec:quad_A_filt\/main_3  macrocell28   2607   3857  99992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_filt\/clock_0                 macrocell28         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecoder:Net_1203\/main_2
Capture Clock  : \QuadDecoder:Net_1203\/clock_0
Path slack     : 99992639p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_filt\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_A_filt\/q  macrocell28   1250   1250  99982606  RISE       1
\QuadDecoder:Net_1203\/main_2         macrocell17   2601   3851  99992639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1203\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecoder:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDecoder:bQuadDec:state_0\/clock_0
Path slack     : 99992639p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_filt\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_A_filt\/q   macrocell28   1250   1250  99982606  RISE       1
\QuadDecoder:bQuadDec:state_0\/main_1  macrocell33   2601   3851  99992639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_0\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDecoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDecoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 99992661p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_delayed_0\/clock_0            macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_A_delayed_0\/q  macrocell25   1250   1250  99992661  RISE       1
\QuadDecoder:bQuadDec:quad_A_filt\/main_0  macrocell28   2579   3829  99992661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_filt\/clock_0                 macrocell28         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDecoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDecoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 99992662p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_delayed_0\/clock_0            macrocell25         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_A_delayed_0\/q       macrocell25   1250   1250  99992661  RISE       1
\QuadDecoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell26   2578   3828  99992662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_delayed_1\/clock_0            macrocell26         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1203\/q
Path End       : \QuadDecoder:Cnt8:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDecoder:Cnt8:CounterUDB:count_stored_i\/clock_0
Path slack     : 99992929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1203\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1203\/q                             macrocell17   1250   1250  99976303  RISE       1
\QuadDecoder:Cnt8:CounterUDB:count_stored_i\/main_0  macrocell9    2311   3561  99992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:count_stored_i\/clock_0       macrocell9          0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1203\/q
Path End       : \QuadDecoder:Net_1203\/main_1
Capture Clock  : \QuadDecoder:Net_1203\/clock_0
Path slack     : 99992929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1203\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1203\/q       macrocell17   1250   1250  99976303  RISE       1
\QuadDecoder:Net_1203\/main_1  macrocell17   2311   3561  99992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1203\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDecoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDecoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 99992930p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_delayed_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_B_delayed_2\/q  macrocell31   1250   1250  99992930  RISE       1
\QuadDecoder:bQuadDec:quad_B_filt\/main_2  macrocell32   2310   3560  99992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_filt\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDecoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDecoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 99992932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_delayed_1\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_B_delayed_1\/q       macrocell30   1250   1250  99992932  RISE       1
\QuadDecoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell31   2308   3558  99992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_delayed_2\/clock_0            macrocell31         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDecoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDecoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 99992932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_delayed_1\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_B_delayed_1\/q  macrocell30   1250   1250  99992932  RISE       1
\QuadDecoder:bQuadDec:quad_B_filt\/main_1  macrocell32   2308   3558  99992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_filt\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDecoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDecoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 99992933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_delayed_2\/clock_0            macrocell27         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_A_delayed_2\/q  macrocell27   1250   1250  99992933  RISE       1
\QuadDecoder:bQuadDec:quad_A_filt\/main_2  macrocell28   2307   3557  99992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_filt\/clock_0                 macrocell28         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDecoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDecoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 99992936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_delayed_1\/clock_0            macrocell26         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_A_delayed_1\/q       macrocell26   1250   1250  99992936  RISE       1
\QuadDecoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell27   2304   3554  99992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_delayed_2\/clock_0            macrocell27         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDecoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDecoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 99992936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_delayed_1\/clock_0            macrocell26         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_A_delayed_1\/q  macrocell26   1250   1250  99992936  RISE       1
\QuadDecoder:bQuadDec:quad_A_filt\/main_1  macrocell28   2304   3554  99992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_A_filt\/clock_0                 macrocell28         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:state_1\/q
Path End       : \QuadDecoder:bQuadDec:error\/main_4
Capture Clock  : \QuadDecoder:bQuadDec:error\/clock_0
Path slack     : 99992936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:state_1\/q     macrocell34   1250   1250  99985771  RISE       1
\QuadDecoder:bQuadDec:error\/main_4  macrocell24   2304   3554  99992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:error\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:state_1\/q
Path End       : \QuadDecoder:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDecoder:bQuadDec:state_1\/clock_0
Path slack     : 99992936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:state_1\/q       macrocell34   1250   1250  99985771  RISE       1
\QuadDecoder:bQuadDec:state_1\/main_4  macrocell34   2304   3554  99992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:state_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDecoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDecoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 99992942p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_delayed_0\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_B_delayed_0\/q       macrocell29   1250   1250  99992942  RISE       1
\QuadDecoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell30   2298   3548  99992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_delayed_1\/clock_0            macrocell30         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDecoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDecoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 99992942p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_delayed_0\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\QuadDecoder:bQuadDec:quad_B_delayed_0\/q  macrocell29   1250   1250  99992942  RISE       1
\QuadDecoder:bQuadDec:quad_B_filt\/main_0  macrocell32   2298   3548  99992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:quad_B_filt\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1260\/q
Path End       : \QuadDecoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDecoder:bQuadDec:Stsreg\/clock
Path slack     : 99993551p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -1570
----------------------------------------------   --------- 
End-of-path required time (ps)                    99998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1260\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1260\/q                macrocell20    1250   1250  99975692  RISE       1
\QuadDecoder:bQuadDec:Stsreg\/status_2  statusicell2   3629   4879  99993551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecoder:Net_1260\/q
Path End       : \QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 99994410p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Recovery time                                          0
----------------------------------------------   --------- 
End-of-path required time (ps)                   100000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Net_1260\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT     slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\QuadDecoder:Net_1260\/q                                   macrocell20    1250   1250  99975692  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell1   4340   5590  99994410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 499982348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_PWM:R#1 vs. Clk_PWM:R#2)   500000000
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 499988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT      slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  499982348  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2282   6132  499982348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 499984329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_PWM:R#1 vs. Clk_PWM:R#2)   500000000
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 499988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                             model name     delay     AT      slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:runmode_enable\/q        macrocell7      1250   1250  499984329  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2901   4151  499984329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_106/main_1
Capture Clock  : Net_106/clock_0
Path slack     : 499987906p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_PWM:R#1 vs. Clk_PWM:R#2)   500000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8584
-------------------------------------   ---- 
End-of-path arrival time (ps)           8584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT      slack  edge  Fanout
----------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  499987906  RISE       1
Net_106/main_1                      macrocell1      2904   8584  499987906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_106/main_0
Capture Clock  : Net_106/clock_0
Path slack     : 499991581p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_PWM:R#1 vs. Clk_PWM:R#2)   500000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT      slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  499991581  RISE       1
Net_106/main_0                          macrocell1     2329   4909  499991581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 499991581p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_PWM:R#1 vs. Clk_PWM:R#2)   500000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT      slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  499991581  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell7     2329   4909  499991581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell7          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

