Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,25
design__inferred_latch__count,0
design__instance__count,2607
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0005857888027094305
power__switching__total,0.00015986975631676614
power__leakage__total,6.135770718174172E-7
power__total,0.000746272096876055
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2575097430399839
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2569559637796389
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.116029966696639
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.054172334817961
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.116030
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.637276
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26159039563797803
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26215938495419056
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6304666966944996
timing__setup__ws__corner:nom_slow_1p08V_125C,9.399855382344722
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.630467
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.095224
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2587742871007957
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25887595577715117
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3021030733305659
timing__setup__ws__corner:nom_typ_1p20V_25C,11.716445034688364
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.302103
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.088835
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2575097430399839
clock__skew__worst_setup,0.2569559637796389
timing__hold__ws,0.116029966696639
timing__setup__ws,9.399855382344722
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.116030
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.095224
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1576
design__instance__area__stdcell,22979.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.793994
design__instance__utilization__stdcell,0.793994
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,68
design__instance__area__class:inverter,402.797
design__instance__count__class:sequential_cell,128
design__instance__area__class:sequential_cell,6384.87
design__instance__count__class:multi_input_combinational_cell,1059
design__instance__area__class:multi_input_combinational_cell,10323.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,259
design__instance__area__class:timing_repair_buffer,4617.65
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,31138.2
design__violations,0
design__instance__count__class:clock_buffer,60
design__instance__area__class:clock_buffer,1235.61
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,190
global_route__vias,9933
global_route__wirelength,54098
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1584
route__net__special,2
route__drc_errors__iter:0,363
route__wirelength__iter:0,34498
route__drc_errors__iter:1,155
route__wirelength__iter:1,34207
route__drc_errors__iter:2,106
route__wirelength__iter:2,34121
route__drc_errors__iter:3,0
route__wirelength__iter:3,34088
route__drc_errors,0
route__wirelength,34088
route__vias,9135
route__vias__singlecut,9135
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,401.905
design__instance__count__class:fill_cell,1031
design__instance__area__class:fill_cell,5962.12
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,25
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,25
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,25
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19978
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19989
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000217738
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000225373
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000109184
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000225373
design_powergrid__voltage__worst,0.000225373
design_powergrid__voltage__worst__net:VPWR,1.19978
design_powergrid__drop__worst,0.000225373
design_powergrid__drop__worst__net:VPWR,0.000217738
design_powergrid__voltage__worst__net:VGND,0.000225373
design_powergrid__drop__worst__net:VGND,0.000225373
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000110000000000000003916138247017642015634919516742229461669921875
ir__drop__worst,0.00021800000000000001342849442753646371784270741045475006103515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
