--------------- Build Started: 11/02/2023 15:18:19 Project: Lab01, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\MIHAILO\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\MIHAILO\Documents\PSoC Creator\PSoC101\Lab01.cydsn\Lab01.cyprj" -d CY8C4245AXI-483 -s "C:\Users\MIHAILO\Documents\PSoC Creator\PSoC101\Lab01.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: ADC. The actual sample rate (992 SPS) differs from the desired sample rate (1000 SPS) due to the clock configuration in the DWR.
 * C:\Users\MIHAILO\Documents\PSoC Creator\PSoC101\Lab01.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Skipped: 11/02/2023 15:18:33 ---------------
