Real time: Nov/25/2014 06:16:04

Profiler Stats
--------------
Elapsed_time_in_seconds: 17081
Elapsed_time_in_minutes: 284.683
Elapsed_time_in_hours: 4.74472
Elapsed_time_in_days: 0.197697

Virtual_time_in_seconds: 17048.1
Virtual_time_in_minutes: 284.135
Virtual_time_in_hours:   4.73559
Virtual_time_in_days:    4.73559

Ruby_current_time: 127882964
Ruby_start_time: 1
Ruby_cycles: 127882963

mbytes_resident: 2917.93
mbytes_total: 2962.91
resident_ratio: 0.984819

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 1.27883e+08 [ 1.27883e+08 1.27883e+08 1.27883e+08 1.27883e+08 1.27883e+08 1.27883e+08 1.27883e+08 1.27883e+08 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 90783
  L1D_cache_total_misses: 90552	(99.7455%)
  L1D_cache_total_demand_misses: 90552
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 90552
  L1D_cache_misses_per_instruction: 90552
  L1D_cache_instructions_per_misses: 1.10434e-05

  L1D_cache_request_type_LD:   47990	(52.8623)%
  L1D_cache_request_type_ST:   42793	(47.1377)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 90783 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 90783 ]

  L1D_cache_miss_type_LD:   47863	(52.8569)%
  L1D_cache_miss_type_ST:   42689	(47.1431)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 21217189
  L1T_cache_total_misses: 3272870	(15.4256%)
  L1T_cache_total_demand_misses: 3272870
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 3.27287e+06
  L1T_cache_misses_per_instruction: 3.27287e+06
  L1T_cache_instructions_per_misses: 3.05542e-07

  L1T_cache_request_type_LD:   15025361	(70.8169)%
  L1T_cache_request_type_ST:   6191828	(29.1831)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 21217189 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 21217189 ]

  L1T_cache_miss_type_LD:   1735033	(53.0126)%
  L1T_cache_miss_type_ST:   1537837	(46.9874)%

L2_cache cache stats: 
  L2_cache_total_requests: 154295
  L2_cache_total_misses: 47620	(30.863%)
  L2_cache_total_demand_misses: 47620
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 47620
  L2_cache_misses_per_instruction: 47620
  L2_cache_instructions_per_misses: 2.09996e-05

  L2_cache_request_type_LD:   47863	(31.0204)%
  L2_cache_request_type_ST:   106432	(68.9796)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 154295 average:     8 | standard deviation: 0 | 0 0 0 0 154295 ]

  L2_cache_miss_type_LD:   9575	(20.1071)%
  L2_cache_miss_type_ST:   38045	(79.8929)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 7926861
  L2T_cache_total_misses: 63743	(0.804139%)
  L2T_cache_total_demand_misses: 63743
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 63743
  L2T_cache_misses_per_instruction: 63743
  L2T_cache_instructions_per_misses: 1.5688e-05

  L2T_cache_request_type_LD:   1735033	(21.888)%
  L2T_cache_request_type_ST:   6191828	(78.112)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 7926861 average: 26.7469 | standard deviation: 9.92369 | 0 0 0 0 1735033 0 6191828 ]

  L2T_cache_miss_type_LD:   32623	(51.179)%
  L2T_cache_miss_type_ST:   31120	(48.821)%


TBE Queries: 8252326
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 122 count: 8252326 average: 2.14279 | standard deviation: 6.41655 | 7786885 344873 7883 8006 7891 6218 5213 4961 4934 5160 5711 6106 4585 4738 5768 9028 6069 5425 4465 3708 3469 2886 2087 1938 1743 1382 876 223 56 28 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 67 count: 21307972 average: 3.33243 | standard deviation: 2.3509 | 2003334 10566893 7447559 1239639 8592 897 926 984 1010 998 1025 1052 1092 1128 1132 1151 1166 1194 1214 1223 1231 1220 1233 1396 1511 1516 1503 1527 1701 2080 3130 5194 2485 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1168 count: 21307972 average: 16.0835 | standard deviation: 29.8913 | 13290549 0 0 6118172 1700718 51732 311 26968 275 158 182 131 110 293 35230 1307 243 283 662 603 332 251 431 408 490 231 294 393 364 284 266 354 392 878 314 366 3831 470 5909 485 508 536 1375 6589 693 19210 2918 593 575 618 641 572 592 646 609 637 668 626 653 658 731 667 732 713 765 821 842 940 964 1106 1047 1136 1093 1051 976 836 734 651 560 478 486 431 391 369 367 356 339 318 314 291 261 258 261 198 158 166 124 123 71 65 77 71 58 53 71 59 51 43 51 50 42 44 47 46 49 39 36 31 34 26 28 17 28 14 12 17 12 13 11 13 7 6 8 1 4 4 0 4 4 2 1 4 3 2 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 711 count: 15073351 average: 7.82385 | standard deviation: 13.4218 | 15061554 1521 9859 226 185 6 0 0 0 0 ]
miss_latency_ST: [binsize: 128 max: 1168 count: 6234621 average: 36.0528 | standard deviation: 45.3257 | 6164582 4368 35208 10112 13815 4958 1053 449 74 2 ]
miss_latency_L1Cache: [binsize: 4 max: 711 count: 47837 average: 115.541 | standard deviation: 105.484 | 0 0 0 0 0 0 0 0 0 0 7745 53 34 37 34 26882 123 61 49 45 52 52 40 39 27 36 32 180 31 31 34 651 50 48 44 61 86 81 166 104 47 46 45 38 56 33 27 32 28 34 32 16 26 30 20 21 13 19 10 20 26 22 20 20 7 10 16 523 11 13 16 18 3360 36 18 10 14 5504 14 16 12 16 21 16 15 11 15 19 18 15 22 13 15 19 11 12 10 9 10 11 12 10 11 9 12 8 9 5 6 7 9 7 5 6 7 4 7 6 6 2 6 3 4 4 1 2 6 7 2 3 9 9 4 6 8 3 12 6 14 6 13 10 8 9 10 9 4 5 4 6 7 3 0 7 1 4 1 2 0 0 1 0 0 0 1 2 0 0 0 0 0 0 0 0 0 0 1 1 ]
miss_latency_NULL: [binsize: 8 max: 1168 count: 21260135 average: 15.8597 | standard deviation: 29.1231 | 13290549 0 0 6118172 1700718 43934 240 52 91 64 78 52 47 81 35168 622 145 178 495 333 239 168 342 349 428 183 238 352 332 254 218 314 375 339 290 332 435 442 391 455 480 499 1349 6555 660 19175 2884 570 556 597 619 552 572 632 596 621 657 615 640 650 722 659 729 700 760 803 832 929 946 1086 1024 1119 1074 1042 966 826 727 646 557 478 485 431 388 369 367 356 339 318 312 291 261 258 261 198 158 166 124 123 71 65 77 71 58 53 71 59 51 43 51 50 42 44 47 46 49 39 36 31 34 26 28 17 28 14 12 17 12 13 11 13 7 6 8 1 4 4 0 4 4 2 1 4 3 2 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 67 count: 21307972 average: 3.33243 | standard deviation: 2.3509 | 2003334 10566893 7447559 1239639 8592 897 926 984 1010 998 1025 1052 1092 1128 1132 1151 1166 1194 1214 1223 1231 1220 1233 1396 1511 1516 1503 1527 1701 2080 3130 5194 2485 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 7 count: 275 average: 3.51636 | standard deviation: 1.66873 | 0 41 47 45 57 45 36 4 ]
Sequencer_1: [binsize: 2 max: 67 count: 90508 average: 21.0057 | standard deviation: 24.0322 | 44674 1300 855 874 871 885 924 981 1008 996 1025 1052 1092 1128 1132 1151 1166 1194 1214 1223 1231 1220 1233 1396 1511 1516 1503 1527 1701 2080 3130 5194 2485 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 9 count: 8819040 average: 3.52452 | standard deviation: 1.29331 | 0 378203 1380457 3085884 2073386 1098660 719062 82238 1146 4 ]
SequencerACC_1: [binsize: 1 max: 19 count: 101878 average: 1.00209 | standard deviation: 0.152104 | 0 101839 18 2 2 1 1 1 2 1 1 1 1 1 2 1 1 1 1 1 ]
SequencerACC_2: [binsize: 1 max: 4 count: 102074 average: 1.0055 | standard deviation: 0.0773053 | 0 101533 527 8 6 ]
SequencerACC_3: [binsize: 1 max: 11 count: 12194197 average: 3.10128 | standard deviation: 1.29289 | 0 1377044 2828331 3270274 3127516 1147031 386898 50525 6461 107 5 5 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 32 max: 946 count: 660850 average: 51.6112 | standard deviation: 77.0474 | 492415 61894 22257 18260 13919 10047 8420 6851 6141 5078 4560 3569 2645 1747 1182 538 235 199 133 137 165 171 103 65 45 27 16 17 12 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 32 max: 946 count: 260152 average: 50.1533 | standard deviation: 80.4515 | 189637 32251 8845 6130 4347 3571 2857 2298 1971 1866 1604 1300 977 681 429 220 136 149 126 134 165 171 103 65 45 27 16 17 12 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 637 count: 400698 average: 52.5578 | standard deviation: 74.7391 | 27993 274785 19943 9700 7150 6262 6264 5866 5258 4314 3284 3192 2915 2648 2423 2130 2249 1921 1698 1514 1476 1480 1195 1074 981 687 580 486 452 301 214 104 63 36 30 20 4 3 1 2 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 24 count: 28 average: 20.4643 | standard deviation: 2.28522 | 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 4 1 19 2 0 1 ]
  virtual_network_3_delay_cycles: [binsize: 32 max: 946 count: 260124 average: 50.1565 | standard deviation: 80.4553 | 189609 32251 8845 6130 4347 3571 2857 2298 1971 1866 1604 1300 977 681 429 220 136 149 126 134 165 171 103 65 45 27 16 17 12 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 16627
system_time: 420
page_reclaims: 747202
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 1296

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 238100
L2_TO_L2T_MSG = 33044
L2_DATA_GX = 57420
L2T_TO_L1T_DATA = 6940132
L1_DATA_GX = 5
L2_TO_L2T_ACK = 33050
L2T_TO_L1T_MSG = 6191828
L2_DATA_S = 395310
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 11106
L1_MSG = 0
L2_COHMSG_FWD = 21
L1_DATA_F = 20
L1_DATA_PX = 554225
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 24767312
L2_MSG = 0
L2_COHMSG_INV = 7
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 90507
L2_ATOMIC = 0
L2_TO_L2T_DATA = 318715
L1_DATA = 0
L1_COHMSG = 310192
L1_COHMSG_INVACK = 1
L1T_TO_L2T_MSG = 1735033
----------------------
total_flits_messages = 41676028
----------------------

DMA = 239185
DATA_GX_OW = 170752
DATA_PX_C = 443380
DATA_PX_D = 110845
DATA_GX_C = 42688
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:275 full:0 size:[binsize: 1 max: 4 count: 275 average: 2.20727 | standard deviation: 1.11722 | 0 99 69 58 49 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:90508 full:0 size:[binsize: 2 max: 64 count: 90508 average: 9.83815 | standard deviation: 16.0629 | 51314 7663 3898 2523 1838 1564 1391 1257 1154 1091 1015 964 881 822 784 758 742 732 721 712 709 708 706 705 859 859 700 692 688 680 677 519 182 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=8377402 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=406782 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=407787 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=17310374 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=1957429 [L2TCache]=0 [L2Cache]=86415 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=614059 [L2TCache]=0 [L2Cache]=69801 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=1397211 [L2TCache]=0 [L2Cache]=46890 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=9163261 [L2TCache]=0 [L2Cache]=83188 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=107216 [L2Cache]=0 [L1Cache]=157121 [Directory]=12299 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=97873 [L2Cache]=0 [L1Cache]=120589 [Directory]=11525 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=68221 [L2Cache]=0 [L1Cache]=118373 [Directory]=10562 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=111413 [L2Cache]=0 [L1Cache]=147182 [Directory]=13234 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=83 [L2Cache]=98 [L1Cache]=15 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=3 [L2Cache]=589132 [L1Cache]=11 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59525 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59515 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59525 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59535 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0103051 flits/cycle
total_flits_on_link = 86977733
-------------
Total VC Load [0] = 548998 flits
Total VC Load [1] = 523526 flits
Total VC Load [2] = 492198 flits
Total VC Load [3] = 467310 flits
Total VC Load [4] = 35963 flits
Total VC Load [5] = 33773 flits
Total VC Load [6] = 32088 flits
Total VC Load [7] = 30462 flits
Total VC Load [8] = 41687 flits
Total VC Load [9] = 41683 flits
Total VC Load [10] = 41677 flits
Total VC Load [11] = 41627 flits
Total VC Load [12] = 1233653 flits
Total VC Load [13] = 1216485 flits
Total VC Load [14] = 1188901 flits
Total VC Load [15] = 1162121 flits
Total VC Load [16] = 144796 flits
Total VC Load [17] = 144309 flits
Total VC Load [18] = 144025 flits
Total VC Load [19] = 143841 flits
Total VC Load [20] = 13239548 flits
Total VC Load [21] = 13249274 flits
Total VC Load [22] = 13262259 flits
Total VC Load [23] = 13253609 flits
Total VC Load [24] = 6557761 flits
Total VC Load [25] = 6570672 flits
Total VC Load [26] = 6564422 flits
Total VC Load [27] = 6571065 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00429297 flits/cycle 
Average VC Load [1] = 0.00409379 flits/cycle 
Average VC Load [2] = 0.00384882 flits/cycle 
Average VC Load [3] = 0.0036542 flits/cycle 
Average VC Load [4] = 0.000281218 flits/cycle 
Average VC Load [5] = 0.000264093 flits/cycle 
Average VC Load [6] = 0.000250917 flits/cycle 
Average VC Load [7] = 0.000238202 flits/cycle 
Average VC Load [8] = 0.000325978 flits/cycle 
Average VC Load [9] = 0.000325946 flits/cycle 
Average VC Load [10] = 0.0003259 flits/cycle 
Average VC Load [11] = 0.000325509 flits/cycle 
Average VC Load [12] = 0.00964673 flits/cycle 
Average VC Load [13] = 0.00951249 flits/cycle 
Average VC Load [14] = 0.00929679 flits/cycle 
Average VC Load [15] = 0.00908738 flits/cycle 
Average VC Load [16] = 0.00113225 flits/cycle 
Average VC Load [17] = 0.00112845 flits/cycle 
Average VC Load [18] = 0.00112623 flits/cycle 
Average VC Load [19] = 0.00112479 flits/cycle 
Average VC Load [20] = 0.103529 flits/cycle 
Average VC Load [21] = 0.103605 flits/cycle 
Average VC Load [22] = 0.103706 flits/cycle 
Average VC Load [23] = 0.103639 flits/cycle 
Average VC Load [24] = 0.0512794 flits/cycle 
Average VC Load [25] = 0.0513804 flits/cycle 
Average VC Load [26] = 0.0513315 flits/cycle 
Average VC Load [27] = 0.0513834 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.64161
-------------
Dynamic_Link_Power = 0.0753649
Static_Link_Power = 0.733365
Total_Link_Power = 0.80873
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00328136, Crossbar: 0.00595675, VC allocator: 0.00065014, SW allocator: 0.00185816, Clock: 0.153216, Total: 0.164962
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70387
Dynamic_Router_Power = 0.164962
Static_Router_Power = 1.53891
Total_Router_Power = 1.70387
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.240327
Total_Static_Power = 2.27227
Total_Power = 2.5126
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  15025361
L1_WThru  6191828
L1_Atomic  0
L1_Replacement  31394
Data  0
Data_Done  1735033
Ack  0
Ack_Done  6191828
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  1735033
I  L1_WThru  1537837
I  L1_Atomic  0 <-- 
I  L1_Replacement  31296

S  Load  13290328
S  L1_WThru  4653991
S  L1_Atomic  0 <-- 
S  L1_Replacement  98

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  1735033

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  1743540
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  4448288

 --- L2TCache ---
 - Event Counts -
L1_GETS  1735033
L1_Write  1537837
L1_Upgrade_T  4549912
L1_Upgrade_NT  104079
L2_Atomic  0
L2_Expire  0
L2_Replacement  0
L2_Replacement_clean  0
Data  2
Data_all_Acks  63741
Ack  4
Ack_all  2
WB_Ack  33044
Fwd_GETX  31203
Fwd_GETS  1841
Inv  0

 - Transitions -
NP  L1_GETS  32623
NP  L1_Write  31120
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  1702366
E  L1_Write  1506717
E  L1_Upgrade_NT  104079
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  31203
E  Fwd_GETS  1841
E  Inv  0 <-- 

S  L1_GETS  44
S  L1_Upgrade_T  4549912
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  1
IS  Data_all_Acks  32622
IS  Ack  3
IS  Ack_all  1

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  1
IM  Data_all_Acks  31119
IM  Ack  1
IM  Ack_all  1

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  33044
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  47863
L1_GETX  106431
L1_UPGRADE  1
L1_PUTX  90523
L1_PUTX_old  1773
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  47620
WB_Data  4
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  4
Unblock_Cancel  0
Exclusive_Unblock  154290
PUTX_ACC  1603
DATA_ACC  31441

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  9575
NP  L1_GETX  38045
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  3
SS  L1_UPGRADE  1
SS  L1_PUTX  1
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  36443
M  L1_GETX  37163
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  1845
MT  L1_GETX  31220
MT  L1_PUTX  90504
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  9575

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  38045

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  4

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  10
MT_MB  L1_PUTX_old  1773
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  154286
MT_MB  PUTX_ACC  78
MT_MB  DATA_ACC  31125

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  7
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  4
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  1525
MT_IIB  DATA_ACC  316

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  1
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  4

 --- L1Cache ---
 - Event Counts -
Load  55761
Ifetch  0
Store  45367
Inv  7
L1_Replacement  0
Force_L1_Replacement  181012
Fwd_GETX  17
Fwd_GETS  4
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  79062
DataS_fromL1  4
Data_all_Acks  11485
Ack  1
Ack_all  1
WB_Ack  90506

 - Transitions -
NP  Load  47853
NP  Ifetch  0 <-- 
NP  Store  42683
NP  Inv  2
NP  L1_Replacement  0 <-- 
NP  Force_L1_Replacement  0 <-- 

I  Load  10
I  Ifetch  0 <-- 
I  Store  5
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 
I  Force_L1_Replacement  0 <-- 

S  Load  3
S  Ifetch  0 <-- 
S  Store  1
S  Inv  5
S  L1_Replacement  0 <-- 
S  Force_L1_Replacement  0 <-- 

E  Load  36
E  Ifetch  0 <-- 
E  Store  8
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Force_L1_Replacement  47835
E  Fwd_GETX  5
E  Fwd_GETS  1
E  Fwd_GET_INSTR  0 <-- 

M  Load  88
M  Ifetch  0 <-- 
M  Store  96
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Force_L1_Replacement  42671
M  Fwd_GETX  12
M  Fwd_GETS  1
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Force_L1_Replacement  0 <-- 
IS  Data_Exclusive  47859
IS  DataS_fromL1  4
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Force_L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  31203
IM  Data_all_Acks  11485
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Force_L1_Replacement  0 <-- 
SM  Ack  1
SM  Ack_all  1

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Force_L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  7771
M_I  Ifetch  0 <-- 
M_I  Store  2574
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Force_L1_Replacement  90506
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  2
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  90504

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 
E_I  Force_L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  Force_L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  2

 --- Directory ---
 - Event Counts -
Fetch  47620
Data  0

 - Transitions -
I  Fetch  47620
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:2464456 full:0 size:[binsize: 1 max: 6 count: 2464456 average: 1.1766 | standard deviation: 0.468115 | 0 2105106 296076 52789 8593 1663 229 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:101877 full:0 size:[binsize: 1 max: 18 count: 101877 average: 1.00165 | standard deviation: 0.139481 | 0 101858 2 1 1 1 1 1 1 1 1 1 1 1 1 2 1 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:102072 full:0 size:[binsize: 1 max: 3 count: 102072 average: 1.00006 | standard deviation: 0.00885307 | 0 102067 4 1 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:5258456 full:0 size:[binsize: 1 max: 7 count: 5258456 average: 1.15835 | standard deviation: 0.400046 | 0 4491287 706147 56853 3849 312 7 1 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:2464456 full:0 size:[binsize: 1 max: 2 count: 2464456 average: 1.02045 | standard deviation: 0.141536 | 0 2414057 50399 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:101877 full:0 size:[binsize: 1 max: 1 count: 101877 average:     1 | standard deviation: 0 | 0 101877 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:102072 full:0 size:[binsize: 1 max: 2 count: 102072 average: 1.00001 | standard deviation: 0.00313003 | 0 102071 1 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:5258456 full:0 size:[binsize: 1 max: 2 count: 5258456 average: 1.02748 | standard deviation: 0.163473 | 0 5113962 144494 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:648760 full:0 size:[binsize: 1 max: 3 count: 648760 average: 1.06805 | standard deviation: 0.266123 | 0 607013 39346 2401 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:224353 full:0 size:[binsize: 1 max: 2 count: 224353 average: 1.07637 | standard deviation: 0.265587 | 0 207220 17133 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:606726 full:0 size:[binsize: 1 max: 3 count: 606726 average: 1.04848 | standard deviation: 0.214805 | 0 577315 29408 3 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:6447022 full:0 size:[binsize: 1 max: 5 count: 6447022 average: 1.3044 | standard deviation: 0.513789 | 0 4648079 1640331 153722 4889 1 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:648760 full:0 size:[binsize: 1 max: 2 count: 648760 average: 1.00903 | standard deviation: 0.0945931 | 0 642903 5857 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:224353 full:0 size:[binsize: 1 max: 2 count: 224353 average: 1.00698 | standard deviation: 0.0832531 | 0 222788 1565 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:606726 full:0 size:[binsize: 1 max: 2 count: 606726 average: 1.00054 | standard deviation: 0.0232864 | 0 606397 329 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:6447022 full:0 size:[binsize: 1 max: 5 count: 6447022 average: 1.02889 | standard deviation: 0.167527 | 0 6260798 186207 10 6 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:17752 full:0 size:[binsize: 1 max: 3 count: 17752 average: 1.02208 | standard deviation: 0.147844 | 0 17362 388 2 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:16786 full:0 size:[binsize: 1 max: 1 count: 16786 average:     1 | standard deviation: 0 | 0 16786 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:11903 full:0 size:[binsize: 1 max: 3 count: 11903 average: 1.01075 | standard deviation: 0.109612 | 0 11783 112 8 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:18905 full:0 size:[binsize: 1 max: 8 count: 18905 average: 1.00397 | standard deviation: 0.115687 | 0 18864 30 4 1 1 1 3 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:10329 full:0 size:[binsize: 1 max: 40 count: 10329 average: 8.91964 | standard deviation: 9.10562 | 0 1281 1293 1093 1044 753 548 458 342 321 243 219 229 188 188 156 137 135 110 118 109 114 96 81 84 79 80 77 70 87 78 76 80 77 71 55 58 49 37 12 3 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:7288 full:0 size:[binsize: 1 max: 41 count: 7288 average: 11.3544 | standard deviation: 9.77806 | 0 743 647 526 418 351 339 346 322 293 273 235 226 187 190 169 146 160 145 132 103 119 80 93 75 81 92 87 82 77 66 63 63 61 81 63 54 41 32 21 3 3 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:4657 full:0 size:[binsize: 1 max: 41 count: 4657 average: 13.0058 | standard deviation: 12.3994 | 0 644 568 294 220 203 181 193 180 178 139 99 76 56 37 33 41 38 33 37 36 48 42 49 50 58 74 69 82 88 76 101 104 90 85 89 76 62 54 34 25 15 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:9167 full:0 size:[binsize: 1 max: 42 count: 9167 average: 12.2602 | standard deviation: 10.1239 | 0 793 702 580 509 434 400 415 406 407 382 361 324 281 254 199 188 187 137 124 125 107 106 100 115 132 129 125 130 133 132 121 122 112 105 103 66 46 34 21 13 6 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:17018 full:0 size:[binsize: 1 max: 2 count: 17018 average: 1.00259 | standard deviation: 0.0508493 | 0 16974 44 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:16575 full:0 size:[binsize: 1 max: 1 count: 16575 average:     1 | standard deviation: 0 | 0 16575 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:11702 full:0 size:[binsize: 1 max: 2 count: 11702 average: 1.00103 | standard deviation: 0.0320243 | 0 11690 12 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:18448 full:0 size:[binsize: 1 max: 2 count: 18448 average: 1.00005 | standard deviation: 0.0073627 | 0 18447 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:11063 full:0 size:[binsize: 1 max: 2 count: 11063 average: 1.22607 | standard deviation: 0.418346 | 0 8562 2501 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:7499 full:0 size:[binsize: 1 max: 2 count: 7499 average: 1.17402 | standard deviation: 0.379172 | 0 6194 1305 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:4858 full:0 size:[binsize: 1 max: 2 count: 4858 average: 1.13998 | standard deviation: 0.347051 | 0 4178 680 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:9624 full:0 size:[binsize: 1 max: 2 count: 9624 average: 1.14609 | standard deviation: 0.353278 | 0 8218 1406 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:28081 full:0 size:[binsize: 1 max: 2 count: 28081 average: 1.02233 | standard deviation: 0.147872 | 0 27454 627 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:24076 full:0 size:[binsize: 1 max: 2 count: 24076 average: 1.01516 | standard deviation: 0.122284 | 0 23711 365 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:16560 full:0 size:[binsize: 1 max: 2 count: 16560 average: 1.01304 | standard deviation: 0.113682 | 0 16344 216 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:28076 full:0 size:[binsize: 1 max: 2 count: 28076 average: 1.01624 | standard deviation: 0.126463 | 0 27620 456 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:12299 full:0 size:[binsize: 1 max: 4 count: 12299 average: 1.1092 | standard deviation: 0.357641 | 0 11139 982 173 5 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:11525 full:0 size:[binsize: 1 max: 5 count: 11525 average: 1.12937 | standard deviation: 0.39904 | 0 10267 1058 169 29 2 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:10562 full:0 size:[binsize: 1 max: 4 count: 10562 average: 1.20536 | standard deviation: 0.482631 | 0 8740 1496 305 21 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:13234 full:0 size:[binsize: 1 max: 4 count: 13234 average: 1.09037 | standard deviation: 0.342686 | 0 12252 787 176 19 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:11063 full:0 size:[binsize: 1 max: 28 count: 11063 average: 4.72241 | standard deviation: 5.46985 | 0 3747 2537 684 371 552 829 309 175 159 186 166 135 126 123 140 122 116 97 90 72 67 64 65 59 42 17 9 4 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:7501 full:0 size:[binsize: 1 max: 32 count: 7501 average: 6.45034 | standard deviation: 8.16133 | 0 2820 1339 352 236 241 233 209 195 180 150 114 85 70 71 78 77 63 63 66 57 66 64 54 71 95 90 75 77 75 60 50 25 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:4859 full:0 size:[binsize: 1 max: 28 count: 4859 average: 4.49619 | standard deviation: 6.58205 | 0 2591 912 177 66 76 78 62 52 45 54 43 52 44 35 44 49 44 58 48 45 46 42 41 41 45 32 23 14 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:9646 full:0 size:[binsize: 1 max: 28 count: 9646 average: 4.30666 | standard deviation: 5.31909 | 0 4067 1938 670 311 304 317 236 220 206 184 140 90 90 99 111 115 91 65 88 91 53 48 34 25 22 16 10 5 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:80450 full:0 size:[binsize: 1 max: 19 count: 80450 average: 2.1274 | standard deviation: 1.78084 | 0 41444 19688 6938 4710 2805 1785 1161 765 528 300 145 87 49 23 15 4 1 1 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:64268 full:0 size:[binsize: 1 max: 14 count: 64268 average: 1.82438 | standard deviation: 1.3828 | 0 37178 15530 4833 3177 1719 874 418 206 131 90 57 34 17 4 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:56015 full:0 size:[binsize: 1 max: 49 count: 56015 average: 1.86127 | standard deviation: 1.92988 | 0 32993 14400 3712 2100 985 462 254 190 169 142 125 103 89 73 61 33 30 31 18 8 3 5 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:77091 full:0 size:[binsize: 1 max: 24 count: 77091 average: 1.87034 | standard deviation: 1.59298 | 0 44540 18509 5996 3770 1789 808 446 324 262 202 155 117 71 35 18 14 10 7 8 5 2 1 1 1 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:43206 full:0 size:[binsize: 1 max: 2 count: 43206 average: 1.04937 | standard deviation: 0.216654 | 0 41073 2133 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:36674 full:0 size:[binsize: 1 max: 2 count: 36674 average: 1.04742 | standard deviation: 0.212563 | 0 34935 1739 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:31431 full:0 size:[binsize: 1 max: 2 count: 31431 average: 1.05495 | standard deviation: 0.22794 | 0 29704 1727 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:42983 full:0 size:[binsize: 1 max: 2 count: 42983 average: 1.04185 | standard deviation: 0.200274 | 0 41184 1799 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:70121 full:0 size:[binsize: 1 max: 3 count: 70121 average: 1.07277 | standard deviation: 0.261037 | 0 65041 5057 23 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:56981 full:0 size:[binsize: 1 max: 3 count: 56981 average: 1.0477 | standard deviation: 0.213489 | 0 54267 2710 4 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:51359 full:0 size:[binsize: 1 max: 3 count: 51359 average: 1.05962 | standard deviation: 0.238689 | 0 48320 3016 23 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:67943 full:0 size:[binsize: 1 max: 4 count: 67943 average: 1.0705 | standard deviation: 0.258129 | 0 63188 4722 31 2 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:22628 full:0 size:[binsize: 1 max: 2 count: 22628 average: 1.0384 | standard deviation: 0.192216 | 0 21759 869 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:18814 full:0 size:[binsize: 1 max: 2 count: 18814 average: 1.03503 | standard deviation: 0.183865 | 0 18155 659 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:15219 full:0 size:[binsize: 1 max: 2 count: 15219 average: 1.0368 | standard deviation: 0.188373 | 0 14659 560 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:22404 full:0 size:[binsize: 1 max: 2 count: 22404 average: 1.02866 | standard deviation: 0.166893 | 0 21762 642 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.20455 | standard deviation: 0.431331 | 0 35 9 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:181014 full:0 size:[binsize: 4 max: 105 count: 181014 average: 13.2191 | standard deviation: 19.2492 | 106956 8984 6406 5904 5214 4690 4962 5473 4394 4117 3751 3735 3446 3443 3075 1806 1157 1189 999 676 347 151 58 22 33 19 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:24 full:0 size:[binsize: 1 max: 2 count: 24 average: 1.16667 | standard deviation: 0.417029 | 0 20 4 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 2 count: 8 average:  1.25 | standard deviation: 0.534522 | 0 6 2 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.06818 | standard deviation: 0.264135 | 0 41 3 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:90508 full:0 size:[binsize: 1 max: 11 count: 90508 average: 1.11685 | standard deviation: 0.467052 | 0 82376 7011 554 203 153 104 58 29 16 3 1 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:22 full:0 size:[binsize: 1 max: 1 count: 22 average:     1 | standard deviation: 0 | 0 22 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:6 full:0 size:[binsize: 1 max: 1 count: 6 average:     1 | standard deviation: 0 | 0 6 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:45 full:0 size:[binsize: 1 max: 2 count: 45 average: 1.04444 | standard deviation: 0.213201 | 0 43 2 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:181014 full:0 size:[binsize: 1 max: 2 count: 181014 average: 1.07065 | standard deviation: 0.256249 | 0 168225 12789 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 2 count: 11905 average: 1.00202 | standard deviation: 0.0449013 | 0 11881 24 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:11903 full:0 size:[binsize: 1 max: 2 count: 11903 average: 1.00059 | standard deviation: 0.0242515 | 0 11896 7 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 2 count: 11905 average: 1.00059 | standard deviation: 0.0242495 | 0 11898 7 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:11907 full:0 size:[binsize: 1 max: 2 count: 11907 average: 1.00076 | standard deviation: 0.027494 | 0 11898 9 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 17 count: 11905 average: 2.39068 | standard deviation: 2.98844 | 0 7778 2021 222 211 207 219 209 203 188 156 117 92 85 71 67 55 4 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:11903 full:0 size:[binsize: 1 max: 17 count: 11903 average: 2.40822 | standard deviation: 2.99361 | 0 7625 2172 219 206 212 215 209 206 192 145 121 96 81 78 71 52 3 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 17 count: 11905 average: 2.41588 | standard deviation: 3.02168 | 0 7687 2097 231 202 211 216 203 198 186 160 117 96 88 84 76 51 2 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:11907 full:0 size:[binsize: 1 max: 17 count: 11907 average: 2.40984 | standard deviation: 3.00638 | 0 7682 2112 218 207 212 220 208 200 190 150 114 102 91 78 64 56 3 ]
