
Test003-UART-DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040cc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  0800426c  0800426c  0001426c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800432c  0800432c  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  0800432c  0800432c  0001432c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004334  08004334  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004334  08004334  00014334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004338  08004338  00014338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800433c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  20000068  080043a4  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  080043a4  000202ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   000096cf  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b71  00000000  00000000  000297aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007e0  00000000  00000000  0002b320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005f3  00000000  00000000  0002bb00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001661c  00000000  00000000  0002c0f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009f94  00000000  00000000  0004270f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087c02  00000000  00000000  0004c6a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002700  00000000  00000000  000d42a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000d69a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004254 	.word	0x08004254

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004254 	.word	0x08004254

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <Get_Buffer>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#define MAX_BUF 100
char Buf[MAX_BUF]; // global variable declaration (DMA)
int head = 0, tail = 0;
int Get_Buffer(char *bb) {
 800057c:	b580      	push	{r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	int ret = 0;
 8000584:	2300      	movs	r3, #0
 8000586:	60fb      	str	r3, [r7, #12]
	tail = MAX_BUF - huart2.hdmarx->Instance->NDTR;
 8000588:	4b2d      	ldr	r3, [pc, #180]	; (8000640 <Get_Buffer+0xc4>)
 800058a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	685b      	ldr	r3, [r3, #4]
 8000590:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8000594:	461a      	mov	r2, r3
 8000596:	4b2b      	ldr	r3, [pc, #172]	; (8000644 <Get_Buffer+0xc8>)
 8000598:	601a      	str	r2, [r3, #0]
	if(head == tail) {
 800059a:	4b2b      	ldr	r3, [pc, #172]	; (8000648 <Get_Buffer+0xcc>)
 800059c:	681a      	ldr	r2, [r3, #0]
 800059e:	4b29      	ldr	r3, [pc, #164]	; (8000644 <Get_Buffer+0xc8>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	429a      	cmp	r2, r3
 80005a4:	d101      	bne.n	80005aa <Get_Buffer+0x2e>
		return ret;
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	e046      	b.n	8000638 <Get_Buffer+0xbc>
	}
	if(head < tail){
 80005aa:	4b27      	ldr	r3, [pc, #156]	; (8000648 <Get_Buffer+0xcc>)
 80005ac:	681a      	ldr	r2, [r3, #0]
 80005ae:	4b25      	ldr	r3, [pc, #148]	; (8000644 <Get_Buffer+0xc8>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	429a      	cmp	r2, r3
 80005b4:	da14      	bge.n	80005e0 <Get_Buffer+0x64>
		memcpy(bb, Buf + head, tail - head);
 80005b6:	4b24      	ldr	r3, [pc, #144]	; (8000648 <Get_Buffer+0xcc>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	461a      	mov	r2, r3
 80005bc:	4b23      	ldr	r3, [pc, #140]	; (800064c <Get_Buffer+0xd0>)
 80005be:	18d1      	adds	r1, r2, r3
 80005c0:	4b20      	ldr	r3, [pc, #128]	; (8000644 <Get_Buffer+0xc8>)
 80005c2:	681a      	ldr	r2, [r3, #0]
 80005c4:	4b20      	ldr	r3, [pc, #128]	; (8000648 <Get_Buffer+0xcc>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	1ad3      	subs	r3, r2, r3
 80005ca:	461a      	mov	r2, r3
 80005cc:	6878      	ldr	r0, [r7, #4]
 80005ce:	f003 f91c 	bl	800380a <memcpy>
		ret = tail - head;
 80005d2:	4b1c      	ldr	r3, [pc, #112]	; (8000644 <Get_Buffer+0xc8>)
 80005d4:	681a      	ldr	r2, [r3, #0]
 80005d6:	4b1c      	ldr	r3, [pc, #112]	; (8000648 <Get_Buffer+0xcc>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	1ad3      	subs	r3, r2, r3
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	e021      	b.n	8000624 <Get_Buffer+0xa8>
	} else {
		memcpy(bb, Buf + head, MAX_BUF - head);
 80005e0:	4b19      	ldr	r3, [pc, #100]	; (8000648 <Get_Buffer+0xcc>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	461a      	mov	r2, r3
 80005e6:	4b19      	ldr	r3, [pc, #100]	; (800064c <Get_Buffer+0xd0>)
 80005e8:	18d1      	adds	r1, r2, r3
 80005ea:	4b17      	ldr	r3, [pc, #92]	; (8000648 <Get_Buffer+0xcc>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 80005f2:	461a      	mov	r2, r3
 80005f4:	6878      	ldr	r0, [r7, #4]
 80005f6:	f003 f908 	bl	800380a <memcpy>
		memcpy(bb + (MAX_BUF - head), Buf, tail);
 80005fa:	4b13      	ldr	r3, [pc, #76]	; (8000648 <Get_Buffer+0xcc>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8000602:	461a      	mov	r2, r3
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	4413      	add	r3, r2
 8000608:	4a0e      	ldr	r2, [pc, #56]	; (8000644 <Get_Buffer+0xc8>)
 800060a:	6812      	ldr	r2, [r2, #0]
 800060c:	490f      	ldr	r1, [pc, #60]	; (800064c <Get_Buffer+0xd0>)
 800060e:	4618      	mov	r0, r3
 8000610:	f003 f8fb 	bl	800380a <memcpy>
		ret = MAX_BUF - head + tail;
 8000614:	4b0c      	ldr	r3, [pc, #48]	; (8000648 <Get_Buffer+0xcc>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	f1c3 0264 	rsb	r2, r3, #100	; 0x64
 800061c:	4b09      	ldr	r3, [pc, #36]	; (8000644 <Get_Buffer+0xc8>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4413      	add	r3, r2
 8000622:	60fb      	str	r3, [r7, #12]
	}
	head = tail;
 8000624:	4b07      	ldr	r3, [pc, #28]	; (8000644 <Get_Buffer+0xc8>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a07      	ldr	r2, [pc, #28]	; (8000648 <Get_Buffer+0xcc>)
 800062a:	6013      	str	r3, [r2, #0]
	*(bb + ret) = 0;
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	687a      	ldr	r2, [r7, #4]
 8000630:	4413      	add	r3, r2
 8000632:	2200      	movs	r2, #0
 8000634:	701a      	strb	r2, [r3, #0]
	return ret;
 8000636:	68fb      	ldr	r3, [r7, #12]
}
 8000638:	4618      	mov	r0, r3
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000084 	.word	0x20000084
 8000644:	20000194 	.word	0x20000194
 8000648:	20000190 	.word	0x20000190
 800064c:	2000012c 	.word	0x2000012c

08000650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b09a      	sub	sp, #104	; 0x68
 8000654:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000656:	f000 fb8f 	bl	8000d78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800065a:	f000 f827 	bl	80006ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065e:	f000 f8d9 	bl	8000814 <MX_GPIO_Init>
  MX_DMA_Init();
 8000662:	f000 f8b7 	bl	80007d4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000666:	f000 f88b 	bl	8000780 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  ProgramStart("UART - DMA");
 800066a:	480c      	ldr	r0, [pc, #48]	; (800069c <main+0x4c>)
 800066c:	f000 f98e 	bl	800098c <ProgramStart>
  HAL_UART_Receive_DMA(&huart2, Buf, MAX_BUF);
 8000670:	2264      	movs	r2, #100	; 0x64
 8000672:	490b      	ldr	r1, [pc, #44]	; (80006a0 <main+0x50>)
 8000674:	480b      	ldr	r0, [pc, #44]	; (80006a4 <main+0x54>)
 8000676:	f002 f857 	bl	8002728 <HAL_UART_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char bb[MAX_BUF];
  while (1)
  {
	  if(Get_Buffer(bb)) {
 800067a:	1d3b      	adds	r3, r7, #4
 800067c:	4618      	mov	r0, r3
 800067e:	f7ff ff7d 	bl	800057c <Get_Buffer>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d004      	beq.n	8000692 <main+0x42>
		  printf("Buf : %s\r\n", bb);
 8000688:	1d3b      	adds	r3, r7, #4
 800068a:	4619      	mov	r1, r3
 800068c:	4806      	ldr	r0, [pc, #24]	; (80006a8 <main+0x58>)
 800068e:	f002 fe4d 	bl	800332c <iprintf>
	  }
	  HAL_Delay(1000);
 8000692:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000696:	f000 fbe1 	bl	8000e5c <HAL_Delay>
	  if(Get_Buffer(bb)) {
 800069a:	e7ee      	b.n	800067a <main+0x2a>
 800069c:	0800426c 	.word	0x0800426c
 80006a0:	2000012c 	.word	0x2000012c
 80006a4:	20000084 	.word	0x20000084
 80006a8:	08004278 	.word	0x08004278

080006ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b094      	sub	sp, #80	; 0x50
 80006b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b2:	f107 0320 	add.w	r3, r7, #32
 80006b6:	2230      	movs	r2, #48	; 0x30
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f003 f82a 	bl	8003714 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c0:	f107 030c 	add.w	r3, r7, #12
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
 80006c8:	605a      	str	r2, [r3, #4]
 80006ca:	609a      	str	r2, [r3, #8]
 80006cc:	60da      	str	r2, [r3, #12]
 80006ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d0:	2300      	movs	r3, #0
 80006d2:	60bb      	str	r3, [r7, #8]
 80006d4:	4b28      	ldr	r3, [pc, #160]	; (8000778 <SystemClock_Config+0xcc>)
 80006d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d8:	4a27      	ldr	r2, [pc, #156]	; (8000778 <SystemClock_Config+0xcc>)
 80006da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006de:	6413      	str	r3, [r2, #64]	; 0x40
 80006e0:	4b25      	ldr	r3, [pc, #148]	; (8000778 <SystemClock_Config+0xcc>)
 80006e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006e8:	60bb      	str	r3, [r7, #8]
 80006ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006ec:	2300      	movs	r3, #0
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	4b22      	ldr	r3, [pc, #136]	; (800077c <SystemClock_Config+0xd0>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a21      	ldr	r2, [pc, #132]	; (800077c <SystemClock_Config+0xd0>)
 80006f6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006fa:	6013      	str	r3, [r2, #0]
 80006fc:	4b1f      	ldr	r3, [pc, #124]	; (800077c <SystemClock_Config+0xd0>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000704:	607b      	str	r3, [r7, #4]
 8000706:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000708:	2302      	movs	r3, #2
 800070a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800070c:	2301      	movs	r3, #1
 800070e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000710:	2310      	movs	r3, #16
 8000712:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000714:	2302      	movs	r3, #2
 8000716:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000718:	2300      	movs	r3, #0
 800071a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800071c:	2310      	movs	r3, #16
 800071e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000720:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000724:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000726:	2304      	movs	r3, #4
 8000728:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800072a:	2304      	movs	r3, #4
 800072c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072e:	f107 0320 	add.w	r3, r7, #32
 8000732:	4618      	mov	r0, r3
 8000734:	f001 f9ee 	bl	8001b14 <HAL_RCC_OscConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800073e:	f000 f8d7 	bl	80008f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000742:	230f      	movs	r3, #15
 8000744:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000746:	2302      	movs	r3, #2
 8000748:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074a:	2300      	movs	r3, #0
 800074c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800074e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000752:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000754:	2300      	movs	r3, #0
 8000756:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000758:	f107 030c 	add.w	r3, r7, #12
 800075c:	2102      	movs	r1, #2
 800075e:	4618      	mov	r0, r3
 8000760:	f001 fc50 	bl	8002004 <HAL_RCC_ClockConfig>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800076a:	f000 f8c1 	bl	80008f0 <Error_Handler>
  }
}
 800076e:	bf00      	nop
 8000770:	3750      	adds	r7, #80	; 0x50
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	40023800 	.word	0x40023800
 800077c:	40007000 	.word	0x40007000

08000780 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000784:	4b11      	ldr	r3, [pc, #68]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 8000786:	4a12      	ldr	r2, [pc, #72]	; (80007d0 <MX_USART2_UART_Init+0x50>)
 8000788:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800078a:	4b10      	ldr	r3, [pc, #64]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 800078c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000790:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000792:	4b0e      	ldr	r3, [pc, #56]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000798:	4b0c      	ldr	r3, [pc, #48]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 800079a:	2200      	movs	r2, #0
 800079c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800079e:	4b0b      	ldr	r3, [pc, #44]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007a4:	4b09      	ldr	r3, [pc, #36]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 80007a6:	220c      	movs	r2, #12
 80007a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007aa:	4b08      	ldr	r3, [pc, #32]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007b0:	4b06      	ldr	r3, [pc, #24]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007b6:	4805      	ldr	r0, [pc, #20]	; (80007cc <MX_USART2_UART_Init+0x4c>)
 80007b8:	f001 fe44 	bl	8002444 <HAL_UART_Init>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007c2:	f000 f895 	bl	80008f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	20000084 	.word	0x20000084
 80007d0:	40004400 	.word	0x40004400

080007d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <MX_DMA_Init+0x3c>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	4a0b      	ldr	r2, [pc, #44]	; (8000810 <MX_DMA_Init+0x3c>)
 80007e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80007e8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ea:	4b09      	ldr	r3, [pc, #36]	; (8000810 <MX_DMA_Init+0x3c>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80007f6:	2200      	movs	r2, #0
 80007f8:	2100      	movs	r1, #0
 80007fa:	2010      	movs	r0, #16
 80007fc:	f000 fc2d 	bl	800105a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000800:	2010      	movs	r0, #16
 8000802:	f000 fc46 	bl	8001092 <HAL_NVIC_EnableIRQ>

}
 8000806:	bf00      	nop
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40023800 	.word	0x40023800

08000814 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b08a      	sub	sp, #40	; 0x28
 8000818:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081a:	f107 0314 	add.w	r3, r7, #20
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	605a      	str	r2, [r3, #4]
 8000824:	609a      	str	r2, [r3, #8]
 8000826:	60da      	str	r2, [r3, #12]
 8000828:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	613b      	str	r3, [r7, #16]
 800082e:	4b2d      	ldr	r3, [pc, #180]	; (80008e4 <MX_GPIO_Init+0xd0>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	4a2c      	ldr	r2, [pc, #176]	; (80008e4 <MX_GPIO_Init+0xd0>)
 8000834:	f043 0304 	orr.w	r3, r3, #4
 8000838:	6313      	str	r3, [r2, #48]	; 0x30
 800083a:	4b2a      	ldr	r3, [pc, #168]	; (80008e4 <MX_GPIO_Init+0xd0>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	f003 0304 	and.w	r3, r3, #4
 8000842:	613b      	str	r3, [r7, #16]
 8000844:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	60fb      	str	r3, [r7, #12]
 800084a:	4b26      	ldr	r3, [pc, #152]	; (80008e4 <MX_GPIO_Init+0xd0>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	4a25      	ldr	r2, [pc, #148]	; (80008e4 <MX_GPIO_Init+0xd0>)
 8000850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000854:	6313      	str	r3, [r2, #48]	; 0x30
 8000856:	4b23      	ldr	r3, [pc, #140]	; (80008e4 <MX_GPIO_Init+0xd0>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800085e:	60fb      	str	r3, [r7, #12]
 8000860:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	60bb      	str	r3, [r7, #8]
 8000866:	4b1f      	ldr	r3, [pc, #124]	; (80008e4 <MX_GPIO_Init+0xd0>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	4a1e      	ldr	r2, [pc, #120]	; (80008e4 <MX_GPIO_Init+0xd0>)
 800086c:	f043 0301 	orr.w	r3, r3, #1
 8000870:	6313      	str	r3, [r2, #48]	; 0x30
 8000872:	4b1c      	ldr	r3, [pc, #112]	; (80008e4 <MX_GPIO_Init+0xd0>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	f003 0301 	and.w	r3, r3, #1
 800087a:	60bb      	str	r3, [r7, #8]
 800087c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	607b      	str	r3, [r7, #4]
 8000882:	4b18      	ldr	r3, [pc, #96]	; (80008e4 <MX_GPIO_Init+0xd0>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	4a17      	ldr	r2, [pc, #92]	; (80008e4 <MX_GPIO_Init+0xd0>)
 8000888:	f043 0302 	orr.w	r3, r3, #2
 800088c:	6313      	str	r3, [r2, #48]	; 0x30
 800088e:	4b15      	ldr	r3, [pc, #84]	; (80008e4 <MX_GPIO_Init+0xd0>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	f003 0302 	and.w	r3, r3, #2
 8000896:	607b      	str	r3, [r7, #4]
 8000898:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800089a:	2200      	movs	r2, #0
 800089c:	2120      	movs	r1, #32
 800089e:	4812      	ldr	r0, [pc, #72]	; (80008e8 <MX_GPIO_Init+0xd4>)
 80008a0:	f001 f91e 	bl	8001ae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008aa:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80008ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008b4:	f107 0314 	add.w	r3, r7, #20
 80008b8:	4619      	mov	r1, r3
 80008ba:	480c      	ldr	r0, [pc, #48]	; (80008ec <MX_GPIO_Init+0xd8>)
 80008bc:	f000 ff74 	bl	80017a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008c0:	2320      	movs	r3, #32
 80008c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c4:	2301      	movs	r3, #1
 80008c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008cc:	2300      	movs	r3, #0
 80008ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008d0:	f107 0314 	add.w	r3, r7, #20
 80008d4:	4619      	mov	r1, r3
 80008d6:	4804      	ldr	r0, [pc, #16]	; (80008e8 <MX_GPIO_Init+0xd4>)
 80008d8:	f000 ff66 	bl	80017a8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008dc:	bf00      	nop
 80008de:	3728      	adds	r7, #40	; 0x28
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	40023800 	.word	0x40023800
 80008e8:	40020000 	.word	0x40020000
 80008ec:	40020800 	.word	0x40020800

080008f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f4:	b672      	cpsid	i
}
 80008f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008f8:	e7fe      	b.n	80008f8 <Error_Handler+0x8>
	...

080008fc <__io_getchar>:
#include "main.h"
#include <stdio.h>
//#include "C:\Users\user\STM32Cube\Repository\STM32Cube_FW_F4_V1.28.1\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2c.h" //If you want to use it universally, You have to include "Absolute Path"
extern UART_HandleTypeDef huart2;

int __io_getchar(void) {
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
	int ch;
	while(HAL_UART_Receive(&huart2, &ch, 1, 10) != HAL_OK);
 8000902:	bf00      	nop
 8000904:	1d39      	adds	r1, r7, #4
 8000906:	230a      	movs	r3, #10
 8000908:	2201      	movs	r2, #1
 800090a:	480d      	ldr	r0, [pc, #52]	; (8000940 <__io_getchar+0x44>)
 800090c:	f001 fe75 	bl	80025fa <HAL_UART_Receive>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d1f6      	bne.n	8000904 <__io_getchar+0x8>
	HAL_UART_Transmit(&huart2, &ch, 1, 10);
 8000916:	1d39      	adds	r1, r7, #4
 8000918:	230a      	movs	r3, #10
 800091a:	2201      	movs	r2, #1
 800091c:	4808      	ldr	r0, [pc, #32]	; (8000940 <__io_getchar+0x44>)
 800091e:	f001 fde1 	bl	80024e4 <HAL_UART_Transmit>
	if((ch & 0x000000ff) == '\r'){
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	b2db      	uxtb	r3, r3
 8000926:	2b0d      	cmp	r3, #13
 8000928:	d105      	bne.n	8000936 <__io_getchar+0x3a>
		HAL_UART_Transmit(&huart2, "\n", 1, 10);
 800092a:	230a      	movs	r3, #10
 800092c:	2201      	movs	r2, #1
 800092e:	4905      	ldr	r1, [pc, #20]	; (8000944 <__io_getchar+0x48>)
 8000930:	4803      	ldr	r0, [pc, #12]	; (8000940 <__io_getchar+0x44>)
 8000932:	f001 fdd7 	bl	80024e4 <HAL_UART_Transmit>
	}
	return ch;
 8000936:	687b      	ldr	r3, [r7, #4]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3708      	adds	r7, #8
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	20000084 	.word	0x20000084
 8000944:	08004284 	.word	0x08004284

08000948 <__io_putchar>:
int __io_putchar(int ch) {
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &ch, 1, 10); // size(byte), timeout(ms)
 8000950:	1d39      	adds	r1, r7, #4
 8000952:	230a      	movs	r3, #10
 8000954:	2201      	movs	r2, #1
 8000956:	4804      	ldr	r0, [pc, #16]	; (8000968 <__io_putchar+0x20>)
 8000958:	f001 fdc4 	bl	80024e4 <HAL_UART_Transmit>
	return ch;
 800095c:	687b      	ldr	r3, [r7, #4]
}
 800095e:	4618      	mov	r0, r3
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000084 	.word	0x20000084

0800096c <StandBy>:

void StandBy() {
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
	while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)) {}
 8000970:	bf00      	nop
 8000972:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000976:	4804      	ldr	r0, [pc, #16]	; (8000988 <StandBy+0x1c>)
 8000978:	f001 f89a 	bl	8001ab0 <HAL_GPIO_ReadPin>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d1f7      	bne.n	8000972 <StandBy+0x6>
}
 8000982:	bf00      	nop
 8000984:	bf00      	nop
 8000986:	bd80      	pop	{r7, pc}
 8000988:	40020800 	.word	0x40020800

0800098c <ProgramStart>:

void ProgramStart(char* str) {
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
	//printf("\033[2J\033[0;0H");
	cls();
 8000994:	f000 f820 	bl	80009d8 <cls>
	Cursor(0, 0);
 8000998:	2100      	movs	r1, #0
 800099a:	2000      	movs	r0, #0
 800099c:	f000 f826 	bl	80009ec <Cursor>
	printf("Program Start - %s\r\n", str);
 80009a0:	6879      	ldr	r1, [r7, #4]
 80009a2:	480a      	ldr	r0, [pc, #40]	; (80009cc <ProgramStart+0x40>)
 80009a4:	f002 fcc2 	bl	800332c <iprintf>
	printf("Press Blue-button(B1) to Start...\r\n");
 80009a8:	4809      	ldr	r0, [pc, #36]	; (80009d0 <ProgramStart+0x44>)
 80009aa:	f002 fd25 	bl	80033f8 <puts>
	StandBy();
 80009ae:	f7ff ffdd 	bl	800096c <StandBy>
	setvbuf(stdin, NULL, _IONBF, 0);
 80009b2:	4b08      	ldr	r3, [pc, #32]	; (80009d4 <ProgramStart+0x48>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	6858      	ldr	r0, [r3, #4]
 80009b8:	2300      	movs	r3, #0
 80009ba:	2202      	movs	r2, #2
 80009bc:	2100      	movs	r1, #0
 80009be:	f002 fd23 	bl	8003408 <setvbuf>
}
 80009c2:	bf00      	nop
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	08004288 	.word	0x08004288
 80009d0:	080042a0 	.word	0x080042a0
 80009d4:	20000064 	.word	0x20000064

080009d8 <cls>:

void cls() {
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
	printf("\033[2J");
 80009dc:	4802      	ldr	r0, [pc, #8]	; (80009e8 <cls+0x10>)
 80009de:	f002 fca5 	bl	800332c <iprintf>
}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	080042c4 	.word	0x080042c4

080009ec <Cursor>:

void Cursor(int x, int y) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b088      	sub	sp, #32
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	6039      	str	r1, [r7, #0]
	char buf[20];
	printf("\033[%d;%dH", y, x);
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	6839      	ldr	r1, [r7, #0]
 80009fa:	4803      	ldr	r0, [pc, #12]	; (8000a08 <Cursor+0x1c>)
 80009fc:	f002 fc96 	bl	800332c <iprintf>
	//sprintf(buf, "\033[%d;%dH", y, x);
	//puts(buf);
	//printf("%s", buf);
}
 8000a00:	bf00      	nop
 8000a02:	3720      	adds	r7, #32
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	080042cc 	.word	0x080042cc

08000a0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	607b      	str	r3, [r7, #4]
 8000a16:	4b10      	ldr	r3, [pc, #64]	; (8000a58 <HAL_MspInit+0x4c>)
 8000a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a1a:	4a0f      	ldr	r2, [pc, #60]	; (8000a58 <HAL_MspInit+0x4c>)
 8000a1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a20:	6453      	str	r3, [r2, #68]	; 0x44
 8000a22:	4b0d      	ldr	r3, [pc, #52]	; (8000a58 <HAL_MspInit+0x4c>)
 8000a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a2a:	607b      	str	r3, [r7, #4]
 8000a2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	603b      	str	r3, [r7, #0]
 8000a32:	4b09      	ldr	r3, [pc, #36]	; (8000a58 <HAL_MspInit+0x4c>)
 8000a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a36:	4a08      	ldr	r2, [pc, #32]	; (8000a58 <HAL_MspInit+0x4c>)
 8000a38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a3c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a3e:	4b06      	ldr	r3, [pc, #24]	; (8000a58 <HAL_MspInit+0x4c>)
 8000a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a46:	603b      	str	r3, [r7, #0]
 8000a48:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a4a:	2007      	movs	r0, #7
 8000a4c:	f000 fafa 	bl	8001044 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a50:	bf00      	nop
 8000a52:	3708      	adds	r7, #8
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	40023800 	.word	0x40023800

08000a5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b08a      	sub	sp, #40	; 0x28
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a64:	f107 0314 	add.w	r3, r7, #20
 8000a68:	2200      	movs	r2, #0
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	605a      	str	r2, [r3, #4]
 8000a6e:	609a      	str	r2, [r3, #8]
 8000a70:	60da      	str	r2, [r3, #12]
 8000a72:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a30      	ldr	r2, [pc, #192]	; (8000b3c <HAL_UART_MspInit+0xe0>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d15a      	bne.n	8000b34 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	613b      	str	r3, [r7, #16]
 8000a82:	4b2f      	ldr	r3, [pc, #188]	; (8000b40 <HAL_UART_MspInit+0xe4>)
 8000a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a86:	4a2e      	ldr	r2, [pc, #184]	; (8000b40 <HAL_UART_MspInit+0xe4>)
 8000a88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a8c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a8e:	4b2c      	ldr	r3, [pc, #176]	; (8000b40 <HAL_UART_MspInit+0xe4>)
 8000a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a96:	613b      	str	r3, [r7, #16]
 8000a98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	60fb      	str	r3, [r7, #12]
 8000a9e:	4b28      	ldr	r3, [pc, #160]	; (8000b40 <HAL_UART_MspInit+0xe4>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	4a27      	ldr	r2, [pc, #156]	; (8000b40 <HAL_UART_MspInit+0xe4>)
 8000aa4:	f043 0301 	orr.w	r3, r3, #1
 8000aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aaa:	4b25      	ldr	r3, [pc, #148]	; (8000b40 <HAL_UART_MspInit+0xe4>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	f003 0301 	and.w	r3, r3, #1
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ab6:	230c      	movs	r3, #12
 8000ab8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aba:	2302      	movs	r3, #2
 8000abc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ac2:	2303      	movs	r3, #3
 8000ac4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ac6:	2307      	movs	r3, #7
 8000ac8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aca:	f107 0314 	add.w	r3, r7, #20
 8000ace:	4619      	mov	r1, r3
 8000ad0:	481c      	ldr	r0, [pc, #112]	; (8000b44 <HAL_UART_MspInit+0xe8>)
 8000ad2:	f000 fe69 	bl	80017a8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8000ad6:	4b1c      	ldr	r3, [pc, #112]	; (8000b48 <HAL_UART_MspInit+0xec>)
 8000ad8:	4a1c      	ldr	r2, [pc, #112]	; (8000b4c <HAL_UART_MspInit+0xf0>)
 8000ada:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8000adc:	4b1a      	ldr	r3, [pc, #104]	; (8000b48 <HAL_UART_MspInit+0xec>)
 8000ade:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ae2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ae4:	4b18      	ldr	r3, [pc, #96]	; (8000b48 <HAL_UART_MspInit+0xec>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000aea:	4b17      	ldr	r3, [pc, #92]	; (8000b48 <HAL_UART_MspInit+0xec>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000af0:	4b15      	ldr	r3, [pc, #84]	; (8000b48 <HAL_UART_MspInit+0xec>)
 8000af2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000af6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000af8:	4b13      	ldr	r3, [pc, #76]	; (8000b48 <HAL_UART_MspInit+0xec>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000afe:	4b12      	ldr	r3, [pc, #72]	; (8000b48 <HAL_UART_MspInit+0xec>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000b04:	4b10      	ldr	r3, [pc, #64]	; (8000b48 <HAL_UART_MspInit+0xec>)
 8000b06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b0a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b0c:	4b0e      	ldr	r3, [pc, #56]	; (8000b48 <HAL_UART_MspInit+0xec>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b12:	4b0d      	ldr	r3, [pc, #52]	; (8000b48 <HAL_UART_MspInit+0xec>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000b18:	480b      	ldr	r0, [pc, #44]	; (8000b48 <HAL_UART_MspInit+0xec>)
 8000b1a:	f000 fad5 	bl	80010c8 <HAL_DMA_Init>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8000b24:	f7ff fee4 	bl	80008f0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	4a07      	ldr	r2, [pc, #28]	; (8000b48 <HAL_UART_MspInit+0xec>)
 8000b2c:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b2e:	4a06      	ldr	r2, [pc, #24]	; (8000b48 <HAL_UART_MspInit+0xec>)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b34:	bf00      	nop
 8000b36:	3728      	adds	r7, #40	; 0x28
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40004400 	.word	0x40004400
 8000b40:	40023800 	.word	0x40023800
 8000b44:	40020000 	.word	0x40020000
 8000b48:	200000cc 	.word	0x200000cc
 8000b4c:	40026088 	.word	0x40026088

08000b50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b54:	e7fe      	b.n	8000b54 <NMI_Handler+0x4>

08000b56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b5a:	e7fe      	b.n	8000b5a <HardFault_Handler+0x4>

08000b5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b60:	e7fe      	b.n	8000b60 <MemManage_Handler+0x4>

08000b62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b62:	b480      	push	{r7}
 8000b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b66:	e7fe      	b.n	8000b66 <BusFault_Handler+0x4>

08000b68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b6c:	e7fe      	b.n	8000b6c <UsageFault_Handler+0x4>

08000b6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b72:	bf00      	nop
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr

08000b7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b9c:	f000 f93e 	bl	8000e1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ba0:	bf00      	nop
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000ba8:	4802      	ldr	r0, [pc, #8]	; (8000bb4 <DMA1_Stream5_IRQHandler+0x10>)
 8000baa:	f000 fb93 	bl	80012d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	200000cc 	.word	0x200000cc

08000bb8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b086      	sub	sp, #24
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	60f8      	str	r0, [r7, #12]
 8000bc0:	60b9      	str	r1, [r7, #8]
 8000bc2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	617b      	str	r3, [r7, #20]
 8000bc8:	e00a      	b.n	8000be0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bca:	f7ff fe97 	bl	80008fc <__io_getchar>
 8000bce:	4601      	mov	r1, r0
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	1c5a      	adds	r2, r3, #1
 8000bd4:	60ba      	str	r2, [r7, #8]
 8000bd6:	b2ca      	uxtb	r2, r1
 8000bd8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	617b      	str	r3, [r7, #20]
 8000be0:	697a      	ldr	r2, [r7, #20]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	429a      	cmp	r2, r3
 8000be6:	dbf0      	blt.n	8000bca <_read+0x12>
  }

  return len;
 8000be8:	687b      	ldr	r3, [r7, #4]
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	3718      	adds	r7, #24
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}

08000bf2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b086      	sub	sp, #24
 8000bf6:	af00      	add	r7, sp, #0
 8000bf8:	60f8      	str	r0, [r7, #12]
 8000bfa:	60b9      	str	r1, [r7, #8]
 8000bfc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bfe:	2300      	movs	r3, #0
 8000c00:	617b      	str	r3, [r7, #20]
 8000c02:	e009      	b.n	8000c18 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	1c5a      	adds	r2, r3, #1
 8000c08:	60ba      	str	r2, [r7, #8]
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f7ff fe9b 	bl	8000948 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	3301      	adds	r3, #1
 8000c16:	617b      	str	r3, [r7, #20]
 8000c18:	697a      	ldr	r2, [r7, #20]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	dbf1      	blt.n	8000c04 <_write+0x12>
  }
  return len;
 8000c20:	687b      	ldr	r3, [r7, #4]
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3718      	adds	r7, #24
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <_close>:

int _close(int file)
{
 8000c2a:	b480      	push	{r7}
 8000c2c:	b083      	sub	sp, #12
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	370c      	adds	r7, #12
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr

08000c42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c42:	b480      	push	{r7}
 8000c44:	b083      	sub	sp, #12
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	6078      	str	r0, [r7, #4]
 8000c4a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c52:	605a      	str	r2, [r3, #4]
  return 0;
 8000c54:	2300      	movs	r3, #0
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	370c      	adds	r7, #12
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr

08000c62 <_isatty>:

int _isatty(int file)
{
 8000c62:	b480      	push	{r7}
 8000c64:	b083      	sub	sp, #12
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c6a:	2301      	movs	r3, #1
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr

08000c78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b085      	sub	sp, #20
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	60f8      	str	r0, [r7, #12]
 8000c80:	60b9      	str	r1, [r7, #8]
 8000c82:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3714      	adds	r7, #20
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
	...

08000c94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b086      	sub	sp, #24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c9c:	4a14      	ldr	r2, [pc, #80]	; (8000cf0 <_sbrk+0x5c>)
 8000c9e:	4b15      	ldr	r3, [pc, #84]	; (8000cf4 <_sbrk+0x60>)
 8000ca0:	1ad3      	subs	r3, r2, r3
 8000ca2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ca8:	4b13      	ldr	r3, [pc, #76]	; (8000cf8 <_sbrk+0x64>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d102      	bne.n	8000cb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cb0:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <_sbrk+0x64>)
 8000cb2:	4a12      	ldr	r2, [pc, #72]	; (8000cfc <_sbrk+0x68>)
 8000cb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cb6:	4b10      	ldr	r3, [pc, #64]	; (8000cf8 <_sbrk+0x64>)
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4413      	add	r3, r2
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	d207      	bcs.n	8000cd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cc4:	f002 fd74 	bl	80037b0 <__errno>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	220c      	movs	r2, #12
 8000ccc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cce:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd2:	e009      	b.n	8000ce8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cd4:	4b08      	ldr	r3, [pc, #32]	; (8000cf8 <_sbrk+0x64>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cda:	4b07      	ldr	r3, [pc, #28]	; (8000cf8 <_sbrk+0x64>)
 8000cdc:	681a      	ldr	r2, [r3, #0]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4413      	add	r3, r2
 8000ce2:	4a05      	ldr	r2, [pc, #20]	; (8000cf8 <_sbrk+0x64>)
 8000ce4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ce6:	68fb      	ldr	r3, [r7, #12]
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	3718      	adds	r7, #24
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	20020000 	.word	0x20020000
 8000cf4:	00000400 	.word	0x00000400
 8000cf8:	20000198 	.word	0x20000198
 8000cfc:	200002f0 	.word	0x200002f0

08000d00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d04:	4b06      	ldr	r3, [pc, #24]	; (8000d20 <SystemInit+0x20>)
 8000d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d0a:	4a05      	ldr	r2, [pc, #20]	; (8000d20 <SystemInit+0x20>)
 8000d0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d14:	bf00      	nop
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	e000ed00 	.word	0xe000ed00

08000d24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d5c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d28:	f7ff ffea 	bl	8000d00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d2c:	480c      	ldr	r0, [pc, #48]	; (8000d60 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d2e:	490d      	ldr	r1, [pc, #52]	; (8000d64 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d30:	4a0d      	ldr	r2, [pc, #52]	; (8000d68 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d34:	e002      	b.n	8000d3c <LoopCopyDataInit>

08000d36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d3a:	3304      	adds	r3, #4

08000d3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d40:	d3f9      	bcc.n	8000d36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d42:	4a0a      	ldr	r2, [pc, #40]	; (8000d6c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d44:	4c0a      	ldr	r4, [pc, #40]	; (8000d70 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d48:	e001      	b.n	8000d4e <LoopFillZerobss>

08000d4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d4c:	3204      	adds	r2, #4

08000d4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d50:	d3fb      	bcc.n	8000d4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d52:	f002 fd33 	bl	80037bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d56:	f7ff fc7b 	bl	8000650 <main>
  bx  lr    
 8000d5a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d5c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d64:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d68:	0800433c 	.word	0x0800433c
  ldr r2, =_sbss
 8000d6c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d70:	200002ec 	.word	0x200002ec

08000d74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d74:	e7fe      	b.n	8000d74 <ADC_IRQHandler>
	...

08000d78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d7c:	4b0e      	ldr	r3, [pc, #56]	; (8000db8 <HAL_Init+0x40>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a0d      	ldr	r2, [pc, #52]	; (8000db8 <HAL_Init+0x40>)
 8000d82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d88:	4b0b      	ldr	r3, [pc, #44]	; (8000db8 <HAL_Init+0x40>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a0a      	ldr	r2, [pc, #40]	; (8000db8 <HAL_Init+0x40>)
 8000d8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d94:	4b08      	ldr	r3, [pc, #32]	; (8000db8 <HAL_Init+0x40>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a07      	ldr	r2, [pc, #28]	; (8000db8 <HAL_Init+0x40>)
 8000d9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000da0:	2003      	movs	r0, #3
 8000da2:	f000 f94f 	bl	8001044 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000da6:	2000      	movs	r0, #0
 8000da8:	f000 f808 	bl	8000dbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dac:	f7ff fe2e 	bl	8000a0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40023c00 	.word	0x40023c00

08000dbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dc4:	4b12      	ldr	r3, [pc, #72]	; (8000e10 <HAL_InitTick+0x54>)
 8000dc6:	681a      	ldr	r2, [r3, #0]
 8000dc8:	4b12      	ldr	r3, [pc, #72]	; (8000e14 <HAL_InitTick+0x58>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	4619      	mov	r1, r3
 8000dce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f000 f967 	bl	80010ae <HAL_SYSTICK_Config>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000de6:	2301      	movs	r3, #1
 8000de8:	e00e      	b.n	8000e08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2b0f      	cmp	r3, #15
 8000dee:	d80a      	bhi.n	8000e06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000df0:	2200      	movs	r2, #0
 8000df2:	6879      	ldr	r1, [r7, #4]
 8000df4:	f04f 30ff 	mov.w	r0, #4294967295
 8000df8:	f000 f92f 	bl	800105a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dfc:	4a06      	ldr	r2, [pc, #24]	; (8000e18 <HAL_InitTick+0x5c>)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e02:	2300      	movs	r3, #0
 8000e04:	e000      	b.n	8000e08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e06:	2301      	movs	r3, #1
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	3708      	adds	r7, #8
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	20000000 	.word	0x20000000
 8000e14:	20000008 	.word	0x20000008
 8000e18:	20000004 	.word	0x20000004

08000e1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e20:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <HAL_IncTick+0x20>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	461a      	mov	r2, r3
 8000e26:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <HAL_IncTick+0x24>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	4a04      	ldr	r2, [pc, #16]	; (8000e40 <HAL_IncTick+0x24>)
 8000e2e:	6013      	str	r3, [r2, #0]
}
 8000e30:	bf00      	nop
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	20000008 	.word	0x20000008
 8000e40:	2000019c 	.word	0x2000019c

08000e44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  return uwTick;
 8000e48:	4b03      	ldr	r3, [pc, #12]	; (8000e58 <HAL_GetTick+0x14>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	2000019c 	.word	0x2000019c

08000e5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e64:	f7ff ffee 	bl	8000e44 <HAL_GetTick>
 8000e68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e74:	d005      	beq.n	8000e82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e76:	4b0a      	ldr	r3, [pc, #40]	; (8000ea0 <HAL_Delay+0x44>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	461a      	mov	r2, r3
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	4413      	add	r3, r2
 8000e80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e82:	bf00      	nop
 8000e84:	f7ff ffde 	bl	8000e44 <HAL_GetTick>
 8000e88:	4602      	mov	r2, r0
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	68fa      	ldr	r2, [r7, #12]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d8f7      	bhi.n	8000e84 <HAL_Delay+0x28>
  {
  }
}
 8000e94:	bf00      	nop
 8000e96:	bf00      	nop
 8000e98:	3710      	adds	r7, #16
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	20000008 	.word	0x20000008

08000ea4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	f003 0307 	and.w	r3, r3, #7
 8000eb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eb4:	4b0c      	ldr	r3, [pc, #48]	; (8000ee8 <__NVIC_SetPriorityGrouping+0x44>)
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eba:	68ba      	ldr	r2, [r7, #8]
 8000ebc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ecc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ed0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ed4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ed6:	4a04      	ldr	r2, [pc, #16]	; (8000ee8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	60d3      	str	r3, [r2, #12]
}
 8000edc:	bf00      	nop
 8000ede:	3714      	adds	r7, #20
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr
 8000ee8:	e000ed00 	.word	0xe000ed00

08000eec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ef0:	4b04      	ldr	r3, [pc, #16]	; (8000f04 <__NVIC_GetPriorityGrouping+0x18>)
 8000ef2:	68db      	ldr	r3, [r3, #12]
 8000ef4:	0a1b      	lsrs	r3, r3, #8
 8000ef6:	f003 0307 	and.w	r3, r3, #7
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	e000ed00 	.word	0xe000ed00

08000f08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	db0b      	blt.n	8000f32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	f003 021f 	and.w	r2, r3, #31
 8000f20:	4907      	ldr	r1, [pc, #28]	; (8000f40 <__NVIC_EnableIRQ+0x38>)
 8000f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f26:	095b      	lsrs	r3, r3, #5
 8000f28:	2001      	movs	r0, #1
 8000f2a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f32:	bf00      	nop
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	e000e100 	.word	0xe000e100

08000f44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	6039      	str	r1, [r7, #0]
 8000f4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	db0a      	blt.n	8000f6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	b2da      	uxtb	r2, r3
 8000f5c:	490c      	ldr	r1, [pc, #48]	; (8000f90 <__NVIC_SetPriority+0x4c>)
 8000f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f62:	0112      	lsls	r2, r2, #4
 8000f64:	b2d2      	uxtb	r2, r2
 8000f66:	440b      	add	r3, r1
 8000f68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f6c:	e00a      	b.n	8000f84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	4908      	ldr	r1, [pc, #32]	; (8000f94 <__NVIC_SetPriority+0x50>)
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	f003 030f 	and.w	r3, r3, #15
 8000f7a:	3b04      	subs	r3, #4
 8000f7c:	0112      	lsls	r2, r2, #4
 8000f7e:	b2d2      	uxtb	r2, r2
 8000f80:	440b      	add	r3, r1
 8000f82:	761a      	strb	r2, [r3, #24]
}
 8000f84:	bf00      	nop
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	e000e100 	.word	0xe000e100
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b089      	sub	sp, #36	; 0x24
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	60f8      	str	r0, [r7, #12]
 8000fa0:	60b9      	str	r1, [r7, #8]
 8000fa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	f003 0307 	and.w	r3, r3, #7
 8000faa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	f1c3 0307 	rsb	r3, r3, #7
 8000fb2:	2b04      	cmp	r3, #4
 8000fb4:	bf28      	it	cs
 8000fb6:	2304      	movcs	r3, #4
 8000fb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	3304      	adds	r3, #4
 8000fbe:	2b06      	cmp	r3, #6
 8000fc0:	d902      	bls.n	8000fc8 <NVIC_EncodePriority+0x30>
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	3b03      	subs	r3, #3
 8000fc6:	e000      	b.n	8000fca <NVIC_EncodePriority+0x32>
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8000fd0:	69bb      	ldr	r3, [r7, #24]
 8000fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd6:	43da      	mvns	r2, r3
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	401a      	ands	r2, r3
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fe0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8000fea:	43d9      	mvns	r1, r3
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff0:	4313      	orrs	r3, r2
         );
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3724      	adds	r7, #36	; 0x24
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
	...

08001000 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3b01      	subs	r3, #1
 800100c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001010:	d301      	bcc.n	8001016 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001012:	2301      	movs	r3, #1
 8001014:	e00f      	b.n	8001036 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001016:	4a0a      	ldr	r2, [pc, #40]	; (8001040 <SysTick_Config+0x40>)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	3b01      	subs	r3, #1
 800101c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800101e:	210f      	movs	r1, #15
 8001020:	f04f 30ff 	mov.w	r0, #4294967295
 8001024:	f7ff ff8e 	bl	8000f44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001028:	4b05      	ldr	r3, [pc, #20]	; (8001040 <SysTick_Config+0x40>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800102e:	4b04      	ldr	r3, [pc, #16]	; (8001040 <SysTick_Config+0x40>)
 8001030:	2207      	movs	r2, #7
 8001032:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	e000e010 	.word	0xe000e010

08001044 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f7ff ff29 	bl	8000ea4 <__NVIC_SetPriorityGrouping>
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800105a:	b580      	push	{r7, lr}
 800105c:	b086      	sub	sp, #24
 800105e:	af00      	add	r7, sp, #0
 8001060:	4603      	mov	r3, r0
 8001062:	60b9      	str	r1, [r7, #8]
 8001064:	607a      	str	r2, [r7, #4]
 8001066:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001068:	2300      	movs	r3, #0
 800106a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800106c:	f7ff ff3e 	bl	8000eec <__NVIC_GetPriorityGrouping>
 8001070:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001072:	687a      	ldr	r2, [r7, #4]
 8001074:	68b9      	ldr	r1, [r7, #8]
 8001076:	6978      	ldr	r0, [r7, #20]
 8001078:	f7ff ff8e 	bl	8000f98 <NVIC_EncodePriority>
 800107c:	4602      	mov	r2, r0
 800107e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001082:	4611      	mov	r1, r2
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff ff5d 	bl	8000f44 <__NVIC_SetPriority>
}
 800108a:	bf00      	nop
 800108c:	3718      	adds	r7, #24
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	b082      	sub	sp, #8
 8001096:	af00      	add	r7, sp, #0
 8001098:	4603      	mov	r3, r0
 800109a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800109c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff ff31 	bl	8000f08 <__NVIC_EnableIRQ>
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b082      	sub	sp, #8
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f7ff ffa2 	bl	8001000 <SysTick_Config>
 80010bc:	4603      	mov	r3, r0
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80010d0:	2300      	movs	r3, #0
 80010d2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80010d4:	f7ff feb6 	bl	8000e44 <HAL_GetTick>
 80010d8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d101      	bne.n	80010e4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80010e0:	2301      	movs	r3, #1
 80010e2:	e099      	b.n	8001218 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2202      	movs	r2, #2
 80010e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2200      	movs	r2, #0
 80010f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f022 0201 	bic.w	r2, r2, #1
 8001102:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001104:	e00f      	b.n	8001126 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001106:	f7ff fe9d 	bl	8000e44 <HAL_GetTick>
 800110a:	4602      	mov	r2, r0
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	2b05      	cmp	r3, #5
 8001112:	d908      	bls.n	8001126 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2220      	movs	r2, #32
 8001118:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2203      	movs	r2, #3
 800111e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001122:	2303      	movs	r3, #3
 8001124:	e078      	b.n	8001218 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f003 0301 	and.w	r3, r3, #1
 8001130:	2b00      	cmp	r3, #0
 8001132:	d1e8      	bne.n	8001106 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800113c:	697a      	ldr	r2, [r7, #20]
 800113e:	4b38      	ldr	r3, [pc, #224]	; (8001220 <HAL_DMA_Init+0x158>)
 8001140:	4013      	ands	r3, r2
 8001142:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	685a      	ldr	r2, [r3, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001152:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	691b      	ldr	r3, [r3, #16]
 8001158:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800115e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	699b      	ldr	r3, [r3, #24]
 8001164:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800116a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6a1b      	ldr	r3, [r3, #32]
 8001170:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001172:	697a      	ldr	r2, [r7, #20]
 8001174:	4313      	orrs	r3, r2
 8001176:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117c:	2b04      	cmp	r3, #4
 800117e:	d107      	bne.n	8001190 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001188:	4313      	orrs	r3, r2
 800118a:	697a      	ldr	r2, [r7, #20]
 800118c:	4313      	orrs	r3, r2
 800118e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	697a      	ldr	r2, [r7, #20]
 8001196:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	f023 0307 	bic.w	r3, r3, #7
 80011a6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ac:	697a      	ldr	r2, [r7, #20]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b6:	2b04      	cmp	r3, #4
 80011b8:	d117      	bne.n	80011ea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011be:	697a      	ldr	r2, [r7, #20]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d00e      	beq.n	80011ea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f000 fa6f 	bl	80016b0 <DMA_CheckFifoParam>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d008      	beq.n	80011ea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2240      	movs	r2, #64	; 0x40
 80011dc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2201      	movs	r2, #1
 80011e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80011e6:	2301      	movs	r3, #1
 80011e8:	e016      	b.n	8001218 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	697a      	ldr	r2, [r7, #20]
 80011f0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f000 fa26 	bl	8001644 <DMA_CalcBaseAndBitshift>
 80011f8:	4603      	mov	r3, r0
 80011fa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001200:	223f      	movs	r2, #63	; 0x3f
 8001202:	409a      	lsls	r2, r3
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2200      	movs	r2, #0
 800120c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2201      	movs	r2, #1
 8001212:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001216:	2300      	movs	r3, #0
}
 8001218:	4618      	mov	r0, r3
 800121a:	3718      	adds	r7, #24
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	f010803f 	.word	0xf010803f

08001224 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
 8001230:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001232:	2300      	movs	r3, #0
 8001234:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800123a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001242:	2b01      	cmp	r3, #1
 8001244:	d101      	bne.n	800124a <HAL_DMA_Start_IT+0x26>
 8001246:	2302      	movs	r3, #2
 8001248:	e040      	b.n	80012cc <HAL_DMA_Start_IT+0xa8>
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	2201      	movs	r2, #1
 800124e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001258:	b2db      	uxtb	r3, r3
 800125a:	2b01      	cmp	r3, #1
 800125c:	d12f      	bne.n	80012be <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	2202      	movs	r2, #2
 8001262:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	2200      	movs	r2, #0
 800126a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	687a      	ldr	r2, [r7, #4]
 8001270:	68b9      	ldr	r1, [r7, #8]
 8001272:	68f8      	ldr	r0, [r7, #12]
 8001274:	f000 f9b8 	bl	80015e8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800127c:	223f      	movs	r2, #63	; 0x3f
 800127e:	409a      	lsls	r2, r3
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f042 0216 	orr.w	r2, r2, #22
 8001292:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001298:	2b00      	cmp	r3, #0
 800129a:	d007      	beq.n	80012ac <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f042 0208 	orr.w	r2, r2, #8
 80012aa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f042 0201 	orr.w	r2, r2, #1
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	e005      	b.n	80012ca <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	2200      	movs	r2, #0
 80012c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80012c6:	2302      	movs	r3, #2
 80012c8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80012ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80012dc:	2300      	movs	r3, #0
 80012de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80012e0:	4b8e      	ldr	r3, [pc, #568]	; (800151c <HAL_DMA_IRQHandler+0x248>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a8e      	ldr	r2, [pc, #568]	; (8001520 <HAL_DMA_IRQHandler+0x24c>)
 80012e6:	fba2 2303 	umull	r2, r3, r2, r3
 80012ea:	0a9b      	lsrs	r3, r3, #10
 80012ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012fe:	2208      	movs	r2, #8
 8001300:	409a      	lsls	r2, r3
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	4013      	ands	r3, r2
 8001306:	2b00      	cmp	r3, #0
 8001308:	d01a      	beq.n	8001340 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 0304 	and.w	r3, r3, #4
 8001314:	2b00      	cmp	r3, #0
 8001316:	d013      	beq.n	8001340 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f022 0204 	bic.w	r2, r2, #4
 8001326:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800132c:	2208      	movs	r2, #8
 800132e:	409a      	lsls	r2, r3
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001338:	f043 0201 	orr.w	r2, r3, #1
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001344:	2201      	movs	r2, #1
 8001346:	409a      	lsls	r2, r3
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	4013      	ands	r3, r2
 800134c:	2b00      	cmp	r3, #0
 800134e:	d012      	beq.n	8001376 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	695b      	ldr	r3, [r3, #20]
 8001356:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800135a:	2b00      	cmp	r3, #0
 800135c:	d00b      	beq.n	8001376 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001362:	2201      	movs	r2, #1
 8001364:	409a      	lsls	r2, r3
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800136e:	f043 0202 	orr.w	r2, r3, #2
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800137a:	2204      	movs	r2, #4
 800137c:	409a      	lsls	r2, r3
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	4013      	ands	r3, r2
 8001382:	2b00      	cmp	r3, #0
 8001384:	d012      	beq.n	80013ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f003 0302 	and.w	r3, r3, #2
 8001390:	2b00      	cmp	r3, #0
 8001392:	d00b      	beq.n	80013ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001398:	2204      	movs	r2, #4
 800139a:	409a      	lsls	r2, r3
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013a4:	f043 0204 	orr.w	r2, r3, #4
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013b0:	2210      	movs	r2, #16
 80013b2:	409a      	lsls	r2, r3
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	4013      	ands	r3, r2
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d043      	beq.n	8001444 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 0308 	and.w	r3, r3, #8
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d03c      	beq.n	8001444 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013ce:	2210      	movs	r2, #16
 80013d0:	409a      	lsls	r2, r3
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d018      	beq.n	8001416 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d108      	bne.n	8001404 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d024      	beq.n	8001444 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	4798      	blx	r3
 8001402:	e01f      	b.n	8001444 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001408:	2b00      	cmp	r3, #0
 800140a:	d01b      	beq.n	8001444 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	4798      	blx	r3
 8001414:	e016      	b.n	8001444 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001420:	2b00      	cmp	r3, #0
 8001422:	d107      	bne.n	8001434 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f022 0208 	bic.w	r2, r2, #8
 8001432:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001438:	2b00      	cmp	r3, #0
 800143a:	d003      	beq.n	8001444 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001448:	2220      	movs	r2, #32
 800144a:	409a      	lsls	r2, r3
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	4013      	ands	r3, r2
 8001450:	2b00      	cmp	r3, #0
 8001452:	f000 808f 	beq.w	8001574 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0310 	and.w	r3, r3, #16
 8001460:	2b00      	cmp	r3, #0
 8001462:	f000 8087 	beq.w	8001574 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800146a:	2220      	movs	r2, #32
 800146c:	409a      	lsls	r2, r3
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001478:	b2db      	uxtb	r3, r3
 800147a:	2b05      	cmp	r3, #5
 800147c:	d136      	bne.n	80014ec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f022 0216 	bic.w	r2, r2, #22
 800148c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	695a      	ldr	r2, [r3, #20]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800149c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d103      	bne.n	80014ae <HAL_DMA_IRQHandler+0x1da>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d007      	beq.n	80014be <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f022 0208 	bic.w	r2, r2, #8
 80014bc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014c2:	223f      	movs	r2, #63	; 0x3f
 80014c4:	409a      	lsls	r2, r3
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2201      	movs	r2, #1
 80014ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2200      	movs	r2, #0
 80014d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d07e      	beq.n	80015e0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	4798      	blx	r3
        }
        return;
 80014ea:	e079      	b.n	80015e0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d01d      	beq.n	8001536 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d10d      	bne.n	8001524 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150c:	2b00      	cmp	r3, #0
 800150e:	d031      	beq.n	8001574 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	4798      	blx	r3
 8001518:	e02c      	b.n	8001574 <HAL_DMA_IRQHandler+0x2a0>
 800151a:	bf00      	nop
 800151c:	20000000 	.word	0x20000000
 8001520:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001528:	2b00      	cmp	r3, #0
 800152a:	d023      	beq.n	8001574 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	4798      	blx	r3
 8001534:	e01e      	b.n	8001574 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001540:	2b00      	cmp	r3, #0
 8001542:	d10f      	bne.n	8001564 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f022 0210 	bic.w	r2, r2, #16
 8001552:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2201      	movs	r2, #1
 8001558:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2200      	movs	r2, #0
 8001560:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001568:	2b00      	cmp	r3, #0
 800156a:	d003      	beq.n	8001574 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001578:	2b00      	cmp	r3, #0
 800157a:	d032      	beq.n	80015e2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001580:	f003 0301 	and.w	r3, r3, #1
 8001584:	2b00      	cmp	r3, #0
 8001586:	d022      	beq.n	80015ce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2205      	movs	r2, #5
 800158c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f022 0201 	bic.w	r2, r2, #1
 800159e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	3301      	adds	r3, #1
 80015a4:	60bb      	str	r3, [r7, #8]
 80015a6:	697a      	ldr	r2, [r7, #20]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d307      	bcc.n	80015bc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d1f2      	bne.n	80015a0 <HAL_DMA_IRQHandler+0x2cc>
 80015ba:	e000      	b.n	80015be <HAL_DMA_IRQHandler+0x2ea>
          break;
 80015bc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2201      	movs	r2, #1
 80015c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2200      	movs	r2, #0
 80015ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d005      	beq.n	80015e2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	4798      	blx	r3
 80015de:	e000      	b.n	80015e2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80015e0:	bf00      	nop
    }
  }
}
 80015e2:	3718      	adds	r7, #24
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
 80015f4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001604:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	683a      	ldr	r2, [r7, #0]
 800160c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	2b40      	cmp	r3, #64	; 0x40
 8001614:	d108      	bne.n	8001628 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	68ba      	ldr	r2, [r7, #8]
 8001624:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001626:	e007      	b.n	8001638 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	68ba      	ldr	r2, [r7, #8]
 800162e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	60da      	str	r2, [r3, #12]
}
 8001638:	bf00      	nop
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	b2db      	uxtb	r3, r3
 8001652:	3b10      	subs	r3, #16
 8001654:	4a14      	ldr	r2, [pc, #80]	; (80016a8 <DMA_CalcBaseAndBitshift+0x64>)
 8001656:	fba2 2303 	umull	r2, r3, r2, r3
 800165a:	091b      	lsrs	r3, r3, #4
 800165c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800165e:	4a13      	ldr	r2, [pc, #76]	; (80016ac <DMA_CalcBaseAndBitshift+0x68>)
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	4413      	add	r3, r2
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	461a      	mov	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2b03      	cmp	r3, #3
 8001670:	d909      	bls.n	8001686 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800167a:	f023 0303 	bic.w	r3, r3, #3
 800167e:	1d1a      	adds	r2, r3, #4
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	659a      	str	r2, [r3, #88]	; 0x58
 8001684:	e007      	b.n	8001696 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800168e:	f023 0303 	bic.w	r3, r3, #3
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800169a:	4618      	mov	r0, r3
 800169c:	3714      	adds	r7, #20
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	aaaaaaab 	.word	0xaaaaaaab
 80016ac:	080042f0 	.word	0x080042f0

080016b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016b8:	2300      	movs	r3, #0
 80016ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d11f      	bne.n	800170a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	2b03      	cmp	r3, #3
 80016ce:	d856      	bhi.n	800177e <DMA_CheckFifoParam+0xce>
 80016d0:	a201      	add	r2, pc, #4	; (adr r2, 80016d8 <DMA_CheckFifoParam+0x28>)
 80016d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016d6:	bf00      	nop
 80016d8:	080016e9 	.word	0x080016e9
 80016dc:	080016fb 	.word	0x080016fb
 80016e0:	080016e9 	.word	0x080016e9
 80016e4:	0800177f 	.word	0x0800177f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d046      	beq.n	8001782 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80016f4:	2301      	movs	r3, #1
 80016f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80016f8:	e043      	b.n	8001782 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016fe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001702:	d140      	bne.n	8001786 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001708:	e03d      	b.n	8001786 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	699b      	ldr	r3, [r3, #24]
 800170e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001712:	d121      	bne.n	8001758 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	2b03      	cmp	r3, #3
 8001718:	d837      	bhi.n	800178a <DMA_CheckFifoParam+0xda>
 800171a:	a201      	add	r2, pc, #4	; (adr r2, 8001720 <DMA_CheckFifoParam+0x70>)
 800171c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001720:	08001731 	.word	0x08001731
 8001724:	08001737 	.word	0x08001737
 8001728:	08001731 	.word	0x08001731
 800172c:	08001749 	.word	0x08001749
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	73fb      	strb	r3, [r7, #15]
      break;
 8001734:	e030      	b.n	8001798 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800173a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800173e:	2b00      	cmp	r3, #0
 8001740:	d025      	beq.n	800178e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001746:	e022      	b.n	800178e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800174c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001750:	d11f      	bne.n	8001792 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001756:	e01c      	b.n	8001792 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	2b02      	cmp	r3, #2
 800175c:	d903      	bls.n	8001766 <DMA_CheckFifoParam+0xb6>
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	2b03      	cmp	r3, #3
 8001762:	d003      	beq.n	800176c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001764:	e018      	b.n	8001798 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	73fb      	strb	r3, [r7, #15]
      break;
 800176a:	e015      	b.n	8001798 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001770:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001774:	2b00      	cmp	r3, #0
 8001776:	d00e      	beq.n	8001796 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	73fb      	strb	r3, [r7, #15]
      break;
 800177c:	e00b      	b.n	8001796 <DMA_CheckFifoParam+0xe6>
      break;
 800177e:	bf00      	nop
 8001780:	e00a      	b.n	8001798 <DMA_CheckFifoParam+0xe8>
      break;
 8001782:	bf00      	nop
 8001784:	e008      	b.n	8001798 <DMA_CheckFifoParam+0xe8>
      break;
 8001786:	bf00      	nop
 8001788:	e006      	b.n	8001798 <DMA_CheckFifoParam+0xe8>
      break;
 800178a:	bf00      	nop
 800178c:	e004      	b.n	8001798 <DMA_CheckFifoParam+0xe8>
      break;
 800178e:	bf00      	nop
 8001790:	e002      	b.n	8001798 <DMA_CheckFifoParam+0xe8>
      break;   
 8001792:	bf00      	nop
 8001794:	e000      	b.n	8001798 <DMA_CheckFifoParam+0xe8>
      break;
 8001796:	bf00      	nop
    }
  } 
  
  return status; 
 8001798:	7bfb      	ldrb	r3, [r7, #15]
}
 800179a:	4618      	mov	r0, r3
 800179c:	3714      	adds	r7, #20
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop

080017a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b089      	sub	sp, #36	; 0x24
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017b2:	2300      	movs	r3, #0
 80017b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017b6:	2300      	movs	r3, #0
 80017b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017ba:	2300      	movs	r3, #0
 80017bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017be:	2300      	movs	r3, #0
 80017c0:	61fb      	str	r3, [r7, #28]
 80017c2:	e159      	b.n	8001a78 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80017c4:	2201      	movs	r2, #1
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	697a      	ldr	r2, [r7, #20]
 80017d4:	4013      	ands	r3, r2
 80017d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017d8:	693a      	ldr	r2, [r7, #16]
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	429a      	cmp	r2, r3
 80017de:	f040 8148 	bne.w	8001a72 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	f003 0303 	and.w	r3, r3, #3
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d005      	beq.n	80017fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d130      	bne.n	800185c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	2203      	movs	r2, #3
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	43db      	mvns	r3, r3
 800180c:	69ba      	ldr	r2, [r7, #24]
 800180e:	4013      	ands	r3, r2
 8001810:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	68da      	ldr	r2, [r3, #12]
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	fa02 f303 	lsl.w	r3, r2, r3
 800181e:	69ba      	ldr	r2, [r7, #24]
 8001820:	4313      	orrs	r3, r2
 8001822:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001830:	2201      	movs	r2, #1
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	43db      	mvns	r3, r3
 800183a:	69ba      	ldr	r2, [r7, #24]
 800183c:	4013      	ands	r3, r2
 800183e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	091b      	lsrs	r3, r3, #4
 8001846:	f003 0201 	and.w	r2, r3, #1
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	fa02 f303 	lsl.w	r3, r2, r3
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	4313      	orrs	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f003 0303 	and.w	r3, r3, #3
 8001864:	2b03      	cmp	r3, #3
 8001866:	d017      	beq.n	8001898 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	2203      	movs	r2, #3
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	43db      	mvns	r3, r3
 800187a:	69ba      	ldr	r2, [r7, #24]
 800187c:	4013      	ands	r3, r2
 800187e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	689a      	ldr	r2, [r3, #8]
 8001884:	69fb      	ldr	r3, [r7, #28]
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	4313      	orrs	r3, r2
 8001890:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	69ba      	ldr	r2, [r7, #24]
 8001896:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f003 0303 	and.w	r3, r3, #3
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d123      	bne.n	80018ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	08da      	lsrs	r2, r3, #3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	3208      	adds	r2, #8
 80018ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	f003 0307 	and.w	r3, r3, #7
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	220f      	movs	r2, #15
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	43db      	mvns	r3, r3
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	4013      	ands	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	691a      	ldr	r2, [r3, #16]
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	fa02 f303 	lsl.w	r3, r2, r3
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	4313      	orrs	r3, r2
 80018dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	08da      	lsrs	r2, r3, #3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	3208      	adds	r2, #8
 80018e6:	69b9      	ldr	r1, [r7, #24]
 80018e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	2203      	movs	r2, #3
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	43db      	mvns	r3, r3
 80018fe:	69ba      	ldr	r2, [r7, #24]
 8001900:	4013      	ands	r3, r2
 8001902:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f003 0203 	and.w	r2, r3, #3
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4313      	orrs	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001928:	2b00      	cmp	r3, #0
 800192a:	f000 80a2 	beq.w	8001a72 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	60fb      	str	r3, [r7, #12]
 8001932:	4b57      	ldr	r3, [pc, #348]	; (8001a90 <HAL_GPIO_Init+0x2e8>)
 8001934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001936:	4a56      	ldr	r2, [pc, #344]	; (8001a90 <HAL_GPIO_Init+0x2e8>)
 8001938:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800193c:	6453      	str	r3, [r2, #68]	; 0x44
 800193e:	4b54      	ldr	r3, [pc, #336]	; (8001a90 <HAL_GPIO_Init+0x2e8>)
 8001940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001942:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800194a:	4a52      	ldr	r2, [pc, #328]	; (8001a94 <HAL_GPIO_Init+0x2ec>)
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	089b      	lsrs	r3, r3, #2
 8001950:	3302      	adds	r3, #2
 8001952:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001956:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	f003 0303 	and.w	r3, r3, #3
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	220f      	movs	r2, #15
 8001962:	fa02 f303 	lsl.w	r3, r2, r3
 8001966:	43db      	mvns	r3, r3
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	4013      	ands	r3, r2
 800196c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4a49      	ldr	r2, [pc, #292]	; (8001a98 <HAL_GPIO_Init+0x2f0>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d019      	beq.n	80019aa <HAL_GPIO_Init+0x202>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a48      	ldr	r2, [pc, #288]	; (8001a9c <HAL_GPIO_Init+0x2f4>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d013      	beq.n	80019a6 <HAL_GPIO_Init+0x1fe>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a47      	ldr	r2, [pc, #284]	; (8001aa0 <HAL_GPIO_Init+0x2f8>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d00d      	beq.n	80019a2 <HAL_GPIO_Init+0x1fa>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a46      	ldr	r2, [pc, #280]	; (8001aa4 <HAL_GPIO_Init+0x2fc>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d007      	beq.n	800199e <HAL_GPIO_Init+0x1f6>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4a45      	ldr	r2, [pc, #276]	; (8001aa8 <HAL_GPIO_Init+0x300>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d101      	bne.n	800199a <HAL_GPIO_Init+0x1f2>
 8001996:	2304      	movs	r3, #4
 8001998:	e008      	b.n	80019ac <HAL_GPIO_Init+0x204>
 800199a:	2307      	movs	r3, #7
 800199c:	e006      	b.n	80019ac <HAL_GPIO_Init+0x204>
 800199e:	2303      	movs	r3, #3
 80019a0:	e004      	b.n	80019ac <HAL_GPIO_Init+0x204>
 80019a2:	2302      	movs	r3, #2
 80019a4:	e002      	b.n	80019ac <HAL_GPIO_Init+0x204>
 80019a6:	2301      	movs	r3, #1
 80019a8:	e000      	b.n	80019ac <HAL_GPIO_Init+0x204>
 80019aa:	2300      	movs	r3, #0
 80019ac:	69fa      	ldr	r2, [r7, #28]
 80019ae:	f002 0203 	and.w	r2, r2, #3
 80019b2:	0092      	lsls	r2, r2, #2
 80019b4:	4093      	lsls	r3, r2
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019bc:	4935      	ldr	r1, [pc, #212]	; (8001a94 <HAL_GPIO_Init+0x2ec>)
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	089b      	lsrs	r3, r3, #2
 80019c2:	3302      	adds	r3, #2
 80019c4:	69ba      	ldr	r2, [r7, #24]
 80019c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019ca:	4b38      	ldr	r3, [pc, #224]	; (8001aac <HAL_GPIO_Init+0x304>)
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	43db      	mvns	r3, r3
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	4013      	ands	r3, r2
 80019d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d003      	beq.n	80019ee <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019ee:	4a2f      	ldr	r2, [pc, #188]	; (8001aac <HAL_GPIO_Init+0x304>)
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019f4:	4b2d      	ldr	r3, [pc, #180]	; (8001aac <HAL_GPIO_Init+0x304>)
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	43db      	mvns	r3, r3
 80019fe:	69ba      	ldr	r2, [r7, #24]
 8001a00:	4013      	ands	r3, r2
 8001a02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d003      	beq.n	8001a18 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a18:	4a24      	ldr	r2, [pc, #144]	; (8001aac <HAL_GPIO_Init+0x304>)
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a1e:	4b23      	ldr	r3, [pc, #140]	; (8001aac <HAL_GPIO_Init+0x304>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	43db      	mvns	r3, r3
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d003      	beq.n	8001a42 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001a3a:	69ba      	ldr	r2, [r7, #24]
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a42:	4a1a      	ldr	r2, [pc, #104]	; (8001aac <HAL_GPIO_Init+0x304>)
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a48:	4b18      	ldr	r3, [pc, #96]	; (8001aac <HAL_GPIO_Init+0x304>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	43db      	mvns	r3, r3
 8001a52:	69ba      	ldr	r2, [r7, #24]
 8001a54:	4013      	ands	r3, r2
 8001a56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d003      	beq.n	8001a6c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001a64:	69ba      	ldr	r2, [r7, #24]
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a6c:	4a0f      	ldr	r2, [pc, #60]	; (8001aac <HAL_GPIO_Init+0x304>)
 8001a6e:	69bb      	ldr	r3, [r7, #24]
 8001a70:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	3301      	adds	r3, #1
 8001a76:	61fb      	str	r3, [r7, #28]
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	2b0f      	cmp	r3, #15
 8001a7c:	f67f aea2 	bls.w	80017c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a80:	bf00      	nop
 8001a82:	bf00      	nop
 8001a84:	3724      	adds	r7, #36	; 0x24
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	40023800 	.word	0x40023800
 8001a94:	40013800 	.word	0x40013800
 8001a98:	40020000 	.word	0x40020000
 8001a9c:	40020400 	.word	0x40020400
 8001aa0:	40020800 	.word	0x40020800
 8001aa4:	40020c00 	.word	0x40020c00
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	40013c00 	.word	0x40013c00

08001ab0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	460b      	mov	r3, r1
 8001aba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	691a      	ldr	r2, [r3, #16]
 8001ac0:	887b      	ldrh	r3, [r7, #2]
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d002      	beq.n	8001ace <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	73fb      	strb	r3, [r7, #15]
 8001acc:	e001      	b.n	8001ad2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ad2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3714      	adds	r7, #20
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr

08001ae0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	460b      	mov	r3, r1
 8001aea:	807b      	strh	r3, [r7, #2]
 8001aec:	4613      	mov	r3, r2
 8001aee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001af0:	787b      	ldrb	r3, [r7, #1]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d003      	beq.n	8001afe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001af6:	887a      	ldrh	r2, [r7, #2]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001afc:	e003      	b.n	8001b06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001afe:	887b      	ldrh	r3, [r7, #2]
 8001b00:	041a      	lsls	r2, r3, #16
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	619a      	str	r2, [r3, #24]
}
 8001b06:	bf00      	nop
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
	...

08001b14 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e267      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d075      	beq.n	8001c1e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b32:	4b88      	ldr	r3, [pc, #544]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	f003 030c 	and.w	r3, r3, #12
 8001b3a:	2b04      	cmp	r3, #4
 8001b3c:	d00c      	beq.n	8001b58 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b3e:	4b85      	ldr	r3, [pc, #532]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b46:	2b08      	cmp	r3, #8
 8001b48:	d112      	bne.n	8001b70 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b4a:	4b82      	ldr	r3, [pc, #520]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b52:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b56:	d10b      	bne.n	8001b70 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b58:	4b7e      	ldr	r3, [pc, #504]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d05b      	beq.n	8001c1c <HAL_RCC_OscConfig+0x108>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d157      	bne.n	8001c1c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e242      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b78:	d106      	bne.n	8001b88 <HAL_RCC_OscConfig+0x74>
 8001b7a:	4b76      	ldr	r3, [pc, #472]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a75      	ldr	r2, [pc, #468]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b84:	6013      	str	r3, [r2, #0]
 8001b86:	e01d      	b.n	8001bc4 <HAL_RCC_OscConfig+0xb0>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b90:	d10c      	bne.n	8001bac <HAL_RCC_OscConfig+0x98>
 8001b92:	4b70      	ldr	r3, [pc, #448]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a6f      	ldr	r2, [pc, #444]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	4b6d      	ldr	r3, [pc, #436]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a6c      	ldr	r2, [pc, #432]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ba8:	6013      	str	r3, [r2, #0]
 8001baa:	e00b      	b.n	8001bc4 <HAL_RCC_OscConfig+0xb0>
 8001bac:	4b69      	ldr	r3, [pc, #420]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a68      	ldr	r2, [pc, #416]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001bb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bb6:	6013      	str	r3, [r2, #0]
 8001bb8:	4b66      	ldr	r3, [pc, #408]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a65      	ldr	r2, [pc, #404]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001bbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d013      	beq.n	8001bf4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bcc:	f7ff f93a 	bl	8000e44 <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bd2:	e008      	b.n	8001be6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bd4:	f7ff f936 	bl	8000e44 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b64      	cmp	r3, #100	; 0x64
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e207      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be6:	4b5b      	ldr	r3, [pc, #364]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d0f0      	beq.n	8001bd4 <HAL_RCC_OscConfig+0xc0>
 8001bf2:	e014      	b.n	8001c1e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf4:	f7ff f926 	bl	8000e44 <HAL_GetTick>
 8001bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bfa:	e008      	b.n	8001c0e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bfc:	f7ff f922 	bl	8000e44 <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	2b64      	cmp	r3, #100	; 0x64
 8001c08:	d901      	bls.n	8001c0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e1f3      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c0e:	4b51      	ldr	r3, [pc, #324]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1f0      	bne.n	8001bfc <HAL_RCC_OscConfig+0xe8>
 8001c1a:	e000      	b.n	8001c1e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d063      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c2a:	4b4a      	ldr	r3, [pc, #296]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f003 030c 	and.w	r3, r3, #12
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d00b      	beq.n	8001c4e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c36:	4b47      	ldr	r3, [pc, #284]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c3e:	2b08      	cmp	r3, #8
 8001c40:	d11c      	bne.n	8001c7c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c42:	4b44      	ldr	r3, [pc, #272]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d116      	bne.n	8001c7c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c4e:	4b41      	ldr	r3, [pc, #260]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0302 	and.w	r3, r3, #2
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d005      	beq.n	8001c66 <HAL_RCC_OscConfig+0x152>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d001      	beq.n	8001c66 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e1c7      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c66:	4b3b      	ldr	r3, [pc, #236]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	691b      	ldr	r3, [r3, #16]
 8001c72:	00db      	lsls	r3, r3, #3
 8001c74:	4937      	ldr	r1, [pc, #220]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001c76:	4313      	orrs	r3, r2
 8001c78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c7a:	e03a      	b.n	8001cf2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d020      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c84:	4b34      	ldr	r3, [pc, #208]	; (8001d58 <HAL_RCC_OscConfig+0x244>)
 8001c86:	2201      	movs	r2, #1
 8001c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c8a:	f7ff f8db 	bl	8000e44 <HAL_GetTick>
 8001c8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c90:	e008      	b.n	8001ca4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c92:	f7ff f8d7 	bl	8000e44 <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e1a8      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca4:	4b2b      	ldr	r3, [pc, #172]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d0f0      	beq.n	8001c92 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb0:	4b28      	ldr	r3, [pc, #160]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	691b      	ldr	r3, [r3, #16]
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	4925      	ldr	r1, [pc, #148]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	600b      	str	r3, [r1, #0]
 8001cc4:	e015      	b.n	8001cf2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cc6:	4b24      	ldr	r3, [pc, #144]	; (8001d58 <HAL_RCC_OscConfig+0x244>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ccc:	f7ff f8ba 	bl	8000e44 <HAL_GetTick>
 8001cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cd4:	f7ff f8b6 	bl	8000e44 <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e187      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ce6:	4b1b      	ldr	r3, [pc, #108]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1f0      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0308 	and.w	r3, r3, #8
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d036      	beq.n	8001d6c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	695b      	ldr	r3, [r3, #20]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d016      	beq.n	8001d34 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d06:	4b15      	ldr	r3, [pc, #84]	; (8001d5c <HAL_RCC_OscConfig+0x248>)
 8001d08:	2201      	movs	r2, #1
 8001d0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d0c:	f7ff f89a 	bl	8000e44 <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d14:	f7ff f896 	bl	8000e44 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e167      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d26:	4b0b      	ldr	r3, [pc, #44]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001d28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d0f0      	beq.n	8001d14 <HAL_RCC_OscConfig+0x200>
 8001d32:	e01b      	b.n	8001d6c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d34:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <HAL_RCC_OscConfig+0x248>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d3a:	f7ff f883 	bl	8000e44 <HAL_GetTick>
 8001d3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d40:	e00e      	b.n	8001d60 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d42:	f7ff f87f 	bl	8000e44 <HAL_GetTick>
 8001d46:	4602      	mov	r2, r0
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d907      	bls.n	8001d60 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d50:	2303      	movs	r3, #3
 8001d52:	e150      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
 8001d54:	40023800 	.word	0x40023800
 8001d58:	42470000 	.word	0x42470000
 8001d5c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d60:	4b88      	ldr	r3, [pc, #544]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001d62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d64:	f003 0302 	and.w	r3, r3, #2
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d1ea      	bne.n	8001d42 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	f000 8097 	beq.w	8001ea8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d7e:	4b81      	ldr	r3, [pc, #516]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d10f      	bne.n	8001daa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60bb      	str	r3, [r7, #8]
 8001d8e:	4b7d      	ldr	r3, [pc, #500]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	4a7c      	ldr	r2, [pc, #496]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001d94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d98:	6413      	str	r3, [r2, #64]	; 0x40
 8001d9a:	4b7a      	ldr	r3, [pc, #488]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001da2:	60bb      	str	r3, [r7, #8]
 8001da4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001da6:	2301      	movs	r3, #1
 8001da8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001daa:	4b77      	ldr	r3, [pc, #476]	; (8001f88 <HAL_RCC_OscConfig+0x474>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d118      	bne.n	8001de8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001db6:	4b74      	ldr	r3, [pc, #464]	; (8001f88 <HAL_RCC_OscConfig+0x474>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a73      	ldr	r2, [pc, #460]	; (8001f88 <HAL_RCC_OscConfig+0x474>)
 8001dbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dc2:	f7ff f83f 	bl	8000e44 <HAL_GetTick>
 8001dc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc8:	e008      	b.n	8001ddc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dca:	f7ff f83b 	bl	8000e44 <HAL_GetTick>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	d901      	bls.n	8001ddc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e10c      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ddc:	4b6a      	ldr	r3, [pc, #424]	; (8001f88 <HAL_RCC_OscConfig+0x474>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d0f0      	beq.n	8001dca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d106      	bne.n	8001dfe <HAL_RCC_OscConfig+0x2ea>
 8001df0:	4b64      	ldr	r3, [pc, #400]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001df2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001df4:	4a63      	ldr	r2, [pc, #396]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001df6:	f043 0301 	orr.w	r3, r3, #1
 8001dfa:	6713      	str	r3, [r2, #112]	; 0x70
 8001dfc:	e01c      	b.n	8001e38 <HAL_RCC_OscConfig+0x324>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	2b05      	cmp	r3, #5
 8001e04:	d10c      	bne.n	8001e20 <HAL_RCC_OscConfig+0x30c>
 8001e06:	4b5f      	ldr	r3, [pc, #380]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e0a:	4a5e      	ldr	r2, [pc, #376]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e0c:	f043 0304 	orr.w	r3, r3, #4
 8001e10:	6713      	str	r3, [r2, #112]	; 0x70
 8001e12:	4b5c      	ldr	r3, [pc, #368]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e16:	4a5b      	ldr	r2, [pc, #364]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e18:	f043 0301 	orr.w	r3, r3, #1
 8001e1c:	6713      	str	r3, [r2, #112]	; 0x70
 8001e1e:	e00b      	b.n	8001e38 <HAL_RCC_OscConfig+0x324>
 8001e20:	4b58      	ldr	r3, [pc, #352]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e24:	4a57      	ldr	r2, [pc, #348]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e26:	f023 0301 	bic.w	r3, r3, #1
 8001e2a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e2c:	4b55      	ldr	r3, [pc, #340]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e30:	4a54      	ldr	r2, [pc, #336]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e32:	f023 0304 	bic.w	r3, r3, #4
 8001e36:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d015      	beq.n	8001e6c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e40:	f7ff f800 	bl	8000e44 <HAL_GetTick>
 8001e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e46:	e00a      	b.n	8001e5e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e48:	f7fe fffc 	bl	8000e44 <HAL_GetTick>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d901      	bls.n	8001e5e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e0cb      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e5e:	4b49      	ldr	r3, [pc, #292]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d0ee      	beq.n	8001e48 <HAL_RCC_OscConfig+0x334>
 8001e6a:	e014      	b.n	8001e96 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e6c:	f7fe ffea 	bl	8000e44 <HAL_GetTick>
 8001e70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e72:	e00a      	b.n	8001e8a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e74:	f7fe ffe6 	bl	8000e44 <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e0b5      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e8a:	4b3e      	ldr	r3, [pc, #248]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e8e:	f003 0302 	and.w	r3, r3, #2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d1ee      	bne.n	8001e74 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e96:	7dfb      	ldrb	r3, [r7, #23]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d105      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e9c:	4b39      	ldr	r3, [pc, #228]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea0:	4a38      	ldr	r2, [pc, #224]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001ea2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ea6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	699b      	ldr	r3, [r3, #24]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	f000 80a1 	beq.w	8001ff4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001eb2:	4b34      	ldr	r3, [pc, #208]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f003 030c 	and.w	r3, r3, #12
 8001eba:	2b08      	cmp	r3, #8
 8001ebc:	d05c      	beq.n	8001f78 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d141      	bne.n	8001f4a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ec6:	4b31      	ldr	r3, [pc, #196]	; (8001f8c <HAL_RCC_OscConfig+0x478>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ecc:	f7fe ffba 	bl	8000e44 <HAL_GetTick>
 8001ed0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ed2:	e008      	b.n	8001ee6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ed4:	f7fe ffb6 	bl	8000e44 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d901      	bls.n	8001ee6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e087      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ee6:	4b27      	ldr	r3, [pc, #156]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d1f0      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	69da      	ldr	r2, [r3, #28]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a1b      	ldr	r3, [r3, #32]
 8001efa:	431a      	orrs	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f00:	019b      	lsls	r3, r3, #6
 8001f02:	431a      	orrs	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f08:	085b      	lsrs	r3, r3, #1
 8001f0a:	3b01      	subs	r3, #1
 8001f0c:	041b      	lsls	r3, r3, #16
 8001f0e:	431a      	orrs	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f14:	061b      	lsls	r3, r3, #24
 8001f16:	491b      	ldr	r1, [pc, #108]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f1c:	4b1b      	ldr	r3, [pc, #108]	; (8001f8c <HAL_RCC_OscConfig+0x478>)
 8001f1e:	2201      	movs	r2, #1
 8001f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f22:	f7fe ff8f 	bl	8000e44 <HAL_GetTick>
 8001f26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f28:	e008      	b.n	8001f3c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f2a:	f7fe ff8b 	bl	8000e44 <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d901      	bls.n	8001f3c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e05c      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f3c:	4b11      	ldr	r3, [pc, #68]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d0f0      	beq.n	8001f2a <HAL_RCC_OscConfig+0x416>
 8001f48:	e054      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f4a:	4b10      	ldr	r3, [pc, #64]	; (8001f8c <HAL_RCC_OscConfig+0x478>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f50:	f7fe ff78 	bl	8000e44 <HAL_GetTick>
 8001f54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f56:	e008      	b.n	8001f6a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f58:	f7fe ff74 	bl	8000e44 <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e045      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f6a:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1f0      	bne.n	8001f58 <HAL_RCC_OscConfig+0x444>
 8001f76:	e03d      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	699b      	ldr	r3, [r3, #24]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d107      	bne.n	8001f90 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e038      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
 8001f84:	40023800 	.word	0x40023800
 8001f88:	40007000 	.word	0x40007000
 8001f8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f90:	4b1b      	ldr	r3, [pc, #108]	; (8002000 <HAL_RCC_OscConfig+0x4ec>)
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	699b      	ldr	r3, [r3, #24]
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d028      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d121      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d11a      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001fc6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d111      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd6:	085b      	lsrs	r3, r3, #1
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d107      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d001      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e000      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3718      	adds	r7, #24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40023800 	.word	0x40023800

08002004 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d101      	bne.n	8002018 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e0cc      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002018:	4b68      	ldr	r3, [pc, #416]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0307 	and.w	r3, r3, #7
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	429a      	cmp	r2, r3
 8002024:	d90c      	bls.n	8002040 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002026:	4b65      	ldr	r3, [pc, #404]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 8002028:	683a      	ldr	r2, [r7, #0]
 800202a:	b2d2      	uxtb	r2, r2
 800202c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800202e:	4b63      	ldr	r3, [pc, #396]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d001      	beq.n	8002040 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e0b8      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d020      	beq.n	800208e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0304 	and.w	r3, r3, #4
 8002054:	2b00      	cmp	r3, #0
 8002056:	d005      	beq.n	8002064 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002058:	4b59      	ldr	r3, [pc, #356]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	4a58      	ldr	r2, [pc, #352]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 800205e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002062:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0308 	and.w	r3, r3, #8
 800206c:	2b00      	cmp	r3, #0
 800206e:	d005      	beq.n	800207c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002070:	4b53      	ldr	r3, [pc, #332]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	4a52      	ldr	r2, [pc, #328]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002076:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800207a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800207c:	4b50      	ldr	r3, [pc, #320]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	494d      	ldr	r1, [pc, #308]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 800208a:	4313      	orrs	r3, r2
 800208c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b00      	cmp	r3, #0
 8002098:	d044      	beq.n	8002124 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d107      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a2:	4b47      	ldr	r3, [pc, #284]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d119      	bne.n	80020e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e07f      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d003      	beq.n	80020c2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020be:	2b03      	cmp	r3, #3
 80020c0:	d107      	bne.n	80020d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020c2:	4b3f      	ldr	r3, [pc, #252]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d109      	bne.n	80020e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e06f      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020d2:	4b3b      	ldr	r3, [pc, #236]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d101      	bne.n	80020e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e067      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020e2:	4b37      	ldr	r3, [pc, #220]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f023 0203 	bic.w	r2, r3, #3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	4934      	ldr	r1, [pc, #208]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 80020f0:	4313      	orrs	r3, r2
 80020f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020f4:	f7fe fea6 	bl	8000e44 <HAL_GetTick>
 80020f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020fa:	e00a      	b.n	8002112 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020fc:	f7fe fea2 	bl	8000e44 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	f241 3288 	movw	r2, #5000	; 0x1388
 800210a:	4293      	cmp	r3, r2
 800210c:	d901      	bls.n	8002112 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e04f      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002112:	4b2b      	ldr	r3, [pc, #172]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f003 020c 	and.w	r2, r3, #12
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	429a      	cmp	r2, r3
 8002122:	d1eb      	bne.n	80020fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002124:	4b25      	ldr	r3, [pc, #148]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0307 	and.w	r3, r3, #7
 800212c:	683a      	ldr	r2, [r7, #0]
 800212e:	429a      	cmp	r2, r3
 8002130:	d20c      	bcs.n	800214c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002132:	4b22      	ldr	r3, [pc, #136]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 8002134:	683a      	ldr	r2, [r7, #0]
 8002136:	b2d2      	uxtb	r2, r2
 8002138:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800213a:	4b20      	ldr	r3, [pc, #128]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0307 	and.w	r3, r3, #7
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	429a      	cmp	r2, r3
 8002146:	d001      	beq.n	800214c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e032      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0304 	and.w	r3, r3, #4
 8002154:	2b00      	cmp	r3, #0
 8002156:	d008      	beq.n	800216a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002158:	4b19      	ldr	r3, [pc, #100]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	4916      	ldr	r1, [pc, #88]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002166:	4313      	orrs	r3, r2
 8002168:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0308 	and.w	r3, r3, #8
 8002172:	2b00      	cmp	r3, #0
 8002174:	d009      	beq.n	800218a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002176:	4b12      	ldr	r3, [pc, #72]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	691b      	ldr	r3, [r3, #16]
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	490e      	ldr	r1, [pc, #56]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002186:	4313      	orrs	r3, r2
 8002188:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800218a:	f000 f821 	bl	80021d0 <HAL_RCC_GetSysClockFreq>
 800218e:	4602      	mov	r2, r0
 8002190:	4b0b      	ldr	r3, [pc, #44]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	091b      	lsrs	r3, r3, #4
 8002196:	f003 030f 	and.w	r3, r3, #15
 800219a:	490a      	ldr	r1, [pc, #40]	; (80021c4 <HAL_RCC_ClockConfig+0x1c0>)
 800219c:	5ccb      	ldrb	r3, [r1, r3]
 800219e:	fa22 f303 	lsr.w	r3, r2, r3
 80021a2:	4a09      	ldr	r2, [pc, #36]	; (80021c8 <HAL_RCC_ClockConfig+0x1c4>)
 80021a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80021a6:	4b09      	ldr	r3, [pc, #36]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe fe06 	bl	8000dbc <HAL_InitTick>

  return HAL_OK;
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40023c00 	.word	0x40023c00
 80021c0:	40023800 	.word	0x40023800
 80021c4:	080042d8 	.word	0x080042d8
 80021c8:	20000000 	.word	0x20000000
 80021cc:	20000004 	.word	0x20000004

080021d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021d4:	b094      	sub	sp, #80	; 0x50
 80021d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80021d8:	2300      	movs	r3, #0
 80021da:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 80021dc:	2300      	movs	r3, #0
 80021de:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 80021e0:	2300      	movs	r3, #0
 80021e2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80021e4:	2300      	movs	r3, #0
 80021e6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021e8:	4b79      	ldr	r3, [pc, #484]	; (80023d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f003 030c 	and.w	r3, r3, #12
 80021f0:	2b08      	cmp	r3, #8
 80021f2:	d00d      	beq.n	8002210 <HAL_RCC_GetSysClockFreq+0x40>
 80021f4:	2b08      	cmp	r3, #8
 80021f6:	f200 80e1 	bhi.w	80023bc <HAL_RCC_GetSysClockFreq+0x1ec>
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d002      	beq.n	8002204 <HAL_RCC_GetSysClockFreq+0x34>
 80021fe:	2b04      	cmp	r3, #4
 8002200:	d003      	beq.n	800220a <HAL_RCC_GetSysClockFreq+0x3a>
 8002202:	e0db      	b.n	80023bc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002204:	4b73      	ldr	r3, [pc, #460]	; (80023d4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002206:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002208:	e0db      	b.n	80023c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800220a:	4b73      	ldr	r3, [pc, #460]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x208>)
 800220c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800220e:	e0d8      	b.n	80023c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002210:	4b6f      	ldr	r3, [pc, #444]	; (80023d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002218:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800221a:	4b6d      	ldr	r3, [pc, #436]	; (80023d0 <HAL_RCC_GetSysClockFreq+0x200>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d063      	beq.n	80022ee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002226:	4b6a      	ldr	r3, [pc, #424]	; (80023d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	099b      	lsrs	r3, r3, #6
 800222c:	2200      	movs	r2, #0
 800222e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002230:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002234:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002238:	633b      	str	r3, [r7, #48]	; 0x30
 800223a:	2300      	movs	r3, #0
 800223c:	637b      	str	r3, [r7, #52]	; 0x34
 800223e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002242:	4622      	mov	r2, r4
 8002244:	462b      	mov	r3, r5
 8002246:	f04f 0000 	mov.w	r0, #0
 800224a:	f04f 0100 	mov.w	r1, #0
 800224e:	0159      	lsls	r1, r3, #5
 8002250:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002254:	0150      	lsls	r0, r2, #5
 8002256:	4602      	mov	r2, r0
 8002258:	460b      	mov	r3, r1
 800225a:	4621      	mov	r1, r4
 800225c:	1a51      	subs	r1, r2, r1
 800225e:	6139      	str	r1, [r7, #16]
 8002260:	4629      	mov	r1, r5
 8002262:	eb63 0301 	sbc.w	r3, r3, r1
 8002266:	617b      	str	r3, [r7, #20]
 8002268:	f04f 0200 	mov.w	r2, #0
 800226c:	f04f 0300 	mov.w	r3, #0
 8002270:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002274:	4659      	mov	r1, fp
 8002276:	018b      	lsls	r3, r1, #6
 8002278:	4651      	mov	r1, sl
 800227a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800227e:	4651      	mov	r1, sl
 8002280:	018a      	lsls	r2, r1, #6
 8002282:	4651      	mov	r1, sl
 8002284:	ebb2 0801 	subs.w	r8, r2, r1
 8002288:	4659      	mov	r1, fp
 800228a:	eb63 0901 	sbc.w	r9, r3, r1
 800228e:	f04f 0200 	mov.w	r2, #0
 8002292:	f04f 0300 	mov.w	r3, #0
 8002296:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800229a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800229e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022a2:	4690      	mov	r8, r2
 80022a4:	4699      	mov	r9, r3
 80022a6:	4623      	mov	r3, r4
 80022a8:	eb18 0303 	adds.w	r3, r8, r3
 80022ac:	60bb      	str	r3, [r7, #8]
 80022ae:	462b      	mov	r3, r5
 80022b0:	eb49 0303 	adc.w	r3, r9, r3
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	f04f 0200 	mov.w	r2, #0
 80022ba:	f04f 0300 	mov.w	r3, #0
 80022be:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80022c2:	4629      	mov	r1, r5
 80022c4:	024b      	lsls	r3, r1, #9
 80022c6:	4621      	mov	r1, r4
 80022c8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80022cc:	4621      	mov	r1, r4
 80022ce:	024a      	lsls	r2, r1, #9
 80022d0:	4610      	mov	r0, r2
 80022d2:	4619      	mov	r1, r3
 80022d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022d6:	2200      	movs	r2, #0
 80022d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80022da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80022dc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80022e0:	f7fd ffce 	bl	8000280 <__aeabi_uldivmod>
 80022e4:	4602      	mov	r2, r0
 80022e6:	460b      	mov	r3, r1
 80022e8:	4613      	mov	r3, r2
 80022ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80022ec:	e058      	b.n	80023a0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022ee:	4b38      	ldr	r3, [pc, #224]	; (80023d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	099b      	lsrs	r3, r3, #6
 80022f4:	2200      	movs	r2, #0
 80022f6:	4618      	mov	r0, r3
 80022f8:	4611      	mov	r1, r2
 80022fa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80022fe:	623b      	str	r3, [r7, #32]
 8002300:	2300      	movs	r3, #0
 8002302:	627b      	str	r3, [r7, #36]	; 0x24
 8002304:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002308:	4642      	mov	r2, r8
 800230a:	464b      	mov	r3, r9
 800230c:	f04f 0000 	mov.w	r0, #0
 8002310:	f04f 0100 	mov.w	r1, #0
 8002314:	0159      	lsls	r1, r3, #5
 8002316:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800231a:	0150      	lsls	r0, r2, #5
 800231c:	4602      	mov	r2, r0
 800231e:	460b      	mov	r3, r1
 8002320:	4641      	mov	r1, r8
 8002322:	ebb2 0a01 	subs.w	sl, r2, r1
 8002326:	4649      	mov	r1, r9
 8002328:	eb63 0b01 	sbc.w	fp, r3, r1
 800232c:	f04f 0200 	mov.w	r2, #0
 8002330:	f04f 0300 	mov.w	r3, #0
 8002334:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002338:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800233c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002340:	ebb2 040a 	subs.w	r4, r2, sl
 8002344:	eb63 050b 	sbc.w	r5, r3, fp
 8002348:	f04f 0200 	mov.w	r2, #0
 800234c:	f04f 0300 	mov.w	r3, #0
 8002350:	00eb      	lsls	r3, r5, #3
 8002352:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002356:	00e2      	lsls	r2, r4, #3
 8002358:	4614      	mov	r4, r2
 800235a:	461d      	mov	r5, r3
 800235c:	4643      	mov	r3, r8
 800235e:	18e3      	adds	r3, r4, r3
 8002360:	603b      	str	r3, [r7, #0]
 8002362:	464b      	mov	r3, r9
 8002364:	eb45 0303 	adc.w	r3, r5, r3
 8002368:	607b      	str	r3, [r7, #4]
 800236a:	f04f 0200 	mov.w	r2, #0
 800236e:	f04f 0300 	mov.w	r3, #0
 8002372:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002376:	4629      	mov	r1, r5
 8002378:	028b      	lsls	r3, r1, #10
 800237a:	4621      	mov	r1, r4
 800237c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002380:	4621      	mov	r1, r4
 8002382:	028a      	lsls	r2, r1, #10
 8002384:	4610      	mov	r0, r2
 8002386:	4619      	mov	r1, r3
 8002388:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800238a:	2200      	movs	r2, #0
 800238c:	61bb      	str	r3, [r7, #24]
 800238e:	61fa      	str	r2, [r7, #28]
 8002390:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002394:	f7fd ff74 	bl	8000280 <__aeabi_uldivmod>
 8002398:	4602      	mov	r2, r0
 800239a:	460b      	mov	r3, r1
 800239c:	4613      	mov	r3, r2
 800239e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80023a0:	4b0b      	ldr	r3, [pc, #44]	; (80023d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	0c1b      	lsrs	r3, r3, #16
 80023a6:	f003 0303 	and.w	r3, r3, #3
 80023aa:	3301      	adds	r3, #1
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80023b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80023b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80023ba:	e002      	b.n	80023c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023bc:	4b05      	ldr	r3, [pc, #20]	; (80023d4 <HAL_RCC_GetSysClockFreq+0x204>)
 80023be:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80023c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3750      	adds	r7, #80	; 0x50
 80023c8:	46bd      	mov	sp, r7
 80023ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023ce:	bf00      	nop
 80023d0:	40023800 	.word	0x40023800
 80023d4:	00f42400 	.word	0x00f42400
 80023d8:	007a1200 	.word	0x007a1200

080023dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023e0:	4b03      	ldr	r3, [pc, #12]	; (80023f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80023e2:	681b      	ldr	r3, [r3, #0]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	20000000 	.word	0x20000000

080023f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80023f8:	f7ff fff0 	bl	80023dc <HAL_RCC_GetHCLKFreq>
 80023fc:	4602      	mov	r2, r0
 80023fe:	4b05      	ldr	r3, [pc, #20]	; (8002414 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	0a9b      	lsrs	r3, r3, #10
 8002404:	f003 0307 	and.w	r3, r3, #7
 8002408:	4903      	ldr	r1, [pc, #12]	; (8002418 <HAL_RCC_GetPCLK1Freq+0x24>)
 800240a:	5ccb      	ldrb	r3, [r1, r3]
 800240c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002410:	4618      	mov	r0, r3
 8002412:	bd80      	pop	{r7, pc}
 8002414:	40023800 	.word	0x40023800
 8002418:	080042e8 	.word	0x080042e8

0800241c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002420:	f7ff ffdc 	bl	80023dc <HAL_RCC_GetHCLKFreq>
 8002424:	4602      	mov	r2, r0
 8002426:	4b05      	ldr	r3, [pc, #20]	; (800243c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	0b5b      	lsrs	r3, r3, #13
 800242c:	f003 0307 	and.w	r3, r3, #7
 8002430:	4903      	ldr	r1, [pc, #12]	; (8002440 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002432:	5ccb      	ldrb	r3, [r1, r3]
 8002434:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002438:	4618      	mov	r0, r3
 800243a:	bd80      	pop	{r7, pc}
 800243c:	40023800 	.word	0x40023800
 8002440:	080042e8 	.word	0x080042e8

08002444 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d101      	bne.n	8002456 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e042      	b.n	80024dc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800245c:	b2db      	uxtb	r3, r3
 800245e:	2b00      	cmp	r3, #0
 8002460:	d106      	bne.n	8002470 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2200      	movs	r2, #0
 8002466:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f7fe faf6 	bl	8000a5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2224      	movs	r2, #36	; 0x24
 8002474:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	68da      	ldr	r2, [r3, #12]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002486:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	f000 fc19 	bl	8002cc0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	691a      	ldr	r2, [r3, #16]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800249c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	695a      	ldr	r2, [r3, #20]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80024ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	68da      	ldr	r2, [r3, #12]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80024bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2220      	movs	r2, #32
 80024c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2220      	movs	r2, #32
 80024d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80024da:	2300      	movs	r3, #0
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3708      	adds	r7, #8
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b08a      	sub	sp, #40	; 0x28
 80024e8:	af02      	add	r7, sp, #8
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	60b9      	str	r1, [r7, #8]
 80024ee:	603b      	str	r3, [r7, #0]
 80024f0:	4613      	mov	r3, r2
 80024f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80024f4:	2300      	movs	r3, #0
 80024f6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	2b20      	cmp	r3, #32
 8002502:	d175      	bne.n	80025f0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d002      	beq.n	8002510 <HAL_UART_Transmit+0x2c>
 800250a:	88fb      	ldrh	r3, [r7, #6]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d101      	bne.n	8002514 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e06e      	b.n	80025f2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2200      	movs	r2, #0
 8002518:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2221      	movs	r2, #33	; 0x21
 800251e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002522:	f7fe fc8f 	bl	8000e44 <HAL_GetTick>
 8002526:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	88fa      	ldrh	r2, [r7, #6]
 800252c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	88fa      	ldrh	r2, [r7, #6]
 8002532:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800253c:	d108      	bne.n	8002550 <HAL_UART_Transmit+0x6c>
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d104      	bne.n	8002550 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002546:	2300      	movs	r3, #0
 8002548:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	61bb      	str	r3, [r7, #24]
 800254e:	e003      	b.n	8002558 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002554:	2300      	movs	r3, #0
 8002556:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002558:	e02e      	b.n	80025b8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	9300      	str	r3, [sp, #0]
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	2200      	movs	r2, #0
 8002562:	2180      	movs	r1, #128	; 0x80
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f000 fa2c 	bl	80029c2 <UART_WaitOnFlagUntilTimeout>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d005      	beq.n	800257c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2220      	movs	r2, #32
 8002574:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e03a      	b.n	80025f2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d10b      	bne.n	800259a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	881b      	ldrh	r3, [r3, #0]
 8002586:	461a      	mov	r2, r3
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002590:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	3302      	adds	r3, #2
 8002596:	61bb      	str	r3, [r7, #24]
 8002598:	e007      	b.n	80025aa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	781a      	ldrb	r2, [r3, #0]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	3301      	adds	r3, #1
 80025a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	3b01      	subs	r3, #1
 80025b2:	b29a      	uxth	r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025bc:	b29b      	uxth	r3, r3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d1cb      	bne.n	800255a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	9300      	str	r3, [sp, #0]
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	2200      	movs	r2, #0
 80025ca:	2140      	movs	r1, #64	; 0x40
 80025cc:	68f8      	ldr	r0, [r7, #12]
 80025ce:	f000 f9f8 	bl	80029c2 <UART_WaitOnFlagUntilTimeout>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d005      	beq.n	80025e4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2220      	movs	r2, #32
 80025dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e006      	b.n	80025f2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	2220      	movs	r2, #32
 80025e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80025ec:	2300      	movs	r3, #0
 80025ee:	e000      	b.n	80025f2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80025f0:	2302      	movs	r3, #2
  }
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3720      	adds	r7, #32
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b08a      	sub	sp, #40	; 0x28
 80025fe:	af02      	add	r7, sp, #8
 8002600:	60f8      	str	r0, [r7, #12]
 8002602:	60b9      	str	r1, [r7, #8]
 8002604:	603b      	str	r3, [r7, #0]
 8002606:	4613      	mov	r3, r2
 8002608:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800260a:	2300      	movs	r3, #0
 800260c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002614:	b2db      	uxtb	r3, r3
 8002616:	2b20      	cmp	r3, #32
 8002618:	f040 8081 	bne.w	800271e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d002      	beq.n	8002628 <HAL_UART_Receive+0x2e>
 8002622:	88fb      	ldrh	r3, [r7, #6]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d101      	bne.n	800262c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e079      	b.n	8002720 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2200      	movs	r2, #0
 8002630:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2222      	movs	r2, #34	; 0x22
 8002636:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2200      	movs	r2, #0
 800263e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002640:	f7fe fc00 	bl	8000e44 <HAL_GetTick>
 8002644:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	88fa      	ldrh	r2, [r7, #6]
 800264a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	88fa      	ldrh	r2, [r7, #6]
 8002650:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800265a:	d108      	bne.n	800266e <HAL_UART_Receive+0x74>
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	691b      	ldr	r3, [r3, #16]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d104      	bne.n	800266e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002664:	2300      	movs	r3, #0
 8002666:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	61bb      	str	r3, [r7, #24]
 800266c:	e003      	b.n	8002676 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002672:	2300      	movs	r3, #0
 8002674:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002676:	e047      	b.n	8002708 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	9300      	str	r3, [sp, #0]
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	2200      	movs	r2, #0
 8002680:	2120      	movs	r1, #32
 8002682:	68f8      	ldr	r0, [r7, #12]
 8002684:	f000 f99d 	bl	80029c2 <UART_WaitOnFlagUntilTimeout>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d005      	beq.n	800269a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2220      	movs	r2, #32
 8002692:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e042      	b.n	8002720 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d10c      	bne.n	80026ba <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	b29b      	uxth	r3, r3
 80026a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026ac:	b29a      	uxth	r2, r3
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	3302      	adds	r3, #2
 80026b6:	61bb      	str	r3, [r7, #24]
 80026b8:	e01f      	b.n	80026fa <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026c2:	d007      	beq.n	80026d4 <HAL_UART_Receive+0xda>
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d10a      	bne.n	80026e2 <HAL_UART_Receive+0xe8>
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d106      	bne.n	80026e2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	b2da      	uxtb	r2, r3
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	701a      	strb	r2, [r3, #0]
 80026e0:	e008      	b.n	80026f4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	3301      	adds	r3, #1
 80026f8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80026fe:	b29b      	uxth	r3, r3
 8002700:	3b01      	subs	r3, #1
 8002702:	b29a      	uxth	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800270c:	b29b      	uxth	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d1b2      	bne.n	8002678 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2220      	movs	r2, #32
 8002716:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 800271a:	2300      	movs	r3, #0
 800271c:	e000      	b.n	8002720 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800271e:	2302      	movs	r3, #2
  }
}
 8002720:	4618      	mov	r0, r3
 8002722:	3720      	adds	r7, #32
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}

08002728 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	4613      	mov	r3, r2
 8002734:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800273c:	b2db      	uxtb	r3, r3
 800273e:	2b20      	cmp	r3, #32
 8002740:	d112      	bne.n	8002768 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d002      	beq.n	800274e <HAL_UART_Receive_DMA+0x26>
 8002748:	88fb      	ldrh	r3, [r7, #6]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e00b      	b.n	800276a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2200      	movs	r2, #0
 8002756:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002758:	88fb      	ldrh	r3, [r7, #6]
 800275a:	461a      	mov	r2, r3
 800275c:	68b9      	ldr	r1, [r7, #8]
 800275e:	68f8      	ldr	r0, [r7, #12]
 8002760:	f000 f988 	bl	8002a74 <UART_Start_Receive_DMA>
 8002764:	4603      	mov	r3, r0
 8002766:	e000      	b.n	800276a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002768:	2302      	movs	r3, #2
  }
}
 800276a:	4618      	mov	r0, r3
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002772:	b480      	push	{r7}
 8002774:	b083      	sub	sp, #12
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800277a:	bf00      	nop
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr

08002786 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002786:	b480      	push	{r7}
 8002788:	b083      	sub	sp, #12
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800278e:	bf00      	nop
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr

0800279a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800279a:	b480      	push	{r7}
 800279c:	b083      	sub	sp, #12
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80027ae:	b480      	push	{r7}
 80027b0:	b083      	sub	sp, #12
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
 80027b6:	460b      	mov	r3, r1
 80027b8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80027ba:	bf00      	nop
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b09c      	sub	sp, #112	; 0x70
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027d2:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d172      	bne.n	80028c8 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80027e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027e4:	2200      	movs	r2, #0
 80027e6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80027e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	330c      	adds	r3, #12
 80027ee:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027f2:	e853 3f00 	ldrex	r3, [r3]
 80027f6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80027f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8002800:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	330c      	adds	r3, #12
 8002806:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002808:	65ba      	str	r2, [r7, #88]	; 0x58
 800280a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800280c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800280e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002810:	e841 2300 	strex	r3, r2, [r1]
 8002814:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002816:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002818:	2b00      	cmp	r3, #0
 800281a:	d1e5      	bne.n	80027e8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800281c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	3314      	adds	r3, #20
 8002822:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002826:	e853 3f00 	ldrex	r3, [r3]
 800282a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800282c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800282e:	f023 0301 	bic.w	r3, r3, #1
 8002832:	667b      	str	r3, [r7, #100]	; 0x64
 8002834:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	3314      	adds	r3, #20
 800283a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800283c:	647a      	str	r2, [r7, #68]	; 0x44
 800283e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002840:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002842:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002844:	e841 2300 	strex	r3, r2, [r1]
 8002848:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800284a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800284c:	2b00      	cmp	r3, #0
 800284e:	d1e5      	bne.n	800281c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002850:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	3314      	adds	r3, #20
 8002856:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800285a:	e853 3f00 	ldrex	r3, [r3]
 800285e:	623b      	str	r3, [r7, #32]
   return(result);
 8002860:	6a3b      	ldr	r3, [r7, #32]
 8002862:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002866:	663b      	str	r3, [r7, #96]	; 0x60
 8002868:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	3314      	adds	r3, #20
 800286e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002870:	633a      	str	r2, [r7, #48]	; 0x30
 8002872:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002874:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002876:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002878:	e841 2300 	strex	r3, r2, [r1]
 800287c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800287e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002880:	2b00      	cmp	r3, #0
 8002882:	d1e5      	bne.n	8002850 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002884:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002886:	2220      	movs	r2, #32
 8002888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800288c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800288e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002890:	2b01      	cmp	r3, #1
 8002892:	d119      	bne.n	80028c8 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002894:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	330c      	adds	r3, #12
 800289a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	e853 3f00 	ldrex	r3, [r3]
 80028a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f023 0310 	bic.w	r3, r3, #16
 80028aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80028ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	330c      	adds	r3, #12
 80028b2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80028b4:	61fa      	str	r2, [r7, #28]
 80028b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028b8:	69b9      	ldr	r1, [r7, #24]
 80028ba:	69fa      	ldr	r2, [r7, #28]
 80028bc:	e841 2300 	strex	r3, r2, [r1]
 80028c0:	617b      	str	r3, [r7, #20]
   return(result);
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d1e5      	bne.n	8002894 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028ca:	2200      	movs	r2, #0
 80028cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d106      	bne.n	80028e4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80028d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80028da:	4619      	mov	r1, r3
 80028dc:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80028de:	f7ff ff66 	bl	80027ae <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80028e2:	e002      	b.n	80028ea <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80028e4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80028e6:	f7ff ff44 	bl	8002772 <HAL_UART_RxCpltCallback>
}
 80028ea:	bf00      	nop
 80028ec:	3770      	adds	r7, #112	; 0x70
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}

080028f2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b084      	sub	sp, #16
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028fe:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2201      	movs	r2, #1
 8002904:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290a:	2b01      	cmp	r3, #1
 800290c:	d108      	bne.n	8002920 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002912:	085b      	lsrs	r3, r3, #1
 8002914:	b29b      	uxth	r3, r3
 8002916:	4619      	mov	r1, r3
 8002918:	68f8      	ldr	r0, [r7, #12]
 800291a:	f7ff ff48 	bl	80027ae <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800291e:	e002      	b.n	8002926 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8002920:	68f8      	ldr	r0, [r7, #12]
 8002922:	f7ff ff30 	bl	8002786 <HAL_UART_RxHalfCpltCallback>
}
 8002926:	bf00      	nop
 8002928:	3710      	adds	r7, #16
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800292e:	b580      	push	{r7, lr}
 8002930:	b084      	sub	sp, #16
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002936:	2300      	movs	r3, #0
 8002938:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800293e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	695b      	ldr	r3, [r3, #20]
 8002946:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800294a:	2b80      	cmp	r3, #128	; 0x80
 800294c:	bf0c      	ite	eq
 800294e:	2301      	moveq	r3, #1
 8002950:	2300      	movne	r3, #0
 8002952:	b2db      	uxtb	r3, r3
 8002954:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b21      	cmp	r3, #33	; 0x21
 8002960:	d108      	bne.n	8002974 <UART_DMAError+0x46>
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d005      	beq.n	8002974 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	2200      	movs	r2, #0
 800296c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800296e:	68b8      	ldr	r0, [r7, #8]
 8002970:	f000 f91a 	bl	8002ba8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800297e:	2b40      	cmp	r3, #64	; 0x40
 8002980:	bf0c      	ite	eq
 8002982:	2301      	moveq	r3, #1
 8002984:	2300      	movne	r3, #0
 8002986:	b2db      	uxtb	r3, r3
 8002988:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002990:	b2db      	uxtb	r3, r3
 8002992:	2b22      	cmp	r3, #34	; 0x22
 8002994:	d108      	bne.n	80029a8 <UART_DMAError+0x7a>
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d005      	beq.n	80029a8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	2200      	movs	r2, #0
 80029a0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80029a2:	68b8      	ldr	r0, [r7, #8]
 80029a4:	f000 f928 	bl	8002bf8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ac:	f043 0210 	orr.w	r2, r3, #16
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80029b4:	68b8      	ldr	r0, [r7, #8]
 80029b6:	f7ff fef0 	bl	800279a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80029ba:	bf00      	nop
 80029bc:	3710      	adds	r7, #16
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}

080029c2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80029c2:	b580      	push	{r7, lr}
 80029c4:	b086      	sub	sp, #24
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	60f8      	str	r0, [r7, #12]
 80029ca:	60b9      	str	r1, [r7, #8]
 80029cc:	603b      	str	r3, [r7, #0]
 80029ce:	4613      	mov	r3, r2
 80029d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029d2:	e03b      	b.n	8002a4c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029d4:	6a3b      	ldr	r3, [r7, #32]
 80029d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029da:	d037      	beq.n	8002a4c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029dc:	f7fe fa32 	bl	8000e44 <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	6a3a      	ldr	r2, [r7, #32]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d302      	bcc.n	80029f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80029ec:	6a3b      	ldr	r3, [r7, #32]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	e03a      	b.n	8002a6c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	f003 0304 	and.w	r3, r3, #4
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d023      	beq.n	8002a4c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	2b80      	cmp	r3, #128	; 0x80
 8002a08:	d020      	beq.n	8002a4c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	2b40      	cmp	r3, #64	; 0x40
 8002a0e:	d01d      	beq.n	8002a4c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0308 	and.w	r3, r3, #8
 8002a1a:	2b08      	cmp	r3, #8
 8002a1c:	d116      	bne.n	8002a4c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002a1e:	2300      	movs	r3, #0
 8002a20:	617b      	str	r3, [r7, #20]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	617b      	str	r3, [r7, #20]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	617b      	str	r3, [r7, #20]
 8002a32:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a34:	68f8      	ldr	r0, [r7, #12]
 8002a36:	f000 f8df 	bl	8002bf8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2208      	movs	r2, #8
 8002a3e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e00f      	b.n	8002a6c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	4013      	ands	r3, r2
 8002a56:	68ba      	ldr	r2, [r7, #8]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	bf0c      	ite	eq
 8002a5c:	2301      	moveq	r3, #1
 8002a5e:	2300      	movne	r3, #0
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	461a      	mov	r2, r3
 8002a64:	79fb      	ldrb	r3, [r7, #7]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d0b4      	beq.n	80029d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a6a:	2300      	movs	r3, #0
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3718      	adds	r7, #24
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b098      	sub	sp, #96	; 0x60
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	4613      	mov	r3, r2
 8002a80:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8002a82:	68ba      	ldr	r2, [r7, #8]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	88fa      	ldrh	r2, [r7, #6]
 8002a8c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2200      	movs	r2, #0
 8002a92:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2222      	movs	r2, #34	; 0x22
 8002a98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aa0:	4a3e      	ldr	r2, [pc, #248]	; (8002b9c <UART_Start_Receive_DMA+0x128>)
 8002aa2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aa8:	4a3d      	ldr	r2, [pc, #244]	; (8002ba0 <UART_Start_Receive_DMA+0x12c>)
 8002aaa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab0:	4a3c      	ldr	r2, [pc, #240]	; (8002ba4 <UART_Start_Receive_DMA+0x130>)
 8002ab2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab8:	2200      	movs	r2, #0
 8002aba:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8002abc:	f107 0308 	add.w	r3, r7, #8
 8002ac0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	3304      	adds	r3, #4
 8002acc:	4619      	mov	r1, r3
 8002ace:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	88fb      	ldrh	r3, [r7, #6]
 8002ad4:	f7fe fba6 	bl	8001224 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8002ad8:	2300      	movs	r3, #0
 8002ada:	613b      	str	r3, [r7, #16]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	613b      	str	r3, [r7, #16]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	613b      	str	r3, [r7, #16]
 8002aec:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	691b      	ldr	r3, [r3, #16]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d019      	beq.n	8002b2a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	330c      	adds	r3, #12
 8002afc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002afe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b00:	e853 3f00 	ldrex	r3, [r3]
 8002b04:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002b06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b0c:	65bb      	str	r3, [r7, #88]	; 0x58
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	330c      	adds	r3, #12
 8002b14:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002b16:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002b18:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b1a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002b1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002b1e:	e841 2300 	strex	r3, r2, [r1]
 8002b22:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8002b24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1e5      	bne.n	8002af6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	3314      	adds	r3, #20
 8002b30:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b34:	e853 3f00 	ldrex	r3, [r3]
 8002b38:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b3c:	f043 0301 	orr.w	r3, r3, #1
 8002b40:	657b      	str	r3, [r7, #84]	; 0x54
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	3314      	adds	r3, #20
 8002b48:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002b4a:	63ba      	str	r2, [r7, #56]	; 0x38
 8002b4c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b4e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002b50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b52:	e841 2300 	strex	r3, r2, [r1]
 8002b56:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d1e5      	bne.n	8002b2a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	3314      	adds	r3, #20
 8002b64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b66:	69bb      	ldr	r3, [r7, #24]
 8002b68:	e853 3f00 	ldrex	r3, [r3]
 8002b6c:	617b      	str	r3, [r7, #20]
   return(result);
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b74:	653b      	str	r3, [r7, #80]	; 0x50
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	3314      	adds	r3, #20
 8002b7c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002b7e:	627a      	str	r2, [r7, #36]	; 0x24
 8002b80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b82:	6a39      	ldr	r1, [r7, #32]
 8002b84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b86:	e841 2300 	strex	r3, r2, [r1]
 8002b8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d1e5      	bne.n	8002b5e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3760      	adds	r7, #96	; 0x60
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	080027c7 	.word	0x080027c7
 8002ba0:	080028f3 	.word	0x080028f3
 8002ba4:	0800292f 	.word	0x0800292f

08002ba8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b089      	sub	sp, #36	; 0x24
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	330c      	adds	r3, #12
 8002bb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	e853 3f00 	ldrex	r3, [r3]
 8002bbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002bc6:	61fb      	str	r3, [r7, #28]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	330c      	adds	r3, #12
 8002bce:	69fa      	ldr	r2, [r7, #28]
 8002bd0:	61ba      	str	r2, [r7, #24]
 8002bd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bd4:	6979      	ldr	r1, [r7, #20]
 8002bd6:	69ba      	ldr	r2, [r7, #24]
 8002bd8:	e841 2300 	strex	r3, r2, [r1]
 8002bdc:	613b      	str	r3, [r7, #16]
   return(result);
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d1e5      	bne.n	8002bb0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2220      	movs	r2, #32
 8002be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8002bec:	bf00      	nop
 8002bee:	3724      	adds	r7, #36	; 0x24
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b095      	sub	sp, #84	; 0x54
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	330c      	adds	r3, #12
 8002c06:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c0a:	e853 3f00 	ldrex	r3, [r3]
 8002c0e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c12:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002c16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	330c      	adds	r3, #12
 8002c1e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002c20:	643a      	str	r2, [r7, #64]	; 0x40
 8002c22:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c24:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002c26:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002c28:	e841 2300 	strex	r3, r2, [r1]
 8002c2c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d1e5      	bne.n	8002c00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	3314      	adds	r3, #20
 8002c3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c3c:	6a3b      	ldr	r3, [r7, #32]
 8002c3e:	e853 3f00 	ldrex	r3, [r3]
 8002c42:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	f023 0301 	bic.w	r3, r3, #1
 8002c4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	3314      	adds	r3, #20
 8002c52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002c54:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002c56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c5c:	e841 2300 	strex	r3, r2, [r1]
 8002c60:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d1e5      	bne.n	8002c34 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d119      	bne.n	8002ca4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	330c      	adds	r3, #12
 8002c76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	e853 3f00 	ldrex	r3, [r3]
 8002c7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	f023 0310 	bic.w	r3, r3, #16
 8002c86:	647b      	str	r3, [r7, #68]	; 0x44
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	330c      	adds	r3, #12
 8002c8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c90:	61ba      	str	r2, [r7, #24]
 8002c92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c94:	6979      	ldr	r1, [r7, #20]
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	e841 2300 	strex	r3, r2, [r1]
 8002c9c:	613b      	str	r3, [r7, #16]
   return(result);
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d1e5      	bne.n	8002c70 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2220      	movs	r2, #32
 8002ca8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002cb2:	bf00      	nop
 8002cb4:	3754      	adds	r7, #84	; 0x54
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
	...

08002cc0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cc4:	b0c0      	sub	sp, #256	; 0x100
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cdc:	68d9      	ldr	r1, [r3, #12]
 8002cde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	ea40 0301 	orr.w	r3, r0, r1
 8002ce8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cee:	689a      	ldr	r2, [r3, #8]
 8002cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cf4:	691b      	ldr	r3, [r3, #16]
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cfc:	695b      	ldr	r3, [r3, #20]
 8002cfe:	431a      	orrs	r2, r3
 8002d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d04:	69db      	ldr	r3, [r3, #28]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002d18:	f021 010c 	bic.w	r1, r1, #12
 8002d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002d26:	430b      	orrs	r3, r1
 8002d28:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d3a:	6999      	ldr	r1, [r3, #24]
 8002d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	ea40 0301 	orr.w	r3, r0, r1
 8002d46:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	4b8f      	ldr	r3, [pc, #572]	; (8002f8c <UART_SetConfig+0x2cc>)
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d005      	beq.n	8002d60 <UART_SetConfig+0xa0>
 8002d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	4b8d      	ldr	r3, [pc, #564]	; (8002f90 <UART_SetConfig+0x2d0>)
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d104      	bne.n	8002d6a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d60:	f7ff fb5c 	bl	800241c <HAL_RCC_GetPCLK2Freq>
 8002d64:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002d68:	e003      	b.n	8002d72 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d6a:	f7ff fb43 	bl	80023f4 <HAL_RCC_GetPCLK1Freq>
 8002d6e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d76:	69db      	ldr	r3, [r3, #28]
 8002d78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d7c:	f040 810c 	bne.w	8002f98 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d84:	2200      	movs	r2, #0
 8002d86:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002d8a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002d8e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002d92:	4622      	mov	r2, r4
 8002d94:	462b      	mov	r3, r5
 8002d96:	1891      	adds	r1, r2, r2
 8002d98:	65b9      	str	r1, [r7, #88]	; 0x58
 8002d9a:	415b      	adcs	r3, r3
 8002d9c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002d9e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002da2:	4621      	mov	r1, r4
 8002da4:	eb12 0801 	adds.w	r8, r2, r1
 8002da8:	4629      	mov	r1, r5
 8002daa:	eb43 0901 	adc.w	r9, r3, r1
 8002dae:	f04f 0200 	mov.w	r2, #0
 8002db2:	f04f 0300 	mov.w	r3, #0
 8002db6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002dba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dbe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002dc2:	4690      	mov	r8, r2
 8002dc4:	4699      	mov	r9, r3
 8002dc6:	4623      	mov	r3, r4
 8002dc8:	eb18 0303 	adds.w	r3, r8, r3
 8002dcc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002dd0:	462b      	mov	r3, r5
 8002dd2:	eb49 0303 	adc.w	r3, r9, r3
 8002dd6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002de6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002dea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002dee:	460b      	mov	r3, r1
 8002df0:	18db      	adds	r3, r3, r3
 8002df2:	653b      	str	r3, [r7, #80]	; 0x50
 8002df4:	4613      	mov	r3, r2
 8002df6:	eb42 0303 	adc.w	r3, r2, r3
 8002dfa:	657b      	str	r3, [r7, #84]	; 0x54
 8002dfc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002e00:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002e04:	f7fd fa3c 	bl	8000280 <__aeabi_uldivmod>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	4b61      	ldr	r3, [pc, #388]	; (8002f94 <UART_SetConfig+0x2d4>)
 8002e0e:	fba3 2302 	umull	r2, r3, r3, r2
 8002e12:	095b      	lsrs	r3, r3, #5
 8002e14:	011c      	lsls	r4, r3, #4
 8002e16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002e20:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002e24:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002e28:	4642      	mov	r2, r8
 8002e2a:	464b      	mov	r3, r9
 8002e2c:	1891      	adds	r1, r2, r2
 8002e2e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002e30:	415b      	adcs	r3, r3
 8002e32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e34:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002e38:	4641      	mov	r1, r8
 8002e3a:	eb12 0a01 	adds.w	sl, r2, r1
 8002e3e:	4649      	mov	r1, r9
 8002e40:	eb43 0b01 	adc.w	fp, r3, r1
 8002e44:	f04f 0200 	mov.w	r2, #0
 8002e48:	f04f 0300 	mov.w	r3, #0
 8002e4c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e50:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e54:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e58:	4692      	mov	sl, r2
 8002e5a:	469b      	mov	fp, r3
 8002e5c:	4643      	mov	r3, r8
 8002e5e:	eb1a 0303 	adds.w	r3, sl, r3
 8002e62:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002e66:	464b      	mov	r3, r9
 8002e68:	eb4b 0303 	adc.w	r3, fp, r3
 8002e6c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002e7c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002e80:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002e84:	460b      	mov	r3, r1
 8002e86:	18db      	adds	r3, r3, r3
 8002e88:	643b      	str	r3, [r7, #64]	; 0x40
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	eb42 0303 	adc.w	r3, r2, r3
 8002e90:	647b      	str	r3, [r7, #68]	; 0x44
 8002e92:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002e96:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002e9a:	f7fd f9f1 	bl	8000280 <__aeabi_uldivmod>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	4611      	mov	r1, r2
 8002ea4:	4b3b      	ldr	r3, [pc, #236]	; (8002f94 <UART_SetConfig+0x2d4>)
 8002ea6:	fba3 2301 	umull	r2, r3, r3, r1
 8002eaa:	095b      	lsrs	r3, r3, #5
 8002eac:	2264      	movs	r2, #100	; 0x64
 8002eae:	fb02 f303 	mul.w	r3, r2, r3
 8002eb2:	1acb      	subs	r3, r1, r3
 8002eb4:	00db      	lsls	r3, r3, #3
 8002eb6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002eba:	4b36      	ldr	r3, [pc, #216]	; (8002f94 <UART_SetConfig+0x2d4>)
 8002ebc:	fba3 2302 	umull	r2, r3, r3, r2
 8002ec0:	095b      	lsrs	r3, r3, #5
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002ec8:	441c      	add	r4, r3
 8002eca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002ed4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002ed8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002edc:	4642      	mov	r2, r8
 8002ede:	464b      	mov	r3, r9
 8002ee0:	1891      	adds	r1, r2, r2
 8002ee2:	63b9      	str	r1, [r7, #56]	; 0x38
 8002ee4:	415b      	adcs	r3, r3
 8002ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ee8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002eec:	4641      	mov	r1, r8
 8002eee:	1851      	adds	r1, r2, r1
 8002ef0:	6339      	str	r1, [r7, #48]	; 0x30
 8002ef2:	4649      	mov	r1, r9
 8002ef4:	414b      	adcs	r3, r1
 8002ef6:	637b      	str	r3, [r7, #52]	; 0x34
 8002ef8:	f04f 0200 	mov.w	r2, #0
 8002efc:	f04f 0300 	mov.w	r3, #0
 8002f00:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002f04:	4659      	mov	r1, fp
 8002f06:	00cb      	lsls	r3, r1, #3
 8002f08:	4651      	mov	r1, sl
 8002f0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f0e:	4651      	mov	r1, sl
 8002f10:	00ca      	lsls	r2, r1, #3
 8002f12:	4610      	mov	r0, r2
 8002f14:	4619      	mov	r1, r3
 8002f16:	4603      	mov	r3, r0
 8002f18:	4642      	mov	r2, r8
 8002f1a:	189b      	adds	r3, r3, r2
 8002f1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002f20:	464b      	mov	r3, r9
 8002f22:	460a      	mov	r2, r1
 8002f24:	eb42 0303 	adc.w	r3, r2, r3
 8002f28:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002f38:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002f3c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002f40:	460b      	mov	r3, r1
 8002f42:	18db      	adds	r3, r3, r3
 8002f44:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f46:	4613      	mov	r3, r2
 8002f48:	eb42 0303 	adc.w	r3, r2, r3
 8002f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f4e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002f52:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002f56:	f7fd f993 	bl	8000280 <__aeabi_uldivmod>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	4b0d      	ldr	r3, [pc, #52]	; (8002f94 <UART_SetConfig+0x2d4>)
 8002f60:	fba3 1302 	umull	r1, r3, r3, r2
 8002f64:	095b      	lsrs	r3, r3, #5
 8002f66:	2164      	movs	r1, #100	; 0x64
 8002f68:	fb01 f303 	mul.w	r3, r1, r3
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	00db      	lsls	r3, r3, #3
 8002f70:	3332      	adds	r3, #50	; 0x32
 8002f72:	4a08      	ldr	r2, [pc, #32]	; (8002f94 <UART_SetConfig+0x2d4>)
 8002f74:	fba2 2303 	umull	r2, r3, r2, r3
 8002f78:	095b      	lsrs	r3, r3, #5
 8002f7a:	f003 0207 	and.w	r2, r3, #7
 8002f7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4422      	add	r2, r4
 8002f86:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002f88:	e106      	b.n	8003198 <UART_SetConfig+0x4d8>
 8002f8a:	bf00      	nop
 8002f8c:	40011000 	.word	0x40011000
 8002f90:	40011400 	.word	0x40011400
 8002f94:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002fa2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002fa6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002faa:	4642      	mov	r2, r8
 8002fac:	464b      	mov	r3, r9
 8002fae:	1891      	adds	r1, r2, r2
 8002fb0:	6239      	str	r1, [r7, #32]
 8002fb2:	415b      	adcs	r3, r3
 8002fb4:	627b      	str	r3, [r7, #36]	; 0x24
 8002fb6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002fba:	4641      	mov	r1, r8
 8002fbc:	1854      	adds	r4, r2, r1
 8002fbe:	4649      	mov	r1, r9
 8002fc0:	eb43 0501 	adc.w	r5, r3, r1
 8002fc4:	f04f 0200 	mov.w	r2, #0
 8002fc8:	f04f 0300 	mov.w	r3, #0
 8002fcc:	00eb      	lsls	r3, r5, #3
 8002fce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002fd2:	00e2      	lsls	r2, r4, #3
 8002fd4:	4614      	mov	r4, r2
 8002fd6:	461d      	mov	r5, r3
 8002fd8:	4643      	mov	r3, r8
 8002fda:	18e3      	adds	r3, r4, r3
 8002fdc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002fe0:	464b      	mov	r3, r9
 8002fe2:	eb45 0303 	adc.w	r3, r5, r3
 8002fe6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002ff6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002ffa:	f04f 0200 	mov.w	r2, #0
 8002ffe:	f04f 0300 	mov.w	r3, #0
 8003002:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003006:	4629      	mov	r1, r5
 8003008:	008b      	lsls	r3, r1, #2
 800300a:	4621      	mov	r1, r4
 800300c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003010:	4621      	mov	r1, r4
 8003012:	008a      	lsls	r2, r1, #2
 8003014:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003018:	f7fd f932 	bl	8000280 <__aeabi_uldivmod>
 800301c:	4602      	mov	r2, r0
 800301e:	460b      	mov	r3, r1
 8003020:	4b60      	ldr	r3, [pc, #384]	; (80031a4 <UART_SetConfig+0x4e4>)
 8003022:	fba3 2302 	umull	r2, r3, r3, r2
 8003026:	095b      	lsrs	r3, r3, #5
 8003028:	011c      	lsls	r4, r3, #4
 800302a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800302e:	2200      	movs	r2, #0
 8003030:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003034:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003038:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800303c:	4642      	mov	r2, r8
 800303e:	464b      	mov	r3, r9
 8003040:	1891      	adds	r1, r2, r2
 8003042:	61b9      	str	r1, [r7, #24]
 8003044:	415b      	adcs	r3, r3
 8003046:	61fb      	str	r3, [r7, #28]
 8003048:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800304c:	4641      	mov	r1, r8
 800304e:	1851      	adds	r1, r2, r1
 8003050:	6139      	str	r1, [r7, #16]
 8003052:	4649      	mov	r1, r9
 8003054:	414b      	adcs	r3, r1
 8003056:	617b      	str	r3, [r7, #20]
 8003058:	f04f 0200 	mov.w	r2, #0
 800305c:	f04f 0300 	mov.w	r3, #0
 8003060:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003064:	4659      	mov	r1, fp
 8003066:	00cb      	lsls	r3, r1, #3
 8003068:	4651      	mov	r1, sl
 800306a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800306e:	4651      	mov	r1, sl
 8003070:	00ca      	lsls	r2, r1, #3
 8003072:	4610      	mov	r0, r2
 8003074:	4619      	mov	r1, r3
 8003076:	4603      	mov	r3, r0
 8003078:	4642      	mov	r2, r8
 800307a:	189b      	adds	r3, r3, r2
 800307c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003080:	464b      	mov	r3, r9
 8003082:	460a      	mov	r2, r1
 8003084:	eb42 0303 	adc.w	r3, r2, r3
 8003088:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800308c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	67bb      	str	r3, [r7, #120]	; 0x78
 8003096:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003098:	f04f 0200 	mov.w	r2, #0
 800309c:	f04f 0300 	mov.w	r3, #0
 80030a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80030a4:	4649      	mov	r1, r9
 80030a6:	008b      	lsls	r3, r1, #2
 80030a8:	4641      	mov	r1, r8
 80030aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030ae:	4641      	mov	r1, r8
 80030b0:	008a      	lsls	r2, r1, #2
 80030b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80030b6:	f7fd f8e3 	bl	8000280 <__aeabi_uldivmod>
 80030ba:	4602      	mov	r2, r0
 80030bc:	460b      	mov	r3, r1
 80030be:	4611      	mov	r1, r2
 80030c0:	4b38      	ldr	r3, [pc, #224]	; (80031a4 <UART_SetConfig+0x4e4>)
 80030c2:	fba3 2301 	umull	r2, r3, r3, r1
 80030c6:	095b      	lsrs	r3, r3, #5
 80030c8:	2264      	movs	r2, #100	; 0x64
 80030ca:	fb02 f303 	mul.w	r3, r2, r3
 80030ce:	1acb      	subs	r3, r1, r3
 80030d0:	011b      	lsls	r3, r3, #4
 80030d2:	3332      	adds	r3, #50	; 0x32
 80030d4:	4a33      	ldr	r2, [pc, #204]	; (80031a4 <UART_SetConfig+0x4e4>)
 80030d6:	fba2 2303 	umull	r2, r3, r2, r3
 80030da:	095b      	lsrs	r3, r3, #5
 80030dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030e0:	441c      	add	r4, r3
 80030e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80030e6:	2200      	movs	r2, #0
 80030e8:	673b      	str	r3, [r7, #112]	; 0x70
 80030ea:	677a      	str	r2, [r7, #116]	; 0x74
 80030ec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80030f0:	4642      	mov	r2, r8
 80030f2:	464b      	mov	r3, r9
 80030f4:	1891      	adds	r1, r2, r2
 80030f6:	60b9      	str	r1, [r7, #8]
 80030f8:	415b      	adcs	r3, r3
 80030fa:	60fb      	str	r3, [r7, #12]
 80030fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003100:	4641      	mov	r1, r8
 8003102:	1851      	adds	r1, r2, r1
 8003104:	6039      	str	r1, [r7, #0]
 8003106:	4649      	mov	r1, r9
 8003108:	414b      	adcs	r3, r1
 800310a:	607b      	str	r3, [r7, #4]
 800310c:	f04f 0200 	mov.w	r2, #0
 8003110:	f04f 0300 	mov.w	r3, #0
 8003114:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003118:	4659      	mov	r1, fp
 800311a:	00cb      	lsls	r3, r1, #3
 800311c:	4651      	mov	r1, sl
 800311e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003122:	4651      	mov	r1, sl
 8003124:	00ca      	lsls	r2, r1, #3
 8003126:	4610      	mov	r0, r2
 8003128:	4619      	mov	r1, r3
 800312a:	4603      	mov	r3, r0
 800312c:	4642      	mov	r2, r8
 800312e:	189b      	adds	r3, r3, r2
 8003130:	66bb      	str	r3, [r7, #104]	; 0x68
 8003132:	464b      	mov	r3, r9
 8003134:	460a      	mov	r2, r1
 8003136:	eb42 0303 	adc.w	r3, r2, r3
 800313a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800313c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	663b      	str	r3, [r7, #96]	; 0x60
 8003146:	667a      	str	r2, [r7, #100]	; 0x64
 8003148:	f04f 0200 	mov.w	r2, #0
 800314c:	f04f 0300 	mov.w	r3, #0
 8003150:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003154:	4649      	mov	r1, r9
 8003156:	008b      	lsls	r3, r1, #2
 8003158:	4641      	mov	r1, r8
 800315a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800315e:	4641      	mov	r1, r8
 8003160:	008a      	lsls	r2, r1, #2
 8003162:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003166:	f7fd f88b 	bl	8000280 <__aeabi_uldivmod>
 800316a:	4602      	mov	r2, r0
 800316c:	460b      	mov	r3, r1
 800316e:	4b0d      	ldr	r3, [pc, #52]	; (80031a4 <UART_SetConfig+0x4e4>)
 8003170:	fba3 1302 	umull	r1, r3, r3, r2
 8003174:	095b      	lsrs	r3, r3, #5
 8003176:	2164      	movs	r1, #100	; 0x64
 8003178:	fb01 f303 	mul.w	r3, r1, r3
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	011b      	lsls	r3, r3, #4
 8003180:	3332      	adds	r3, #50	; 0x32
 8003182:	4a08      	ldr	r2, [pc, #32]	; (80031a4 <UART_SetConfig+0x4e4>)
 8003184:	fba2 2303 	umull	r2, r3, r2, r3
 8003188:	095b      	lsrs	r3, r3, #5
 800318a:	f003 020f 	and.w	r2, r3, #15
 800318e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4422      	add	r2, r4
 8003196:	609a      	str	r2, [r3, #8]
}
 8003198:	bf00      	nop
 800319a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800319e:	46bd      	mov	sp, r7
 80031a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031a4:	51eb851f 	.word	0x51eb851f

080031a8 <std>:
 80031a8:	2300      	movs	r3, #0
 80031aa:	b510      	push	{r4, lr}
 80031ac:	4604      	mov	r4, r0
 80031ae:	e9c0 3300 	strd	r3, r3, [r0]
 80031b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80031b6:	6083      	str	r3, [r0, #8]
 80031b8:	8181      	strh	r1, [r0, #12]
 80031ba:	6643      	str	r3, [r0, #100]	; 0x64
 80031bc:	81c2      	strh	r2, [r0, #14]
 80031be:	6183      	str	r3, [r0, #24]
 80031c0:	4619      	mov	r1, r3
 80031c2:	2208      	movs	r2, #8
 80031c4:	305c      	adds	r0, #92	; 0x5c
 80031c6:	f000 faa5 	bl	8003714 <memset>
 80031ca:	4b0d      	ldr	r3, [pc, #52]	; (8003200 <std+0x58>)
 80031cc:	6263      	str	r3, [r4, #36]	; 0x24
 80031ce:	4b0d      	ldr	r3, [pc, #52]	; (8003204 <std+0x5c>)
 80031d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80031d2:	4b0d      	ldr	r3, [pc, #52]	; (8003208 <std+0x60>)
 80031d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80031d6:	4b0d      	ldr	r3, [pc, #52]	; (800320c <std+0x64>)
 80031d8:	6323      	str	r3, [r4, #48]	; 0x30
 80031da:	4b0d      	ldr	r3, [pc, #52]	; (8003210 <std+0x68>)
 80031dc:	6224      	str	r4, [r4, #32]
 80031de:	429c      	cmp	r4, r3
 80031e0:	d006      	beq.n	80031f0 <std+0x48>
 80031e2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80031e6:	4294      	cmp	r4, r2
 80031e8:	d002      	beq.n	80031f0 <std+0x48>
 80031ea:	33d0      	adds	r3, #208	; 0xd0
 80031ec:	429c      	cmp	r4, r3
 80031ee:	d105      	bne.n	80031fc <std+0x54>
 80031f0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80031f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031f8:	f000 bb04 	b.w	8003804 <__retarget_lock_init_recursive>
 80031fc:	bd10      	pop	{r4, pc}
 80031fe:	bf00      	nop
 8003200:	08003565 	.word	0x08003565
 8003204:	08003587 	.word	0x08003587
 8003208:	080035bf 	.word	0x080035bf
 800320c:	080035e3 	.word	0x080035e3
 8003210:	200001a0 	.word	0x200001a0

08003214 <stdio_exit_handler>:
 8003214:	4a02      	ldr	r2, [pc, #8]	; (8003220 <stdio_exit_handler+0xc>)
 8003216:	4903      	ldr	r1, [pc, #12]	; (8003224 <stdio_exit_handler+0x10>)
 8003218:	4803      	ldr	r0, [pc, #12]	; (8003228 <stdio_exit_handler+0x14>)
 800321a:	f000 b869 	b.w	80032f0 <_fwalk_sglue>
 800321e:	bf00      	nop
 8003220:	2000000c 	.word	0x2000000c
 8003224:	080040dd 	.word	0x080040dd
 8003228:	20000018 	.word	0x20000018

0800322c <cleanup_stdio>:
 800322c:	6841      	ldr	r1, [r0, #4]
 800322e:	4b0c      	ldr	r3, [pc, #48]	; (8003260 <cleanup_stdio+0x34>)
 8003230:	4299      	cmp	r1, r3
 8003232:	b510      	push	{r4, lr}
 8003234:	4604      	mov	r4, r0
 8003236:	d001      	beq.n	800323c <cleanup_stdio+0x10>
 8003238:	f000 ff50 	bl	80040dc <_fflush_r>
 800323c:	68a1      	ldr	r1, [r4, #8]
 800323e:	4b09      	ldr	r3, [pc, #36]	; (8003264 <cleanup_stdio+0x38>)
 8003240:	4299      	cmp	r1, r3
 8003242:	d002      	beq.n	800324a <cleanup_stdio+0x1e>
 8003244:	4620      	mov	r0, r4
 8003246:	f000 ff49 	bl	80040dc <_fflush_r>
 800324a:	68e1      	ldr	r1, [r4, #12]
 800324c:	4b06      	ldr	r3, [pc, #24]	; (8003268 <cleanup_stdio+0x3c>)
 800324e:	4299      	cmp	r1, r3
 8003250:	d004      	beq.n	800325c <cleanup_stdio+0x30>
 8003252:	4620      	mov	r0, r4
 8003254:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003258:	f000 bf40 	b.w	80040dc <_fflush_r>
 800325c:	bd10      	pop	{r4, pc}
 800325e:	bf00      	nop
 8003260:	200001a0 	.word	0x200001a0
 8003264:	20000208 	.word	0x20000208
 8003268:	20000270 	.word	0x20000270

0800326c <global_stdio_init.part.0>:
 800326c:	b510      	push	{r4, lr}
 800326e:	4b0b      	ldr	r3, [pc, #44]	; (800329c <global_stdio_init.part.0+0x30>)
 8003270:	4c0b      	ldr	r4, [pc, #44]	; (80032a0 <global_stdio_init.part.0+0x34>)
 8003272:	4a0c      	ldr	r2, [pc, #48]	; (80032a4 <global_stdio_init.part.0+0x38>)
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	4620      	mov	r0, r4
 8003278:	2200      	movs	r2, #0
 800327a:	2104      	movs	r1, #4
 800327c:	f7ff ff94 	bl	80031a8 <std>
 8003280:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003284:	2201      	movs	r2, #1
 8003286:	2109      	movs	r1, #9
 8003288:	f7ff ff8e 	bl	80031a8 <std>
 800328c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003290:	2202      	movs	r2, #2
 8003292:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003296:	2112      	movs	r1, #18
 8003298:	f7ff bf86 	b.w	80031a8 <std>
 800329c:	200002d8 	.word	0x200002d8
 80032a0:	200001a0 	.word	0x200001a0
 80032a4:	08003215 	.word	0x08003215

080032a8 <__sfp_lock_acquire>:
 80032a8:	4801      	ldr	r0, [pc, #4]	; (80032b0 <__sfp_lock_acquire+0x8>)
 80032aa:	f000 baac 	b.w	8003806 <__retarget_lock_acquire_recursive>
 80032ae:	bf00      	nop
 80032b0:	200002e1 	.word	0x200002e1

080032b4 <__sfp_lock_release>:
 80032b4:	4801      	ldr	r0, [pc, #4]	; (80032bc <__sfp_lock_release+0x8>)
 80032b6:	f000 baa7 	b.w	8003808 <__retarget_lock_release_recursive>
 80032ba:	bf00      	nop
 80032bc:	200002e1 	.word	0x200002e1

080032c0 <__sinit>:
 80032c0:	b510      	push	{r4, lr}
 80032c2:	4604      	mov	r4, r0
 80032c4:	f7ff fff0 	bl	80032a8 <__sfp_lock_acquire>
 80032c8:	6a23      	ldr	r3, [r4, #32]
 80032ca:	b11b      	cbz	r3, 80032d4 <__sinit+0x14>
 80032cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032d0:	f7ff bff0 	b.w	80032b4 <__sfp_lock_release>
 80032d4:	4b04      	ldr	r3, [pc, #16]	; (80032e8 <__sinit+0x28>)
 80032d6:	6223      	str	r3, [r4, #32]
 80032d8:	4b04      	ldr	r3, [pc, #16]	; (80032ec <__sinit+0x2c>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d1f5      	bne.n	80032cc <__sinit+0xc>
 80032e0:	f7ff ffc4 	bl	800326c <global_stdio_init.part.0>
 80032e4:	e7f2      	b.n	80032cc <__sinit+0xc>
 80032e6:	bf00      	nop
 80032e8:	0800322d 	.word	0x0800322d
 80032ec:	200002d8 	.word	0x200002d8

080032f0 <_fwalk_sglue>:
 80032f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032f4:	4607      	mov	r7, r0
 80032f6:	4688      	mov	r8, r1
 80032f8:	4614      	mov	r4, r2
 80032fa:	2600      	movs	r6, #0
 80032fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003300:	f1b9 0901 	subs.w	r9, r9, #1
 8003304:	d505      	bpl.n	8003312 <_fwalk_sglue+0x22>
 8003306:	6824      	ldr	r4, [r4, #0]
 8003308:	2c00      	cmp	r4, #0
 800330a:	d1f7      	bne.n	80032fc <_fwalk_sglue+0xc>
 800330c:	4630      	mov	r0, r6
 800330e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003312:	89ab      	ldrh	r3, [r5, #12]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d907      	bls.n	8003328 <_fwalk_sglue+0x38>
 8003318:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800331c:	3301      	adds	r3, #1
 800331e:	d003      	beq.n	8003328 <_fwalk_sglue+0x38>
 8003320:	4629      	mov	r1, r5
 8003322:	4638      	mov	r0, r7
 8003324:	47c0      	blx	r8
 8003326:	4306      	orrs	r6, r0
 8003328:	3568      	adds	r5, #104	; 0x68
 800332a:	e7e9      	b.n	8003300 <_fwalk_sglue+0x10>

0800332c <iprintf>:
 800332c:	b40f      	push	{r0, r1, r2, r3}
 800332e:	b507      	push	{r0, r1, r2, lr}
 8003330:	4906      	ldr	r1, [pc, #24]	; (800334c <iprintf+0x20>)
 8003332:	ab04      	add	r3, sp, #16
 8003334:	6808      	ldr	r0, [r1, #0]
 8003336:	f853 2b04 	ldr.w	r2, [r3], #4
 800333a:	6881      	ldr	r1, [r0, #8]
 800333c:	9301      	str	r3, [sp, #4]
 800333e:	f000 fb9d 	bl	8003a7c <_vfiprintf_r>
 8003342:	b003      	add	sp, #12
 8003344:	f85d eb04 	ldr.w	lr, [sp], #4
 8003348:	b004      	add	sp, #16
 800334a:	4770      	bx	lr
 800334c:	20000064 	.word	0x20000064

08003350 <_puts_r>:
 8003350:	6a03      	ldr	r3, [r0, #32]
 8003352:	b570      	push	{r4, r5, r6, lr}
 8003354:	6884      	ldr	r4, [r0, #8]
 8003356:	4605      	mov	r5, r0
 8003358:	460e      	mov	r6, r1
 800335a:	b90b      	cbnz	r3, 8003360 <_puts_r+0x10>
 800335c:	f7ff ffb0 	bl	80032c0 <__sinit>
 8003360:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003362:	07db      	lsls	r3, r3, #31
 8003364:	d405      	bmi.n	8003372 <_puts_r+0x22>
 8003366:	89a3      	ldrh	r3, [r4, #12]
 8003368:	0598      	lsls	r0, r3, #22
 800336a:	d402      	bmi.n	8003372 <_puts_r+0x22>
 800336c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800336e:	f000 fa4a 	bl	8003806 <__retarget_lock_acquire_recursive>
 8003372:	89a3      	ldrh	r3, [r4, #12]
 8003374:	0719      	lsls	r1, r3, #28
 8003376:	d513      	bpl.n	80033a0 <_puts_r+0x50>
 8003378:	6923      	ldr	r3, [r4, #16]
 800337a:	b18b      	cbz	r3, 80033a0 <_puts_r+0x50>
 800337c:	3e01      	subs	r6, #1
 800337e:	68a3      	ldr	r3, [r4, #8]
 8003380:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003384:	3b01      	subs	r3, #1
 8003386:	60a3      	str	r3, [r4, #8]
 8003388:	b9e9      	cbnz	r1, 80033c6 <_puts_r+0x76>
 800338a:	2b00      	cmp	r3, #0
 800338c:	da2e      	bge.n	80033ec <_puts_r+0x9c>
 800338e:	4622      	mov	r2, r4
 8003390:	210a      	movs	r1, #10
 8003392:	4628      	mov	r0, r5
 8003394:	f000 f929 	bl	80035ea <__swbuf_r>
 8003398:	3001      	adds	r0, #1
 800339a:	d007      	beq.n	80033ac <_puts_r+0x5c>
 800339c:	250a      	movs	r5, #10
 800339e:	e007      	b.n	80033b0 <_puts_r+0x60>
 80033a0:	4621      	mov	r1, r4
 80033a2:	4628      	mov	r0, r5
 80033a4:	f000 f95e 	bl	8003664 <__swsetup_r>
 80033a8:	2800      	cmp	r0, #0
 80033aa:	d0e7      	beq.n	800337c <_puts_r+0x2c>
 80033ac:	f04f 35ff 	mov.w	r5, #4294967295
 80033b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80033b2:	07da      	lsls	r2, r3, #31
 80033b4:	d405      	bmi.n	80033c2 <_puts_r+0x72>
 80033b6:	89a3      	ldrh	r3, [r4, #12]
 80033b8:	059b      	lsls	r3, r3, #22
 80033ba:	d402      	bmi.n	80033c2 <_puts_r+0x72>
 80033bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80033be:	f000 fa23 	bl	8003808 <__retarget_lock_release_recursive>
 80033c2:	4628      	mov	r0, r5
 80033c4:	bd70      	pop	{r4, r5, r6, pc}
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	da04      	bge.n	80033d4 <_puts_r+0x84>
 80033ca:	69a2      	ldr	r2, [r4, #24]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	dc06      	bgt.n	80033de <_puts_r+0x8e>
 80033d0:	290a      	cmp	r1, #10
 80033d2:	d004      	beq.n	80033de <_puts_r+0x8e>
 80033d4:	6823      	ldr	r3, [r4, #0]
 80033d6:	1c5a      	adds	r2, r3, #1
 80033d8:	6022      	str	r2, [r4, #0]
 80033da:	7019      	strb	r1, [r3, #0]
 80033dc:	e7cf      	b.n	800337e <_puts_r+0x2e>
 80033de:	4622      	mov	r2, r4
 80033e0:	4628      	mov	r0, r5
 80033e2:	f000 f902 	bl	80035ea <__swbuf_r>
 80033e6:	3001      	adds	r0, #1
 80033e8:	d1c9      	bne.n	800337e <_puts_r+0x2e>
 80033ea:	e7df      	b.n	80033ac <_puts_r+0x5c>
 80033ec:	6823      	ldr	r3, [r4, #0]
 80033ee:	250a      	movs	r5, #10
 80033f0:	1c5a      	adds	r2, r3, #1
 80033f2:	6022      	str	r2, [r4, #0]
 80033f4:	701d      	strb	r5, [r3, #0]
 80033f6:	e7db      	b.n	80033b0 <_puts_r+0x60>

080033f8 <puts>:
 80033f8:	4b02      	ldr	r3, [pc, #8]	; (8003404 <puts+0xc>)
 80033fa:	4601      	mov	r1, r0
 80033fc:	6818      	ldr	r0, [r3, #0]
 80033fe:	f7ff bfa7 	b.w	8003350 <_puts_r>
 8003402:	bf00      	nop
 8003404:	20000064 	.word	0x20000064

08003408 <setvbuf>:
 8003408:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800340c:	461d      	mov	r5, r3
 800340e:	4b54      	ldr	r3, [pc, #336]	; (8003560 <setvbuf+0x158>)
 8003410:	681f      	ldr	r7, [r3, #0]
 8003412:	4604      	mov	r4, r0
 8003414:	460e      	mov	r6, r1
 8003416:	4690      	mov	r8, r2
 8003418:	b127      	cbz	r7, 8003424 <setvbuf+0x1c>
 800341a:	6a3b      	ldr	r3, [r7, #32]
 800341c:	b913      	cbnz	r3, 8003424 <setvbuf+0x1c>
 800341e:	4638      	mov	r0, r7
 8003420:	f7ff ff4e 	bl	80032c0 <__sinit>
 8003424:	f1b8 0f02 	cmp.w	r8, #2
 8003428:	d006      	beq.n	8003438 <setvbuf+0x30>
 800342a:	f1b8 0f01 	cmp.w	r8, #1
 800342e:	f200 8094 	bhi.w	800355a <setvbuf+0x152>
 8003432:	2d00      	cmp	r5, #0
 8003434:	f2c0 8091 	blt.w	800355a <setvbuf+0x152>
 8003438:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800343a:	07da      	lsls	r2, r3, #31
 800343c:	d405      	bmi.n	800344a <setvbuf+0x42>
 800343e:	89a3      	ldrh	r3, [r4, #12]
 8003440:	059b      	lsls	r3, r3, #22
 8003442:	d402      	bmi.n	800344a <setvbuf+0x42>
 8003444:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003446:	f000 f9de 	bl	8003806 <__retarget_lock_acquire_recursive>
 800344a:	4621      	mov	r1, r4
 800344c:	4638      	mov	r0, r7
 800344e:	f000 fe45 	bl	80040dc <_fflush_r>
 8003452:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003454:	b141      	cbz	r1, 8003468 <setvbuf+0x60>
 8003456:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800345a:	4299      	cmp	r1, r3
 800345c:	d002      	beq.n	8003464 <setvbuf+0x5c>
 800345e:	4638      	mov	r0, r7
 8003460:	f000 f9e2 	bl	8003828 <_free_r>
 8003464:	2300      	movs	r3, #0
 8003466:	6363      	str	r3, [r4, #52]	; 0x34
 8003468:	2300      	movs	r3, #0
 800346a:	61a3      	str	r3, [r4, #24]
 800346c:	6063      	str	r3, [r4, #4]
 800346e:	89a3      	ldrh	r3, [r4, #12]
 8003470:	0618      	lsls	r0, r3, #24
 8003472:	d503      	bpl.n	800347c <setvbuf+0x74>
 8003474:	6921      	ldr	r1, [r4, #16]
 8003476:	4638      	mov	r0, r7
 8003478:	f000 f9d6 	bl	8003828 <_free_r>
 800347c:	89a3      	ldrh	r3, [r4, #12]
 800347e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003482:	f023 0303 	bic.w	r3, r3, #3
 8003486:	f1b8 0f02 	cmp.w	r8, #2
 800348a:	81a3      	strh	r3, [r4, #12]
 800348c:	d05f      	beq.n	800354e <setvbuf+0x146>
 800348e:	ab01      	add	r3, sp, #4
 8003490:	466a      	mov	r2, sp
 8003492:	4621      	mov	r1, r4
 8003494:	4638      	mov	r0, r7
 8003496:	f000 fe49 	bl	800412c <__swhatbuf_r>
 800349a:	89a3      	ldrh	r3, [r4, #12]
 800349c:	4318      	orrs	r0, r3
 800349e:	81a0      	strh	r0, [r4, #12]
 80034a0:	bb2d      	cbnz	r5, 80034ee <setvbuf+0xe6>
 80034a2:	9d00      	ldr	r5, [sp, #0]
 80034a4:	4628      	mov	r0, r5
 80034a6:	f000 fa0b 	bl	80038c0 <malloc>
 80034aa:	4606      	mov	r6, r0
 80034ac:	2800      	cmp	r0, #0
 80034ae:	d150      	bne.n	8003552 <setvbuf+0x14a>
 80034b0:	f8dd 9000 	ldr.w	r9, [sp]
 80034b4:	45a9      	cmp	r9, r5
 80034b6:	d13e      	bne.n	8003536 <setvbuf+0x12e>
 80034b8:	f04f 35ff 	mov.w	r5, #4294967295
 80034bc:	2200      	movs	r2, #0
 80034be:	60a2      	str	r2, [r4, #8]
 80034c0:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80034c4:	6022      	str	r2, [r4, #0]
 80034c6:	6122      	str	r2, [r4, #16]
 80034c8:	2201      	movs	r2, #1
 80034ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034ce:	6162      	str	r2, [r4, #20]
 80034d0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80034d2:	f043 0302 	orr.w	r3, r3, #2
 80034d6:	07d1      	lsls	r1, r2, #31
 80034d8:	81a3      	strh	r3, [r4, #12]
 80034da:	d404      	bmi.n	80034e6 <setvbuf+0xde>
 80034dc:	059b      	lsls	r3, r3, #22
 80034de:	d402      	bmi.n	80034e6 <setvbuf+0xde>
 80034e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80034e2:	f000 f991 	bl	8003808 <__retarget_lock_release_recursive>
 80034e6:	4628      	mov	r0, r5
 80034e8:	b003      	add	sp, #12
 80034ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80034ee:	2e00      	cmp	r6, #0
 80034f0:	d0d8      	beq.n	80034a4 <setvbuf+0x9c>
 80034f2:	6a3b      	ldr	r3, [r7, #32]
 80034f4:	b913      	cbnz	r3, 80034fc <setvbuf+0xf4>
 80034f6:	4638      	mov	r0, r7
 80034f8:	f7ff fee2 	bl	80032c0 <__sinit>
 80034fc:	f1b8 0f01 	cmp.w	r8, #1
 8003500:	bf08      	it	eq
 8003502:	89a3      	ldrheq	r3, [r4, #12]
 8003504:	6026      	str	r6, [r4, #0]
 8003506:	bf04      	itt	eq
 8003508:	f043 0301 	orreq.w	r3, r3, #1
 800350c:	81a3      	strheq	r3, [r4, #12]
 800350e:	89a3      	ldrh	r3, [r4, #12]
 8003510:	f013 0208 	ands.w	r2, r3, #8
 8003514:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003518:	d01d      	beq.n	8003556 <setvbuf+0x14e>
 800351a:	07da      	lsls	r2, r3, #31
 800351c:	bf41      	itttt	mi
 800351e:	2200      	movmi	r2, #0
 8003520:	426d      	negmi	r5, r5
 8003522:	60a2      	strmi	r2, [r4, #8]
 8003524:	61a5      	strmi	r5, [r4, #24]
 8003526:	bf58      	it	pl
 8003528:	60a5      	strpl	r5, [r4, #8]
 800352a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800352c:	f015 0501 	ands.w	r5, r5, #1
 8003530:	d0d4      	beq.n	80034dc <setvbuf+0xd4>
 8003532:	2500      	movs	r5, #0
 8003534:	e7d7      	b.n	80034e6 <setvbuf+0xde>
 8003536:	4648      	mov	r0, r9
 8003538:	f000 f9c2 	bl	80038c0 <malloc>
 800353c:	4606      	mov	r6, r0
 800353e:	2800      	cmp	r0, #0
 8003540:	d0ba      	beq.n	80034b8 <setvbuf+0xb0>
 8003542:	89a3      	ldrh	r3, [r4, #12]
 8003544:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003548:	81a3      	strh	r3, [r4, #12]
 800354a:	464d      	mov	r5, r9
 800354c:	e7d1      	b.n	80034f2 <setvbuf+0xea>
 800354e:	2500      	movs	r5, #0
 8003550:	e7b4      	b.n	80034bc <setvbuf+0xb4>
 8003552:	46a9      	mov	r9, r5
 8003554:	e7f5      	b.n	8003542 <setvbuf+0x13a>
 8003556:	60a2      	str	r2, [r4, #8]
 8003558:	e7e7      	b.n	800352a <setvbuf+0x122>
 800355a:	f04f 35ff 	mov.w	r5, #4294967295
 800355e:	e7c2      	b.n	80034e6 <setvbuf+0xde>
 8003560:	20000064 	.word	0x20000064

08003564 <__sread>:
 8003564:	b510      	push	{r4, lr}
 8003566:	460c      	mov	r4, r1
 8003568:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800356c:	f000 f8fc 	bl	8003768 <_read_r>
 8003570:	2800      	cmp	r0, #0
 8003572:	bfab      	itete	ge
 8003574:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003576:	89a3      	ldrhlt	r3, [r4, #12]
 8003578:	181b      	addge	r3, r3, r0
 800357a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800357e:	bfac      	ite	ge
 8003580:	6563      	strge	r3, [r4, #84]	; 0x54
 8003582:	81a3      	strhlt	r3, [r4, #12]
 8003584:	bd10      	pop	{r4, pc}

08003586 <__swrite>:
 8003586:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800358a:	461f      	mov	r7, r3
 800358c:	898b      	ldrh	r3, [r1, #12]
 800358e:	05db      	lsls	r3, r3, #23
 8003590:	4605      	mov	r5, r0
 8003592:	460c      	mov	r4, r1
 8003594:	4616      	mov	r6, r2
 8003596:	d505      	bpl.n	80035a4 <__swrite+0x1e>
 8003598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800359c:	2302      	movs	r3, #2
 800359e:	2200      	movs	r2, #0
 80035a0:	f000 f8d0 	bl	8003744 <_lseek_r>
 80035a4:	89a3      	ldrh	r3, [r4, #12]
 80035a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035ae:	81a3      	strh	r3, [r4, #12]
 80035b0:	4632      	mov	r2, r6
 80035b2:	463b      	mov	r3, r7
 80035b4:	4628      	mov	r0, r5
 80035b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035ba:	f000 b8e7 	b.w	800378c <_write_r>

080035be <__sseek>:
 80035be:	b510      	push	{r4, lr}
 80035c0:	460c      	mov	r4, r1
 80035c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035c6:	f000 f8bd 	bl	8003744 <_lseek_r>
 80035ca:	1c43      	adds	r3, r0, #1
 80035cc:	89a3      	ldrh	r3, [r4, #12]
 80035ce:	bf15      	itete	ne
 80035d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80035d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80035d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80035da:	81a3      	strheq	r3, [r4, #12]
 80035dc:	bf18      	it	ne
 80035de:	81a3      	strhne	r3, [r4, #12]
 80035e0:	bd10      	pop	{r4, pc}

080035e2 <__sclose>:
 80035e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035e6:	f000 b89d 	b.w	8003724 <_close_r>

080035ea <__swbuf_r>:
 80035ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ec:	460e      	mov	r6, r1
 80035ee:	4614      	mov	r4, r2
 80035f0:	4605      	mov	r5, r0
 80035f2:	b118      	cbz	r0, 80035fc <__swbuf_r+0x12>
 80035f4:	6a03      	ldr	r3, [r0, #32]
 80035f6:	b90b      	cbnz	r3, 80035fc <__swbuf_r+0x12>
 80035f8:	f7ff fe62 	bl	80032c0 <__sinit>
 80035fc:	69a3      	ldr	r3, [r4, #24]
 80035fe:	60a3      	str	r3, [r4, #8]
 8003600:	89a3      	ldrh	r3, [r4, #12]
 8003602:	071a      	lsls	r2, r3, #28
 8003604:	d525      	bpl.n	8003652 <__swbuf_r+0x68>
 8003606:	6923      	ldr	r3, [r4, #16]
 8003608:	b31b      	cbz	r3, 8003652 <__swbuf_r+0x68>
 800360a:	6823      	ldr	r3, [r4, #0]
 800360c:	6922      	ldr	r2, [r4, #16]
 800360e:	1a98      	subs	r0, r3, r2
 8003610:	6963      	ldr	r3, [r4, #20]
 8003612:	b2f6      	uxtb	r6, r6
 8003614:	4283      	cmp	r3, r0
 8003616:	4637      	mov	r7, r6
 8003618:	dc04      	bgt.n	8003624 <__swbuf_r+0x3a>
 800361a:	4621      	mov	r1, r4
 800361c:	4628      	mov	r0, r5
 800361e:	f000 fd5d 	bl	80040dc <_fflush_r>
 8003622:	b9e0      	cbnz	r0, 800365e <__swbuf_r+0x74>
 8003624:	68a3      	ldr	r3, [r4, #8]
 8003626:	3b01      	subs	r3, #1
 8003628:	60a3      	str	r3, [r4, #8]
 800362a:	6823      	ldr	r3, [r4, #0]
 800362c:	1c5a      	adds	r2, r3, #1
 800362e:	6022      	str	r2, [r4, #0]
 8003630:	701e      	strb	r6, [r3, #0]
 8003632:	6962      	ldr	r2, [r4, #20]
 8003634:	1c43      	adds	r3, r0, #1
 8003636:	429a      	cmp	r2, r3
 8003638:	d004      	beq.n	8003644 <__swbuf_r+0x5a>
 800363a:	89a3      	ldrh	r3, [r4, #12]
 800363c:	07db      	lsls	r3, r3, #31
 800363e:	d506      	bpl.n	800364e <__swbuf_r+0x64>
 8003640:	2e0a      	cmp	r6, #10
 8003642:	d104      	bne.n	800364e <__swbuf_r+0x64>
 8003644:	4621      	mov	r1, r4
 8003646:	4628      	mov	r0, r5
 8003648:	f000 fd48 	bl	80040dc <_fflush_r>
 800364c:	b938      	cbnz	r0, 800365e <__swbuf_r+0x74>
 800364e:	4638      	mov	r0, r7
 8003650:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003652:	4621      	mov	r1, r4
 8003654:	4628      	mov	r0, r5
 8003656:	f000 f805 	bl	8003664 <__swsetup_r>
 800365a:	2800      	cmp	r0, #0
 800365c:	d0d5      	beq.n	800360a <__swbuf_r+0x20>
 800365e:	f04f 37ff 	mov.w	r7, #4294967295
 8003662:	e7f4      	b.n	800364e <__swbuf_r+0x64>

08003664 <__swsetup_r>:
 8003664:	b538      	push	{r3, r4, r5, lr}
 8003666:	4b2a      	ldr	r3, [pc, #168]	; (8003710 <__swsetup_r+0xac>)
 8003668:	4605      	mov	r5, r0
 800366a:	6818      	ldr	r0, [r3, #0]
 800366c:	460c      	mov	r4, r1
 800366e:	b118      	cbz	r0, 8003678 <__swsetup_r+0x14>
 8003670:	6a03      	ldr	r3, [r0, #32]
 8003672:	b90b      	cbnz	r3, 8003678 <__swsetup_r+0x14>
 8003674:	f7ff fe24 	bl	80032c0 <__sinit>
 8003678:	89a3      	ldrh	r3, [r4, #12]
 800367a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800367e:	0718      	lsls	r0, r3, #28
 8003680:	d422      	bmi.n	80036c8 <__swsetup_r+0x64>
 8003682:	06d9      	lsls	r1, r3, #27
 8003684:	d407      	bmi.n	8003696 <__swsetup_r+0x32>
 8003686:	2309      	movs	r3, #9
 8003688:	602b      	str	r3, [r5, #0]
 800368a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800368e:	81a3      	strh	r3, [r4, #12]
 8003690:	f04f 30ff 	mov.w	r0, #4294967295
 8003694:	e034      	b.n	8003700 <__swsetup_r+0x9c>
 8003696:	0758      	lsls	r0, r3, #29
 8003698:	d512      	bpl.n	80036c0 <__swsetup_r+0x5c>
 800369a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800369c:	b141      	cbz	r1, 80036b0 <__swsetup_r+0x4c>
 800369e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80036a2:	4299      	cmp	r1, r3
 80036a4:	d002      	beq.n	80036ac <__swsetup_r+0x48>
 80036a6:	4628      	mov	r0, r5
 80036a8:	f000 f8be 	bl	8003828 <_free_r>
 80036ac:	2300      	movs	r3, #0
 80036ae:	6363      	str	r3, [r4, #52]	; 0x34
 80036b0:	89a3      	ldrh	r3, [r4, #12]
 80036b2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80036b6:	81a3      	strh	r3, [r4, #12]
 80036b8:	2300      	movs	r3, #0
 80036ba:	6063      	str	r3, [r4, #4]
 80036bc:	6923      	ldr	r3, [r4, #16]
 80036be:	6023      	str	r3, [r4, #0]
 80036c0:	89a3      	ldrh	r3, [r4, #12]
 80036c2:	f043 0308 	orr.w	r3, r3, #8
 80036c6:	81a3      	strh	r3, [r4, #12]
 80036c8:	6923      	ldr	r3, [r4, #16]
 80036ca:	b94b      	cbnz	r3, 80036e0 <__swsetup_r+0x7c>
 80036cc:	89a3      	ldrh	r3, [r4, #12]
 80036ce:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80036d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036d6:	d003      	beq.n	80036e0 <__swsetup_r+0x7c>
 80036d8:	4621      	mov	r1, r4
 80036da:	4628      	mov	r0, r5
 80036dc:	f000 fd4c 	bl	8004178 <__smakebuf_r>
 80036e0:	89a0      	ldrh	r0, [r4, #12]
 80036e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80036e6:	f010 0301 	ands.w	r3, r0, #1
 80036ea:	d00a      	beq.n	8003702 <__swsetup_r+0x9e>
 80036ec:	2300      	movs	r3, #0
 80036ee:	60a3      	str	r3, [r4, #8]
 80036f0:	6963      	ldr	r3, [r4, #20]
 80036f2:	425b      	negs	r3, r3
 80036f4:	61a3      	str	r3, [r4, #24]
 80036f6:	6923      	ldr	r3, [r4, #16]
 80036f8:	b943      	cbnz	r3, 800370c <__swsetup_r+0xa8>
 80036fa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80036fe:	d1c4      	bne.n	800368a <__swsetup_r+0x26>
 8003700:	bd38      	pop	{r3, r4, r5, pc}
 8003702:	0781      	lsls	r1, r0, #30
 8003704:	bf58      	it	pl
 8003706:	6963      	ldrpl	r3, [r4, #20]
 8003708:	60a3      	str	r3, [r4, #8]
 800370a:	e7f4      	b.n	80036f6 <__swsetup_r+0x92>
 800370c:	2000      	movs	r0, #0
 800370e:	e7f7      	b.n	8003700 <__swsetup_r+0x9c>
 8003710:	20000064 	.word	0x20000064

08003714 <memset>:
 8003714:	4402      	add	r2, r0
 8003716:	4603      	mov	r3, r0
 8003718:	4293      	cmp	r3, r2
 800371a:	d100      	bne.n	800371e <memset+0xa>
 800371c:	4770      	bx	lr
 800371e:	f803 1b01 	strb.w	r1, [r3], #1
 8003722:	e7f9      	b.n	8003718 <memset+0x4>

08003724 <_close_r>:
 8003724:	b538      	push	{r3, r4, r5, lr}
 8003726:	4d06      	ldr	r5, [pc, #24]	; (8003740 <_close_r+0x1c>)
 8003728:	2300      	movs	r3, #0
 800372a:	4604      	mov	r4, r0
 800372c:	4608      	mov	r0, r1
 800372e:	602b      	str	r3, [r5, #0]
 8003730:	f7fd fa7b 	bl	8000c2a <_close>
 8003734:	1c43      	adds	r3, r0, #1
 8003736:	d102      	bne.n	800373e <_close_r+0x1a>
 8003738:	682b      	ldr	r3, [r5, #0]
 800373a:	b103      	cbz	r3, 800373e <_close_r+0x1a>
 800373c:	6023      	str	r3, [r4, #0]
 800373e:	bd38      	pop	{r3, r4, r5, pc}
 8003740:	200002dc 	.word	0x200002dc

08003744 <_lseek_r>:
 8003744:	b538      	push	{r3, r4, r5, lr}
 8003746:	4d07      	ldr	r5, [pc, #28]	; (8003764 <_lseek_r+0x20>)
 8003748:	4604      	mov	r4, r0
 800374a:	4608      	mov	r0, r1
 800374c:	4611      	mov	r1, r2
 800374e:	2200      	movs	r2, #0
 8003750:	602a      	str	r2, [r5, #0]
 8003752:	461a      	mov	r2, r3
 8003754:	f7fd fa90 	bl	8000c78 <_lseek>
 8003758:	1c43      	adds	r3, r0, #1
 800375a:	d102      	bne.n	8003762 <_lseek_r+0x1e>
 800375c:	682b      	ldr	r3, [r5, #0]
 800375e:	b103      	cbz	r3, 8003762 <_lseek_r+0x1e>
 8003760:	6023      	str	r3, [r4, #0]
 8003762:	bd38      	pop	{r3, r4, r5, pc}
 8003764:	200002dc 	.word	0x200002dc

08003768 <_read_r>:
 8003768:	b538      	push	{r3, r4, r5, lr}
 800376a:	4d07      	ldr	r5, [pc, #28]	; (8003788 <_read_r+0x20>)
 800376c:	4604      	mov	r4, r0
 800376e:	4608      	mov	r0, r1
 8003770:	4611      	mov	r1, r2
 8003772:	2200      	movs	r2, #0
 8003774:	602a      	str	r2, [r5, #0]
 8003776:	461a      	mov	r2, r3
 8003778:	f7fd fa1e 	bl	8000bb8 <_read>
 800377c:	1c43      	adds	r3, r0, #1
 800377e:	d102      	bne.n	8003786 <_read_r+0x1e>
 8003780:	682b      	ldr	r3, [r5, #0]
 8003782:	b103      	cbz	r3, 8003786 <_read_r+0x1e>
 8003784:	6023      	str	r3, [r4, #0]
 8003786:	bd38      	pop	{r3, r4, r5, pc}
 8003788:	200002dc 	.word	0x200002dc

0800378c <_write_r>:
 800378c:	b538      	push	{r3, r4, r5, lr}
 800378e:	4d07      	ldr	r5, [pc, #28]	; (80037ac <_write_r+0x20>)
 8003790:	4604      	mov	r4, r0
 8003792:	4608      	mov	r0, r1
 8003794:	4611      	mov	r1, r2
 8003796:	2200      	movs	r2, #0
 8003798:	602a      	str	r2, [r5, #0]
 800379a:	461a      	mov	r2, r3
 800379c:	f7fd fa29 	bl	8000bf2 <_write>
 80037a0:	1c43      	adds	r3, r0, #1
 80037a2:	d102      	bne.n	80037aa <_write_r+0x1e>
 80037a4:	682b      	ldr	r3, [r5, #0]
 80037a6:	b103      	cbz	r3, 80037aa <_write_r+0x1e>
 80037a8:	6023      	str	r3, [r4, #0]
 80037aa:	bd38      	pop	{r3, r4, r5, pc}
 80037ac:	200002dc 	.word	0x200002dc

080037b0 <__errno>:
 80037b0:	4b01      	ldr	r3, [pc, #4]	; (80037b8 <__errno+0x8>)
 80037b2:	6818      	ldr	r0, [r3, #0]
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop
 80037b8:	20000064 	.word	0x20000064

080037bc <__libc_init_array>:
 80037bc:	b570      	push	{r4, r5, r6, lr}
 80037be:	4d0d      	ldr	r5, [pc, #52]	; (80037f4 <__libc_init_array+0x38>)
 80037c0:	4c0d      	ldr	r4, [pc, #52]	; (80037f8 <__libc_init_array+0x3c>)
 80037c2:	1b64      	subs	r4, r4, r5
 80037c4:	10a4      	asrs	r4, r4, #2
 80037c6:	2600      	movs	r6, #0
 80037c8:	42a6      	cmp	r6, r4
 80037ca:	d109      	bne.n	80037e0 <__libc_init_array+0x24>
 80037cc:	4d0b      	ldr	r5, [pc, #44]	; (80037fc <__libc_init_array+0x40>)
 80037ce:	4c0c      	ldr	r4, [pc, #48]	; (8003800 <__libc_init_array+0x44>)
 80037d0:	f000 fd40 	bl	8004254 <_init>
 80037d4:	1b64      	subs	r4, r4, r5
 80037d6:	10a4      	asrs	r4, r4, #2
 80037d8:	2600      	movs	r6, #0
 80037da:	42a6      	cmp	r6, r4
 80037dc:	d105      	bne.n	80037ea <__libc_init_array+0x2e>
 80037de:	bd70      	pop	{r4, r5, r6, pc}
 80037e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80037e4:	4798      	blx	r3
 80037e6:	3601      	adds	r6, #1
 80037e8:	e7ee      	b.n	80037c8 <__libc_init_array+0xc>
 80037ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80037ee:	4798      	blx	r3
 80037f0:	3601      	adds	r6, #1
 80037f2:	e7f2      	b.n	80037da <__libc_init_array+0x1e>
 80037f4:	08004334 	.word	0x08004334
 80037f8:	08004334 	.word	0x08004334
 80037fc:	08004334 	.word	0x08004334
 8003800:	08004338 	.word	0x08004338

08003804 <__retarget_lock_init_recursive>:
 8003804:	4770      	bx	lr

08003806 <__retarget_lock_acquire_recursive>:
 8003806:	4770      	bx	lr

08003808 <__retarget_lock_release_recursive>:
 8003808:	4770      	bx	lr

0800380a <memcpy>:
 800380a:	440a      	add	r2, r1
 800380c:	4291      	cmp	r1, r2
 800380e:	f100 33ff 	add.w	r3, r0, #4294967295
 8003812:	d100      	bne.n	8003816 <memcpy+0xc>
 8003814:	4770      	bx	lr
 8003816:	b510      	push	{r4, lr}
 8003818:	f811 4b01 	ldrb.w	r4, [r1], #1
 800381c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003820:	4291      	cmp	r1, r2
 8003822:	d1f9      	bne.n	8003818 <memcpy+0xe>
 8003824:	bd10      	pop	{r4, pc}
	...

08003828 <_free_r>:
 8003828:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800382a:	2900      	cmp	r1, #0
 800382c:	d044      	beq.n	80038b8 <_free_r+0x90>
 800382e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003832:	9001      	str	r0, [sp, #4]
 8003834:	2b00      	cmp	r3, #0
 8003836:	f1a1 0404 	sub.w	r4, r1, #4
 800383a:	bfb8      	it	lt
 800383c:	18e4      	addlt	r4, r4, r3
 800383e:	f000 f8e7 	bl	8003a10 <__malloc_lock>
 8003842:	4a1e      	ldr	r2, [pc, #120]	; (80038bc <_free_r+0x94>)
 8003844:	9801      	ldr	r0, [sp, #4]
 8003846:	6813      	ldr	r3, [r2, #0]
 8003848:	b933      	cbnz	r3, 8003858 <_free_r+0x30>
 800384a:	6063      	str	r3, [r4, #4]
 800384c:	6014      	str	r4, [r2, #0]
 800384e:	b003      	add	sp, #12
 8003850:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003854:	f000 b8e2 	b.w	8003a1c <__malloc_unlock>
 8003858:	42a3      	cmp	r3, r4
 800385a:	d908      	bls.n	800386e <_free_r+0x46>
 800385c:	6825      	ldr	r5, [r4, #0]
 800385e:	1961      	adds	r1, r4, r5
 8003860:	428b      	cmp	r3, r1
 8003862:	bf01      	itttt	eq
 8003864:	6819      	ldreq	r1, [r3, #0]
 8003866:	685b      	ldreq	r3, [r3, #4]
 8003868:	1949      	addeq	r1, r1, r5
 800386a:	6021      	streq	r1, [r4, #0]
 800386c:	e7ed      	b.n	800384a <_free_r+0x22>
 800386e:	461a      	mov	r2, r3
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	b10b      	cbz	r3, 8003878 <_free_r+0x50>
 8003874:	42a3      	cmp	r3, r4
 8003876:	d9fa      	bls.n	800386e <_free_r+0x46>
 8003878:	6811      	ldr	r1, [r2, #0]
 800387a:	1855      	adds	r5, r2, r1
 800387c:	42a5      	cmp	r5, r4
 800387e:	d10b      	bne.n	8003898 <_free_r+0x70>
 8003880:	6824      	ldr	r4, [r4, #0]
 8003882:	4421      	add	r1, r4
 8003884:	1854      	adds	r4, r2, r1
 8003886:	42a3      	cmp	r3, r4
 8003888:	6011      	str	r1, [r2, #0]
 800388a:	d1e0      	bne.n	800384e <_free_r+0x26>
 800388c:	681c      	ldr	r4, [r3, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	6053      	str	r3, [r2, #4]
 8003892:	440c      	add	r4, r1
 8003894:	6014      	str	r4, [r2, #0]
 8003896:	e7da      	b.n	800384e <_free_r+0x26>
 8003898:	d902      	bls.n	80038a0 <_free_r+0x78>
 800389a:	230c      	movs	r3, #12
 800389c:	6003      	str	r3, [r0, #0]
 800389e:	e7d6      	b.n	800384e <_free_r+0x26>
 80038a0:	6825      	ldr	r5, [r4, #0]
 80038a2:	1961      	adds	r1, r4, r5
 80038a4:	428b      	cmp	r3, r1
 80038a6:	bf04      	itt	eq
 80038a8:	6819      	ldreq	r1, [r3, #0]
 80038aa:	685b      	ldreq	r3, [r3, #4]
 80038ac:	6063      	str	r3, [r4, #4]
 80038ae:	bf04      	itt	eq
 80038b0:	1949      	addeq	r1, r1, r5
 80038b2:	6021      	streq	r1, [r4, #0]
 80038b4:	6054      	str	r4, [r2, #4]
 80038b6:	e7ca      	b.n	800384e <_free_r+0x26>
 80038b8:	b003      	add	sp, #12
 80038ba:	bd30      	pop	{r4, r5, pc}
 80038bc:	200002e4 	.word	0x200002e4

080038c0 <malloc>:
 80038c0:	4b02      	ldr	r3, [pc, #8]	; (80038cc <malloc+0xc>)
 80038c2:	4601      	mov	r1, r0
 80038c4:	6818      	ldr	r0, [r3, #0]
 80038c6:	f000 b823 	b.w	8003910 <_malloc_r>
 80038ca:	bf00      	nop
 80038cc:	20000064 	.word	0x20000064

080038d0 <sbrk_aligned>:
 80038d0:	b570      	push	{r4, r5, r6, lr}
 80038d2:	4e0e      	ldr	r6, [pc, #56]	; (800390c <sbrk_aligned+0x3c>)
 80038d4:	460c      	mov	r4, r1
 80038d6:	6831      	ldr	r1, [r6, #0]
 80038d8:	4605      	mov	r5, r0
 80038da:	b911      	cbnz	r1, 80038e2 <sbrk_aligned+0x12>
 80038dc:	f000 fcaa 	bl	8004234 <_sbrk_r>
 80038e0:	6030      	str	r0, [r6, #0]
 80038e2:	4621      	mov	r1, r4
 80038e4:	4628      	mov	r0, r5
 80038e6:	f000 fca5 	bl	8004234 <_sbrk_r>
 80038ea:	1c43      	adds	r3, r0, #1
 80038ec:	d00a      	beq.n	8003904 <sbrk_aligned+0x34>
 80038ee:	1cc4      	adds	r4, r0, #3
 80038f0:	f024 0403 	bic.w	r4, r4, #3
 80038f4:	42a0      	cmp	r0, r4
 80038f6:	d007      	beq.n	8003908 <sbrk_aligned+0x38>
 80038f8:	1a21      	subs	r1, r4, r0
 80038fa:	4628      	mov	r0, r5
 80038fc:	f000 fc9a 	bl	8004234 <_sbrk_r>
 8003900:	3001      	adds	r0, #1
 8003902:	d101      	bne.n	8003908 <sbrk_aligned+0x38>
 8003904:	f04f 34ff 	mov.w	r4, #4294967295
 8003908:	4620      	mov	r0, r4
 800390a:	bd70      	pop	{r4, r5, r6, pc}
 800390c:	200002e8 	.word	0x200002e8

08003910 <_malloc_r>:
 8003910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003914:	1ccd      	adds	r5, r1, #3
 8003916:	f025 0503 	bic.w	r5, r5, #3
 800391a:	3508      	adds	r5, #8
 800391c:	2d0c      	cmp	r5, #12
 800391e:	bf38      	it	cc
 8003920:	250c      	movcc	r5, #12
 8003922:	2d00      	cmp	r5, #0
 8003924:	4607      	mov	r7, r0
 8003926:	db01      	blt.n	800392c <_malloc_r+0x1c>
 8003928:	42a9      	cmp	r1, r5
 800392a:	d905      	bls.n	8003938 <_malloc_r+0x28>
 800392c:	230c      	movs	r3, #12
 800392e:	603b      	str	r3, [r7, #0]
 8003930:	2600      	movs	r6, #0
 8003932:	4630      	mov	r0, r6
 8003934:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003938:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003a0c <_malloc_r+0xfc>
 800393c:	f000 f868 	bl	8003a10 <__malloc_lock>
 8003940:	f8d8 3000 	ldr.w	r3, [r8]
 8003944:	461c      	mov	r4, r3
 8003946:	bb5c      	cbnz	r4, 80039a0 <_malloc_r+0x90>
 8003948:	4629      	mov	r1, r5
 800394a:	4638      	mov	r0, r7
 800394c:	f7ff ffc0 	bl	80038d0 <sbrk_aligned>
 8003950:	1c43      	adds	r3, r0, #1
 8003952:	4604      	mov	r4, r0
 8003954:	d155      	bne.n	8003a02 <_malloc_r+0xf2>
 8003956:	f8d8 4000 	ldr.w	r4, [r8]
 800395a:	4626      	mov	r6, r4
 800395c:	2e00      	cmp	r6, #0
 800395e:	d145      	bne.n	80039ec <_malloc_r+0xdc>
 8003960:	2c00      	cmp	r4, #0
 8003962:	d048      	beq.n	80039f6 <_malloc_r+0xe6>
 8003964:	6823      	ldr	r3, [r4, #0]
 8003966:	4631      	mov	r1, r6
 8003968:	4638      	mov	r0, r7
 800396a:	eb04 0903 	add.w	r9, r4, r3
 800396e:	f000 fc61 	bl	8004234 <_sbrk_r>
 8003972:	4581      	cmp	r9, r0
 8003974:	d13f      	bne.n	80039f6 <_malloc_r+0xe6>
 8003976:	6821      	ldr	r1, [r4, #0]
 8003978:	1a6d      	subs	r5, r5, r1
 800397a:	4629      	mov	r1, r5
 800397c:	4638      	mov	r0, r7
 800397e:	f7ff ffa7 	bl	80038d0 <sbrk_aligned>
 8003982:	3001      	adds	r0, #1
 8003984:	d037      	beq.n	80039f6 <_malloc_r+0xe6>
 8003986:	6823      	ldr	r3, [r4, #0]
 8003988:	442b      	add	r3, r5
 800398a:	6023      	str	r3, [r4, #0]
 800398c:	f8d8 3000 	ldr.w	r3, [r8]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d038      	beq.n	8003a06 <_malloc_r+0xf6>
 8003994:	685a      	ldr	r2, [r3, #4]
 8003996:	42a2      	cmp	r2, r4
 8003998:	d12b      	bne.n	80039f2 <_malloc_r+0xe2>
 800399a:	2200      	movs	r2, #0
 800399c:	605a      	str	r2, [r3, #4]
 800399e:	e00f      	b.n	80039c0 <_malloc_r+0xb0>
 80039a0:	6822      	ldr	r2, [r4, #0]
 80039a2:	1b52      	subs	r2, r2, r5
 80039a4:	d41f      	bmi.n	80039e6 <_malloc_r+0xd6>
 80039a6:	2a0b      	cmp	r2, #11
 80039a8:	d917      	bls.n	80039da <_malloc_r+0xca>
 80039aa:	1961      	adds	r1, r4, r5
 80039ac:	42a3      	cmp	r3, r4
 80039ae:	6025      	str	r5, [r4, #0]
 80039b0:	bf18      	it	ne
 80039b2:	6059      	strne	r1, [r3, #4]
 80039b4:	6863      	ldr	r3, [r4, #4]
 80039b6:	bf08      	it	eq
 80039b8:	f8c8 1000 	streq.w	r1, [r8]
 80039bc:	5162      	str	r2, [r4, r5]
 80039be:	604b      	str	r3, [r1, #4]
 80039c0:	4638      	mov	r0, r7
 80039c2:	f104 060b 	add.w	r6, r4, #11
 80039c6:	f000 f829 	bl	8003a1c <__malloc_unlock>
 80039ca:	f026 0607 	bic.w	r6, r6, #7
 80039ce:	1d23      	adds	r3, r4, #4
 80039d0:	1af2      	subs	r2, r6, r3
 80039d2:	d0ae      	beq.n	8003932 <_malloc_r+0x22>
 80039d4:	1b9b      	subs	r3, r3, r6
 80039d6:	50a3      	str	r3, [r4, r2]
 80039d8:	e7ab      	b.n	8003932 <_malloc_r+0x22>
 80039da:	42a3      	cmp	r3, r4
 80039dc:	6862      	ldr	r2, [r4, #4]
 80039de:	d1dd      	bne.n	800399c <_malloc_r+0x8c>
 80039e0:	f8c8 2000 	str.w	r2, [r8]
 80039e4:	e7ec      	b.n	80039c0 <_malloc_r+0xb0>
 80039e6:	4623      	mov	r3, r4
 80039e8:	6864      	ldr	r4, [r4, #4]
 80039ea:	e7ac      	b.n	8003946 <_malloc_r+0x36>
 80039ec:	4634      	mov	r4, r6
 80039ee:	6876      	ldr	r6, [r6, #4]
 80039f0:	e7b4      	b.n	800395c <_malloc_r+0x4c>
 80039f2:	4613      	mov	r3, r2
 80039f4:	e7cc      	b.n	8003990 <_malloc_r+0x80>
 80039f6:	230c      	movs	r3, #12
 80039f8:	603b      	str	r3, [r7, #0]
 80039fa:	4638      	mov	r0, r7
 80039fc:	f000 f80e 	bl	8003a1c <__malloc_unlock>
 8003a00:	e797      	b.n	8003932 <_malloc_r+0x22>
 8003a02:	6025      	str	r5, [r4, #0]
 8003a04:	e7dc      	b.n	80039c0 <_malloc_r+0xb0>
 8003a06:	605b      	str	r3, [r3, #4]
 8003a08:	deff      	udf	#255	; 0xff
 8003a0a:	bf00      	nop
 8003a0c:	200002e4 	.word	0x200002e4

08003a10 <__malloc_lock>:
 8003a10:	4801      	ldr	r0, [pc, #4]	; (8003a18 <__malloc_lock+0x8>)
 8003a12:	f7ff bef8 	b.w	8003806 <__retarget_lock_acquire_recursive>
 8003a16:	bf00      	nop
 8003a18:	200002e0 	.word	0x200002e0

08003a1c <__malloc_unlock>:
 8003a1c:	4801      	ldr	r0, [pc, #4]	; (8003a24 <__malloc_unlock+0x8>)
 8003a1e:	f7ff bef3 	b.w	8003808 <__retarget_lock_release_recursive>
 8003a22:	bf00      	nop
 8003a24:	200002e0 	.word	0x200002e0

08003a28 <__sfputc_r>:
 8003a28:	6893      	ldr	r3, [r2, #8]
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	b410      	push	{r4}
 8003a30:	6093      	str	r3, [r2, #8]
 8003a32:	da08      	bge.n	8003a46 <__sfputc_r+0x1e>
 8003a34:	6994      	ldr	r4, [r2, #24]
 8003a36:	42a3      	cmp	r3, r4
 8003a38:	db01      	blt.n	8003a3e <__sfputc_r+0x16>
 8003a3a:	290a      	cmp	r1, #10
 8003a3c:	d103      	bne.n	8003a46 <__sfputc_r+0x1e>
 8003a3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a42:	f7ff bdd2 	b.w	80035ea <__swbuf_r>
 8003a46:	6813      	ldr	r3, [r2, #0]
 8003a48:	1c58      	adds	r0, r3, #1
 8003a4a:	6010      	str	r0, [r2, #0]
 8003a4c:	7019      	strb	r1, [r3, #0]
 8003a4e:	4608      	mov	r0, r1
 8003a50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a54:	4770      	bx	lr

08003a56 <__sfputs_r>:
 8003a56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a58:	4606      	mov	r6, r0
 8003a5a:	460f      	mov	r7, r1
 8003a5c:	4614      	mov	r4, r2
 8003a5e:	18d5      	adds	r5, r2, r3
 8003a60:	42ac      	cmp	r4, r5
 8003a62:	d101      	bne.n	8003a68 <__sfputs_r+0x12>
 8003a64:	2000      	movs	r0, #0
 8003a66:	e007      	b.n	8003a78 <__sfputs_r+0x22>
 8003a68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a6c:	463a      	mov	r2, r7
 8003a6e:	4630      	mov	r0, r6
 8003a70:	f7ff ffda 	bl	8003a28 <__sfputc_r>
 8003a74:	1c43      	adds	r3, r0, #1
 8003a76:	d1f3      	bne.n	8003a60 <__sfputs_r+0xa>
 8003a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003a7c <_vfiprintf_r>:
 8003a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a80:	460d      	mov	r5, r1
 8003a82:	b09d      	sub	sp, #116	; 0x74
 8003a84:	4614      	mov	r4, r2
 8003a86:	4698      	mov	r8, r3
 8003a88:	4606      	mov	r6, r0
 8003a8a:	b118      	cbz	r0, 8003a94 <_vfiprintf_r+0x18>
 8003a8c:	6a03      	ldr	r3, [r0, #32]
 8003a8e:	b90b      	cbnz	r3, 8003a94 <_vfiprintf_r+0x18>
 8003a90:	f7ff fc16 	bl	80032c0 <__sinit>
 8003a94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003a96:	07d9      	lsls	r1, r3, #31
 8003a98:	d405      	bmi.n	8003aa6 <_vfiprintf_r+0x2a>
 8003a9a:	89ab      	ldrh	r3, [r5, #12]
 8003a9c:	059a      	lsls	r2, r3, #22
 8003a9e:	d402      	bmi.n	8003aa6 <_vfiprintf_r+0x2a>
 8003aa0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003aa2:	f7ff feb0 	bl	8003806 <__retarget_lock_acquire_recursive>
 8003aa6:	89ab      	ldrh	r3, [r5, #12]
 8003aa8:	071b      	lsls	r3, r3, #28
 8003aaa:	d501      	bpl.n	8003ab0 <_vfiprintf_r+0x34>
 8003aac:	692b      	ldr	r3, [r5, #16]
 8003aae:	b99b      	cbnz	r3, 8003ad8 <_vfiprintf_r+0x5c>
 8003ab0:	4629      	mov	r1, r5
 8003ab2:	4630      	mov	r0, r6
 8003ab4:	f7ff fdd6 	bl	8003664 <__swsetup_r>
 8003ab8:	b170      	cbz	r0, 8003ad8 <_vfiprintf_r+0x5c>
 8003aba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003abc:	07dc      	lsls	r4, r3, #31
 8003abe:	d504      	bpl.n	8003aca <_vfiprintf_r+0x4e>
 8003ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ac4:	b01d      	add	sp, #116	; 0x74
 8003ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003aca:	89ab      	ldrh	r3, [r5, #12]
 8003acc:	0598      	lsls	r0, r3, #22
 8003ace:	d4f7      	bmi.n	8003ac0 <_vfiprintf_r+0x44>
 8003ad0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003ad2:	f7ff fe99 	bl	8003808 <__retarget_lock_release_recursive>
 8003ad6:	e7f3      	b.n	8003ac0 <_vfiprintf_r+0x44>
 8003ad8:	2300      	movs	r3, #0
 8003ada:	9309      	str	r3, [sp, #36]	; 0x24
 8003adc:	2320      	movs	r3, #32
 8003ade:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003ae2:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ae6:	2330      	movs	r3, #48	; 0x30
 8003ae8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8003c9c <_vfiprintf_r+0x220>
 8003aec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003af0:	f04f 0901 	mov.w	r9, #1
 8003af4:	4623      	mov	r3, r4
 8003af6:	469a      	mov	sl, r3
 8003af8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003afc:	b10a      	cbz	r2, 8003b02 <_vfiprintf_r+0x86>
 8003afe:	2a25      	cmp	r2, #37	; 0x25
 8003b00:	d1f9      	bne.n	8003af6 <_vfiprintf_r+0x7a>
 8003b02:	ebba 0b04 	subs.w	fp, sl, r4
 8003b06:	d00b      	beq.n	8003b20 <_vfiprintf_r+0xa4>
 8003b08:	465b      	mov	r3, fp
 8003b0a:	4622      	mov	r2, r4
 8003b0c:	4629      	mov	r1, r5
 8003b0e:	4630      	mov	r0, r6
 8003b10:	f7ff ffa1 	bl	8003a56 <__sfputs_r>
 8003b14:	3001      	adds	r0, #1
 8003b16:	f000 80a9 	beq.w	8003c6c <_vfiprintf_r+0x1f0>
 8003b1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003b1c:	445a      	add	r2, fp
 8003b1e:	9209      	str	r2, [sp, #36]	; 0x24
 8003b20:	f89a 3000 	ldrb.w	r3, [sl]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	f000 80a1 	beq.w	8003c6c <_vfiprintf_r+0x1f0>
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b34:	f10a 0a01 	add.w	sl, sl, #1
 8003b38:	9304      	str	r3, [sp, #16]
 8003b3a:	9307      	str	r3, [sp, #28]
 8003b3c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b40:	931a      	str	r3, [sp, #104]	; 0x68
 8003b42:	4654      	mov	r4, sl
 8003b44:	2205      	movs	r2, #5
 8003b46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b4a:	4854      	ldr	r0, [pc, #336]	; (8003c9c <_vfiprintf_r+0x220>)
 8003b4c:	f7fc fb48 	bl	80001e0 <memchr>
 8003b50:	9a04      	ldr	r2, [sp, #16]
 8003b52:	b9d8      	cbnz	r0, 8003b8c <_vfiprintf_r+0x110>
 8003b54:	06d1      	lsls	r1, r2, #27
 8003b56:	bf44      	itt	mi
 8003b58:	2320      	movmi	r3, #32
 8003b5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b5e:	0713      	lsls	r3, r2, #28
 8003b60:	bf44      	itt	mi
 8003b62:	232b      	movmi	r3, #43	; 0x2b
 8003b64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b68:	f89a 3000 	ldrb.w	r3, [sl]
 8003b6c:	2b2a      	cmp	r3, #42	; 0x2a
 8003b6e:	d015      	beq.n	8003b9c <_vfiprintf_r+0x120>
 8003b70:	9a07      	ldr	r2, [sp, #28]
 8003b72:	4654      	mov	r4, sl
 8003b74:	2000      	movs	r0, #0
 8003b76:	f04f 0c0a 	mov.w	ip, #10
 8003b7a:	4621      	mov	r1, r4
 8003b7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b80:	3b30      	subs	r3, #48	; 0x30
 8003b82:	2b09      	cmp	r3, #9
 8003b84:	d94d      	bls.n	8003c22 <_vfiprintf_r+0x1a6>
 8003b86:	b1b0      	cbz	r0, 8003bb6 <_vfiprintf_r+0x13a>
 8003b88:	9207      	str	r2, [sp, #28]
 8003b8a:	e014      	b.n	8003bb6 <_vfiprintf_r+0x13a>
 8003b8c:	eba0 0308 	sub.w	r3, r0, r8
 8003b90:	fa09 f303 	lsl.w	r3, r9, r3
 8003b94:	4313      	orrs	r3, r2
 8003b96:	9304      	str	r3, [sp, #16]
 8003b98:	46a2      	mov	sl, r4
 8003b9a:	e7d2      	b.n	8003b42 <_vfiprintf_r+0xc6>
 8003b9c:	9b03      	ldr	r3, [sp, #12]
 8003b9e:	1d19      	adds	r1, r3, #4
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	9103      	str	r1, [sp, #12]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	bfbb      	ittet	lt
 8003ba8:	425b      	neglt	r3, r3
 8003baa:	f042 0202 	orrlt.w	r2, r2, #2
 8003bae:	9307      	strge	r3, [sp, #28]
 8003bb0:	9307      	strlt	r3, [sp, #28]
 8003bb2:	bfb8      	it	lt
 8003bb4:	9204      	strlt	r2, [sp, #16]
 8003bb6:	7823      	ldrb	r3, [r4, #0]
 8003bb8:	2b2e      	cmp	r3, #46	; 0x2e
 8003bba:	d10c      	bne.n	8003bd6 <_vfiprintf_r+0x15a>
 8003bbc:	7863      	ldrb	r3, [r4, #1]
 8003bbe:	2b2a      	cmp	r3, #42	; 0x2a
 8003bc0:	d134      	bne.n	8003c2c <_vfiprintf_r+0x1b0>
 8003bc2:	9b03      	ldr	r3, [sp, #12]
 8003bc4:	1d1a      	adds	r2, r3, #4
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	9203      	str	r2, [sp, #12]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	bfb8      	it	lt
 8003bce:	f04f 33ff 	movlt.w	r3, #4294967295
 8003bd2:	3402      	adds	r4, #2
 8003bd4:	9305      	str	r3, [sp, #20]
 8003bd6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003cac <_vfiprintf_r+0x230>
 8003bda:	7821      	ldrb	r1, [r4, #0]
 8003bdc:	2203      	movs	r2, #3
 8003bde:	4650      	mov	r0, sl
 8003be0:	f7fc fafe 	bl	80001e0 <memchr>
 8003be4:	b138      	cbz	r0, 8003bf6 <_vfiprintf_r+0x17a>
 8003be6:	9b04      	ldr	r3, [sp, #16]
 8003be8:	eba0 000a 	sub.w	r0, r0, sl
 8003bec:	2240      	movs	r2, #64	; 0x40
 8003bee:	4082      	lsls	r2, r0
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	3401      	adds	r4, #1
 8003bf4:	9304      	str	r3, [sp, #16]
 8003bf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bfa:	4829      	ldr	r0, [pc, #164]	; (8003ca0 <_vfiprintf_r+0x224>)
 8003bfc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c00:	2206      	movs	r2, #6
 8003c02:	f7fc faed 	bl	80001e0 <memchr>
 8003c06:	2800      	cmp	r0, #0
 8003c08:	d03f      	beq.n	8003c8a <_vfiprintf_r+0x20e>
 8003c0a:	4b26      	ldr	r3, [pc, #152]	; (8003ca4 <_vfiprintf_r+0x228>)
 8003c0c:	bb1b      	cbnz	r3, 8003c56 <_vfiprintf_r+0x1da>
 8003c0e:	9b03      	ldr	r3, [sp, #12]
 8003c10:	3307      	adds	r3, #7
 8003c12:	f023 0307 	bic.w	r3, r3, #7
 8003c16:	3308      	adds	r3, #8
 8003c18:	9303      	str	r3, [sp, #12]
 8003c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c1c:	443b      	add	r3, r7
 8003c1e:	9309      	str	r3, [sp, #36]	; 0x24
 8003c20:	e768      	b.n	8003af4 <_vfiprintf_r+0x78>
 8003c22:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c26:	460c      	mov	r4, r1
 8003c28:	2001      	movs	r0, #1
 8003c2a:	e7a6      	b.n	8003b7a <_vfiprintf_r+0xfe>
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	3401      	adds	r4, #1
 8003c30:	9305      	str	r3, [sp, #20]
 8003c32:	4619      	mov	r1, r3
 8003c34:	f04f 0c0a 	mov.w	ip, #10
 8003c38:	4620      	mov	r0, r4
 8003c3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c3e:	3a30      	subs	r2, #48	; 0x30
 8003c40:	2a09      	cmp	r2, #9
 8003c42:	d903      	bls.n	8003c4c <_vfiprintf_r+0x1d0>
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d0c6      	beq.n	8003bd6 <_vfiprintf_r+0x15a>
 8003c48:	9105      	str	r1, [sp, #20]
 8003c4a:	e7c4      	b.n	8003bd6 <_vfiprintf_r+0x15a>
 8003c4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c50:	4604      	mov	r4, r0
 8003c52:	2301      	movs	r3, #1
 8003c54:	e7f0      	b.n	8003c38 <_vfiprintf_r+0x1bc>
 8003c56:	ab03      	add	r3, sp, #12
 8003c58:	9300      	str	r3, [sp, #0]
 8003c5a:	462a      	mov	r2, r5
 8003c5c:	4b12      	ldr	r3, [pc, #72]	; (8003ca8 <_vfiprintf_r+0x22c>)
 8003c5e:	a904      	add	r1, sp, #16
 8003c60:	4630      	mov	r0, r6
 8003c62:	f3af 8000 	nop.w
 8003c66:	4607      	mov	r7, r0
 8003c68:	1c78      	adds	r0, r7, #1
 8003c6a:	d1d6      	bne.n	8003c1a <_vfiprintf_r+0x19e>
 8003c6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003c6e:	07d9      	lsls	r1, r3, #31
 8003c70:	d405      	bmi.n	8003c7e <_vfiprintf_r+0x202>
 8003c72:	89ab      	ldrh	r3, [r5, #12]
 8003c74:	059a      	lsls	r2, r3, #22
 8003c76:	d402      	bmi.n	8003c7e <_vfiprintf_r+0x202>
 8003c78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003c7a:	f7ff fdc5 	bl	8003808 <__retarget_lock_release_recursive>
 8003c7e:	89ab      	ldrh	r3, [r5, #12]
 8003c80:	065b      	lsls	r3, r3, #25
 8003c82:	f53f af1d 	bmi.w	8003ac0 <_vfiprintf_r+0x44>
 8003c86:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003c88:	e71c      	b.n	8003ac4 <_vfiprintf_r+0x48>
 8003c8a:	ab03      	add	r3, sp, #12
 8003c8c:	9300      	str	r3, [sp, #0]
 8003c8e:	462a      	mov	r2, r5
 8003c90:	4b05      	ldr	r3, [pc, #20]	; (8003ca8 <_vfiprintf_r+0x22c>)
 8003c92:	a904      	add	r1, sp, #16
 8003c94:	4630      	mov	r0, r6
 8003c96:	f000 f879 	bl	8003d8c <_printf_i>
 8003c9a:	e7e4      	b.n	8003c66 <_vfiprintf_r+0x1ea>
 8003c9c:	080042f8 	.word	0x080042f8
 8003ca0:	08004302 	.word	0x08004302
 8003ca4:	00000000 	.word	0x00000000
 8003ca8:	08003a57 	.word	0x08003a57
 8003cac:	080042fe 	.word	0x080042fe

08003cb0 <_printf_common>:
 8003cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cb4:	4616      	mov	r6, r2
 8003cb6:	4699      	mov	r9, r3
 8003cb8:	688a      	ldr	r2, [r1, #8]
 8003cba:	690b      	ldr	r3, [r1, #16]
 8003cbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	bfb8      	it	lt
 8003cc4:	4613      	movlt	r3, r2
 8003cc6:	6033      	str	r3, [r6, #0]
 8003cc8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ccc:	4607      	mov	r7, r0
 8003cce:	460c      	mov	r4, r1
 8003cd0:	b10a      	cbz	r2, 8003cd6 <_printf_common+0x26>
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	6033      	str	r3, [r6, #0]
 8003cd6:	6823      	ldr	r3, [r4, #0]
 8003cd8:	0699      	lsls	r1, r3, #26
 8003cda:	bf42      	ittt	mi
 8003cdc:	6833      	ldrmi	r3, [r6, #0]
 8003cde:	3302      	addmi	r3, #2
 8003ce0:	6033      	strmi	r3, [r6, #0]
 8003ce2:	6825      	ldr	r5, [r4, #0]
 8003ce4:	f015 0506 	ands.w	r5, r5, #6
 8003ce8:	d106      	bne.n	8003cf8 <_printf_common+0x48>
 8003cea:	f104 0a19 	add.w	sl, r4, #25
 8003cee:	68e3      	ldr	r3, [r4, #12]
 8003cf0:	6832      	ldr	r2, [r6, #0]
 8003cf2:	1a9b      	subs	r3, r3, r2
 8003cf4:	42ab      	cmp	r3, r5
 8003cf6:	dc26      	bgt.n	8003d46 <_printf_common+0x96>
 8003cf8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003cfc:	1e13      	subs	r3, r2, #0
 8003cfe:	6822      	ldr	r2, [r4, #0]
 8003d00:	bf18      	it	ne
 8003d02:	2301      	movne	r3, #1
 8003d04:	0692      	lsls	r2, r2, #26
 8003d06:	d42b      	bmi.n	8003d60 <_printf_common+0xb0>
 8003d08:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d0c:	4649      	mov	r1, r9
 8003d0e:	4638      	mov	r0, r7
 8003d10:	47c0      	blx	r8
 8003d12:	3001      	adds	r0, #1
 8003d14:	d01e      	beq.n	8003d54 <_printf_common+0xa4>
 8003d16:	6823      	ldr	r3, [r4, #0]
 8003d18:	6922      	ldr	r2, [r4, #16]
 8003d1a:	f003 0306 	and.w	r3, r3, #6
 8003d1e:	2b04      	cmp	r3, #4
 8003d20:	bf02      	ittt	eq
 8003d22:	68e5      	ldreq	r5, [r4, #12]
 8003d24:	6833      	ldreq	r3, [r6, #0]
 8003d26:	1aed      	subeq	r5, r5, r3
 8003d28:	68a3      	ldr	r3, [r4, #8]
 8003d2a:	bf0c      	ite	eq
 8003d2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d30:	2500      	movne	r5, #0
 8003d32:	4293      	cmp	r3, r2
 8003d34:	bfc4      	itt	gt
 8003d36:	1a9b      	subgt	r3, r3, r2
 8003d38:	18ed      	addgt	r5, r5, r3
 8003d3a:	2600      	movs	r6, #0
 8003d3c:	341a      	adds	r4, #26
 8003d3e:	42b5      	cmp	r5, r6
 8003d40:	d11a      	bne.n	8003d78 <_printf_common+0xc8>
 8003d42:	2000      	movs	r0, #0
 8003d44:	e008      	b.n	8003d58 <_printf_common+0xa8>
 8003d46:	2301      	movs	r3, #1
 8003d48:	4652      	mov	r2, sl
 8003d4a:	4649      	mov	r1, r9
 8003d4c:	4638      	mov	r0, r7
 8003d4e:	47c0      	blx	r8
 8003d50:	3001      	adds	r0, #1
 8003d52:	d103      	bne.n	8003d5c <_printf_common+0xac>
 8003d54:	f04f 30ff 	mov.w	r0, #4294967295
 8003d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d5c:	3501      	adds	r5, #1
 8003d5e:	e7c6      	b.n	8003cee <_printf_common+0x3e>
 8003d60:	18e1      	adds	r1, r4, r3
 8003d62:	1c5a      	adds	r2, r3, #1
 8003d64:	2030      	movs	r0, #48	; 0x30
 8003d66:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003d6a:	4422      	add	r2, r4
 8003d6c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003d70:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003d74:	3302      	adds	r3, #2
 8003d76:	e7c7      	b.n	8003d08 <_printf_common+0x58>
 8003d78:	2301      	movs	r3, #1
 8003d7a:	4622      	mov	r2, r4
 8003d7c:	4649      	mov	r1, r9
 8003d7e:	4638      	mov	r0, r7
 8003d80:	47c0      	blx	r8
 8003d82:	3001      	adds	r0, #1
 8003d84:	d0e6      	beq.n	8003d54 <_printf_common+0xa4>
 8003d86:	3601      	adds	r6, #1
 8003d88:	e7d9      	b.n	8003d3e <_printf_common+0x8e>
	...

08003d8c <_printf_i>:
 8003d8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d90:	7e0f      	ldrb	r7, [r1, #24]
 8003d92:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003d94:	2f78      	cmp	r7, #120	; 0x78
 8003d96:	4691      	mov	r9, r2
 8003d98:	4680      	mov	r8, r0
 8003d9a:	460c      	mov	r4, r1
 8003d9c:	469a      	mov	sl, r3
 8003d9e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003da2:	d807      	bhi.n	8003db4 <_printf_i+0x28>
 8003da4:	2f62      	cmp	r7, #98	; 0x62
 8003da6:	d80a      	bhi.n	8003dbe <_printf_i+0x32>
 8003da8:	2f00      	cmp	r7, #0
 8003daa:	f000 80d4 	beq.w	8003f56 <_printf_i+0x1ca>
 8003dae:	2f58      	cmp	r7, #88	; 0x58
 8003db0:	f000 80c0 	beq.w	8003f34 <_printf_i+0x1a8>
 8003db4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003db8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003dbc:	e03a      	b.n	8003e34 <_printf_i+0xa8>
 8003dbe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003dc2:	2b15      	cmp	r3, #21
 8003dc4:	d8f6      	bhi.n	8003db4 <_printf_i+0x28>
 8003dc6:	a101      	add	r1, pc, #4	; (adr r1, 8003dcc <_printf_i+0x40>)
 8003dc8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003dcc:	08003e25 	.word	0x08003e25
 8003dd0:	08003e39 	.word	0x08003e39
 8003dd4:	08003db5 	.word	0x08003db5
 8003dd8:	08003db5 	.word	0x08003db5
 8003ddc:	08003db5 	.word	0x08003db5
 8003de0:	08003db5 	.word	0x08003db5
 8003de4:	08003e39 	.word	0x08003e39
 8003de8:	08003db5 	.word	0x08003db5
 8003dec:	08003db5 	.word	0x08003db5
 8003df0:	08003db5 	.word	0x08003db5
 8003df4:	08003db5 	.word	0x08003db5
 8003df8:	08003f3d 	.word	0x08003f3d
 8003dfc:	08003e65 	.word	0x08003e65
 8003e00:	08003ef7 	.word	0x08003ef7
 8003e04:	08003db5 	.word	0x08003db5
 8003e08:	08003db5 	.word	0x08003db5
 8003e0c:	08003f5f 	.word	0x08003f5f
 8003e10:	08003db5 	.word	0x08003db5
 8003e14:	08003e65 	.word	0x08003e65
 8003e18:	08003db5 	.word	0x08003db5
 8003e1c:	08003db5 	.word	0x08003db5
 8003e20:	08003eff 	.word	0x08003eff
 8003e24:	682b      	ldr	r3, [r5, #0]
 8003e26:	1d1a      	adds	r2, r3, #4
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	602a      	str	r2, [r5, #0]
 8003e2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e34:	2301      	movs	r3, #1
 8003e36:	e09f      	b.n	8003f78 <_printf_i+0x1ec>
 8003e38:	6820      	ldr	r0, [r4, #0]
 8003e3a:	682b      	ldr	r3, [r5, #0]
 8003e3c:	0607      	lsls	r7, r0, #24
 8003e3e:	f103 0104 	add.w	r1, r3, #4
 8003e42:	6029      	str	r1, [r5, #0]
 8003e44:	d501      	bpl.n	8003e4a <_printf_i+0xbe>
 8003e46:	681e      	ldr	r6, [r3, #0]
 8003e48:	e003      	b.n	8003e52 <_printf_i+0xc6>
 8003e4a:	0646      	lsls	r6, r0, #25
 8003e4c:	d5fb      	bpl.n	8003e46 <_printf_i+0xba>
 8003e4e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003e52:	2e00      	cmp	r6, #0
 8003e54:	da03      	bge.n	8003e5e <_printf_i+0xd2>
 8003e56:	232d      	movs	r3, #45	; 0x2d
 8003e58:	4276      	negs	r6, r6
 8003e5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e5e:	485a      	ldr	r0, [pc, #360]	; (8003fc8 <_printf_i+0x23c>)
 8003e60:	230a      	movs	r3, #10
 8003e62:	e012      	b.n	8003e8a <_printf_i+0xfe>
 8003e64:	682b      	ldr	r3, [r5, #0]
 8003e66:	6820      	ldr	r0, [r4, #0]
 8003e68:	1d19      	adds	r1, r3, #4
 8003e6a:	6029      	str	r1, [r5, #0]
 8003e6c:	0605      	lsls	r5, r0, #24
 8003e6e:	d501      	bpl.n	8003e74 <_printf_i+0xe8>
 8003e70:	681e      	ldr	r6, [r3, #0]
 8003e72:	e002      	b.n	8003e7a <_printf_i+0xee>
 8003e74:	0641      	lsls	r1, r0, #25
 8003e76:	d5fb      	bpl.n	8003e70 <_printf_i+0xe4>
 8003e78:	881e      	ldrh	r6, [r3, #0]
 8003e7a:	4853      	ldr	r0, [pc, #332]	; (8003fc8 <_printf_i+0x23c>)
 8003e7c:	2f6f      	cmp	r7, #111	; 0x6f
 8003e7e:	bf0c      	ite	eq
 8003e80:	2308      	moveq	r3, #8
 8003e82:	230a      	movne	r3, #10
 8003e84:	2100      	movs	r1, #0
 8003e86:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003e8a:	6865      	ldr	r5, [r4, #4]
 8003e8c:	60a5      	str	r5, [r4, #8]
 8003e8e:	2d00      	cmp	r5, #0
 8003e90:	bfa2      	ittt	ge
 8003e92:	6821      	ldrge	r1, [r4, #0]
 8003e94:	f021 0104 	bicge.w	r1, r1, #4
 8003e98:	6021      	strge	r1, [r4, #0]
 8003e9a:	b90e      	cbnz	r6, 8003ea0 <_printf_i+0x114>
 8003e9c:	2d00      	cmp	r5, #0
 8003e9e:	d04b      	beq.n	8003f38 <_printf_i+0x1ac>
 8003ea0:	4615      	mov	r5, r2
 8003ea2:	fbb6 f1f3 	udiv	r1, r6, r3
 8003ea6:	fb03 6711 	mls	r7, r3, r1, r6
 8003eaa:	5dc7      	ldrb	r7, [r0, r7]
 8003eac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003eb0:	4637      	mov	r7, r6
 8003eb2:	42bb      	cmp	r3, r7
 8003eb4:	460e      	mov	r6, r1
 8003eb6:	d9f4      	bls.n	8003ea2 <_printf_i+0x116>
 8003eb8:	2b08      	cmp	r3, #8
 8003eba:	d10b      	bne.n	8003ed4 <_printf_i+0x148>
 8003ebc:	6823      	ldr	r3, [r4, #0]
 8003ebe:	07de      	lsls	r6, r3, #31
 8003ec0:	d508      	bpl.n	8003ed4 <_printf_i+0x148>
 8003ec2:	6923      	ldr	r3, [r4, #16]
 8003ec4:	6861      	ldr	r1, [r4, #4]
 8003ec6:	4299      	cmp	r1, r3
 8003ec8:	bfde      	ittt	le
 8003eca:	2330      	movle	r3, #48	; 0x30
 8003ecc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003ed0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003ed4:	1b52      	subs	r2, r2, r5
 8003ed6:	6122      	str	r2, [r4, #16]
 8003ed8:	f8cd a000 	str.w	sl, [sp]
 8003edc:	464b      	mov	r3, r9
 8003ede:	aa03      	add	r2, sp, #12
 8003ee0:	4621      	mov	r1, r4
 8003ee2:	4640      	mov	r0, r8
 8003ee4:	f7ff fee4 	bl	8003cb0 <_printf_common>
 8003ee8:	3001      	adds	r0, #1
 8003eea:	d14a      	bne.n	8003f82 <_printf_i+0x1f6>
 8003eec:	f04f 30ff 	mov.w	r0, #4294967295
 8003ef0:	b004      	add	sp, #16
 8003ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ef6:	6823      	ldr	r3, [r4, #0]
 8003ef8:	f043 0320 	orr.w	r3, r3, #32
 8003efc:	6023      	str	r3, [r4, #0]
 8003efe:	4833      	ldr	r0, [pc, #204]	; (8003fcc <_printf_i+0x240>)
 8003f00:	2778      	movs	r7, #120	; 0x78
 8003f02:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003f06:	6823      	ldr	r3, [r4, #0]
 8003f08:	6829      	ldr	r1, [r5, #0]
 8003f0a:	061f      	lsls	r7, r3, #24
 8003f0c:	f851 6b04 	ldr.w	r6, [r1], #4
 8003f10:	d402      	bmi.n	8003f18 <_printf_i+0x18c>
 8003f12:	065f      	lsls	r7, r3, #25
 8003f14:	bf48      	it	mi
 8003f16:	b2b6      	uxthmi	r6, r6
 8003f18:	07df      	lsls	r7, r3, #31
 8003f1a:	bf48      	it	mi
 8003f1c:	f043 0320 	orrmi.w	r3, r3, #32
 8003f20:	6029      	str	r1, [r5, #0]
 8003f22:	bf48      	it	mi
 8003f24:	6023      	strmi	r3, [r4, #0]
 8003f26:	b91e      	cbnz	r6, 8003f30 <_printf_i+0x1a4>
 8003f28:	6823      	ldr	r3, [r4, #0]
 8003f2a:	f023 0320 	bic.w	r3, r3, #32
 8003f2e:	6023      	str	r3, [r4, #0]
 8003f30:	2310      	movs	r3, #16
 8003f32:	e7a7      	b.n	8003e84 <_printf_i+0xf8>
 8003f34:	4824      	ldr	r0, [pc, #144]	; (8003fc8 <_printf_i+0x23c>)
 8003f36:	e7e4      	b.n	8003f02 <_printf_i+0x176>
 8003f38:	4615      	mov	r5, r2
 8003f3a:	e7bd      	b.n	8003eb8 <_printf_i+0x12c>
 8003f3c:	682b      	ldr	r3, [r5, #0]
 8003f3e:	6826      	ldr	r6, [r4, #0]
 8003f40:	6961      	ldr	r1, [r4, #20]
 8003f42:	1d18      	adds	r0, r3, #4
 8003f44:	6028      	str	r0, [r5, #0]
 8003f46:	0635      	lsls	r5, r6, #24
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	d501      	bpl.n	8003f50 <_printf_i+0x1c4>
 8003f4c:	6019      	str	r1, [r3, #0]
 8003f4e:	e002      	b.n	8003f56 <_printf_i+0x1ca>
 8003f50:	0670      	lsls	r0, r6, #25
 8003f52:	d5fb      	bpl.n	8003f4c <_printf_i+0x1c0>
 8003f54:	8019      	strh	r1, [r3, #0]
 8003f56:	2300      	movs	r3, #0
 8003f58:	6123      	str	r3, [r4, #16]
 8003f5a:	4615      	mov	r5, r2
 8003f5c:	e7bc      	b.n	8003ed8 <_printf_i+0x14c>
 8003f5e:	682b      	ldr	r3, [r5, #0]
 8003f60:	1d1a      	adds	r2, r3, #4
 8003f62:	602a      	str	r2, [r5, #0]
 8003f64:	681d      	ldr	r5, [r3, #0]
 8003f66:	6862      	ldr	r2, [r4, #4]
 8003f68:	2100      	movs	r1, #0
 8003f6a:	4628      	mov	r0, r5
 8003f6c:	f7fc f938 	bl	80001e0 <memchr>
 8003f70:	b108      	cbz	r0, 8003f76 <_printf_i+0x1ea>
 8003f72:	1b40      	subs	r0, r0, r5
 8003f74:	6060      	str	r0, [r4, #4]
 8003f76:	6863      	ldr	r3, [r4, #4]
 8003f78:	6123      	str	r3, [r4, #16]
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f80:	e7aa      	b.n	8003ed8 <_printf_i+0x14c>
 8003f82:	6923      	ldr	r3, [r4, #16]
 8003f84:	462a      	mov	r2, r5
 8003f86:	4649      	mov	r1, r9
 8003f88:	4640      	mov	r0, r8
 8003f8a:	47d0      	blx	sl
 8003f8c:	3001      	adds	r0, #1
 8003f8e:	d0ad      	beq.n	8003eec <_printf_i+0x160>
 8003f90:	6823      	ldr	r3, [r4, #0]
 8003f92:	079b      	lsls	r3, r3, #30
 8003f94:	d413      	bmi.n	8003fbe <_printf_i+0x232>
 8003f96:	68e0      	ldr	r0, [r4, #12]
 8003f98:	9b03      	ldr	r3, [sp, #12]
 8003f9a:	4298      	cmp	r0, r3
 8003f9c:	bfb8      	it	lt
 8003f9e:	4618      	movlt	r0, r3
 8003fa0:	e7a6      	b.n	8003ef0 <_printf_i+0x164>
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	4632      	mov	r2, r6
 8003fa6:	4649      	mov	r1, r9
 8003fa8:	4640      	mov	r0, r8
 8003faa:	47d0      	blx	sl
 8003fac:	3001      	adds	r0, #1
 8003fae:	d09d      	beq.n	8003eec <_printf_i+0x160>
 8003fb0:	3501      	adds	r5, #1
 8003fb2:	68e3      	ldr	r3, [r4, #12]
 8003fb4:	9903      	ldr	r1, [sp, #12]
 8003fb6:	1a5b      	subs	r3, r3, r1
 8003fb8:	42ab      	cmp	r3, r5
 8003fba:	dcf2      	bgt.n	8003fa2 <_printf_i+0x216>
 8003fbc:	e7eb      	b.n	8003f96 <_printf_i+0x20a>
 8003fbe:	2500      	movs	r5, #0
 8003fc0:	f104 0619 	add.w	r6, r4, #25
 8003fc4:	e7f5      	b.n	8003fb2 <_printf_i+0x226>
 8003fc6:	bf00      	nop
 8003fc8:	08004309 	.word	0x08004309
 8003fcc:	0800431a 	.word	0x0800431a

08003fd0 <__sflush_r>:
 8003fd0:	898a      	ldrh	r2, [r1, #12]
 8003fd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fd6:	4605      	mov	r5, r0
 8003fd8:	0710      	lsls	r0, r2, #28
 8003fda:	460c      	mov	r4, r1
 8003fdc:	d458      	bmi.n	8004090 <__sflush_r+0xc0>
 8003fde:	684b      	ldr	r3, [r1, #4]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	dc05      	bgt.n	8003ff0 <__sflush_r+0x20>
 8003fe4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	dc02      	bgt.n	8003ff0 <__sflush_r+0x20>
 8003fea:	2000      	movs	r0, #0
 8003fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ff0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003ff2:	2e00      	cmp	r6, #0
 8003ff4:	d0f9      	beq.n	8003fea <__sflush_r+0x1a>
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003ffc:	682f      	ldr	r7, [r5, #0]
 8003ffe:	6a21      	ldr	r1, [r4, #32]
 8004000:	602b      	str	r3, [r5, #0]
 8004002:	d032      	beq.n	800406a <__sflush_r+0x9a>
 8004004:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004006:	89a3      	ldrh	r3, [r4, #12]
 8004008:	075a      	lsls	r2, r3, #29
 800400a:	d505      	bpl.n	8004018 <__sflush_r+0x48>
 800400c:	6863      	ldr	r3, [r4, #4]
 800400e:	1ac0      	subs	r0, r0, r3
 8004010:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004012:	b10b      	cbz	r3, 8004018 <__sflush_r+0x48>
 8004014:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004016:	1ac0      	subs	r0, r0, r3
 8004018:	2300      	movs	r3, #0
 800401a:	4602      	mov	r2, r0
 800401c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800401e:	6a21      	ldr	r1, [r4, #32]
 8004020:	4628      	mov	r0, r5
 8004022:	47b0      	blx	r6
 8004024:	1c43      	adds	r3, r0, #1
 8004026:	89a3      	ldrh	r3, [r4, #12]
 8004028:	d106      	bne.n	8004038 <__sflush_r+0x68>
 800402a:	6829      	ldr	r1, [r5, #0]
 800402c:	291d      	cmp	r1, #29
 800402e:	d82b      	bhi.n	8004088 <__sflush_r+0xb8>
 8004030:	4a29      	ldr	r2, [pc, #164]	; (80040d8 <__sflush_r+0x108>)
 8004032:	410a      	asrs	r2, r1
 8004034:	07d6      	lsls	r6, r2, #31
 8004036:	d427      	bmi.n	8004088 <__sflush_r+0xb8>
 8004038:	2200      	movs	r2, #0
 800403a:	6062      	str	r2, [r4, #4]
 800403c:	04d9      	lsls	r1, r3, #19
 800403e:	6922      	ldr	r2, [r4, #16]
 8004040:	6022      	str	r2, [r4, #0]
 8004042:	d504      	bpl.n	800404e <__sflush_r+0x7e>
 8004044:	1c42      	adds	r2, r0, #1
 8004046:	d101      	bne.n	800404c <__sflush_r+0x7c>
 8004048:	682b      	ldr	r3, [r5, #0]
 800404a:	b903      	cbnz	r3, 800404e <__sflush_r+0x7e>
 800404c:	6560      	str	r0, [r4, #84]	; 0x54
 800404e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004050:	602f      	str	r7, [r5, #0]
 8004052:	2900      	cmp	r1, #0
 8004054:	d0c9      	beq.n	8003fea <__sflush_r+0x1a>
 8004056:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800405a:	4299      	cmp	r1, r3
 800405c:	d002      	beq.n	8004064 <__sflush_r+0x94>
 800405e:	4628      	mov	r0, r5
 8004060:	f7ff fbe2 	bl	8003828 <_free_r>
 8004064:	2000      	movs	r0, #0
 8004066:	6360      	str	r0, [r4, #52]	; 0x34
 8004068:	e7c0      	b.n	8003fec <__sflush_r+0x1c>
 800406a:	2301      	movs	r3, #1
 800406c:	4628      	mov	r0, r5
 800406e:	47b0      	blx	r6
 8004070:	1c41      	adds	r1, r0, #1
 8004072:	d1c8      	bne.n	8004006 <__sflush_r+0x36>
 8004074:	682b      	ldr	r3, [r5, #0]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d0c5      	beq.n	8004006 <__sflush_r+0x36>
 800407a:	2b1d      	cmp	r3, #29
 800407c:	d001      	beq.n	8004082 <__sflush_r+0xb2>
 800407e:	2b16      	cmp	r3, #22
 8004080:	d101      	bne.n	8004086 <__sflush_r+0xb6>
 8004082:	602f      	str	r7, [r5, #0]
 8004084:	e7b1      	b.n	8003fea <__sflush_r+0x1a>
 8004086:	89a3      	ldrh	r3, [r4, #12]
 8004088:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800408c:	81a3      	strh	r3, [r4, #12]
 800408e:	e7ad      	b.n	8003fec <__sflush_r+0x1c>
 8004090:	690f      	ldr	r7, [r1, #16]
 8004092:	2f00      	cmp	r7, #0
 8004094:	d0a9      	beq.n	8003fea <__sflush_r+0x1a>
 8004096:	0793      	lsls	r3, r2, #30
 8004098:	680e      	ldr	r6, [r1, #0]
 800409a:	bf08      	it	eq
 800409c:	694b      	ldreq	r3, [r1, #20]
 800409e:	600f      	str	r7, [r1, #0]
 80040a0:	bf18      	it	ne
 80040a2:	2300      	movne	r3, #0
 80040a4:	eba6 0807 	sub.w	r8, r6, r7
 80040a8:	608b      	str	r3, [r1, #8]
 80040aa:	f1b8 0f00 	cmp.w	r8, #0
 80040ae:	dd9c      	ble.n	8003fea <__sflush_r+0x1a>
 80040b0:	6a21      	ldr	r1, [r4, #32]
 80040b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80040b4:	4643      	mov	r3, r8
 80040b6:	463a      	mov	r2, r7
 80040b8:	4628      	mov	r0, r5
 80040ba:	47b0      	blx	r6
 80040bc:	2800      	cmp	r0, #0
 80040be:	dc06      	bgt.n	80040ce <__sflush_r+0xfe>
 80040c0:	89a3      	ldrh	r3, [r4, #12]
 80040c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040c6:	81a3      	strh	r3, [r4, #12]
 80040c8:	f04f 30ff 	mov.w	r0, #4294967295
 80040cc:	e78e      	b.n	8003fec <__sflush_r+0x1c>
 80040ce:	4407      	add	r7, r0
 80040d0:	eba8 0800 	sub.w	r8, r8, r0
 80040d4:	e7e9      	b.n	80040aa <__sflush_r+0xda>
 80040d6:	bf00      	nop
 80040d8:	dfbffffe 	.word	0xdfbffffe

080040dc <_fflush_r>:
 80040dc:	b538      	push	{r3, r4, r5, lr}
 80040de:	690b      	ldr	r3, [r1, #16]
 80040e0:	4605      	mov	r5, r0
 80040e2:	460c      	mov	r4, r1
 80040e4:	b913      	cbnz	r3, 80040ec <_fflush_r+0x10>
 80040e6:	2500      	movs	r5, #0
 80040e8:	4628      	mov	r0, r5
 80040ea:	bd38      	pop	{r3, r4, r5, pc}
 80040ec:	b118      	cbz	r0, 80040f6 <_fflush_r+0x1a>
 80040ee:	6a03      	ldr	r3, [r0, #32]
 80040f0:	b90b      	cbnz	r3, 80040f6 <_fflush_r+0x1a>
 80040f2:	f7ff f8e5 	bl	80032c0 <__sinit>
 80040f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d0f3      	beq.n	80040e6 <_fflush_r+0xa>
 80040fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004100:	07d0      	lsls	r0, r2, #31
 8004102:	d404      	bmi.n	800410e <_fflush_r+0x32>
 8004104:	0599      	lsls	r1, r3, #22
 8004106:	d402      	bmi.n	800410e <_fflush_r+0x32>
 8004108:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800410a:	f7ff fb7c 	bl	8003806 <__retarget_lock_acquire_recursive>
 800410e:	4628      	mov	r0, r5
 8004110:	4621      	mov	r1, r4
 8004112:	f7ff ff5d 	bl	8003fd0 <__sflush_r>
 8004116:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004118:	07da      	lsls	r2, r3, #31
 800411a:	4605      	mov	r5, r0
 800411c:	d4e4      	bmi.n	80040e8 <_fflush_r+0xc>
 800411e:	89a3      	ldrh	r3, [r4, #12]
 8004120:	059b      	lsls	r3, r3, #22
 8004122:	d4e1      	bmi.n	80040e8 <_fflush_r+0xc>
 8004124:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004126:	f7ff fb6f 	bl	8003808 <__retarget_lock_release_recursive>
 800412a:	e7dd      	b.n	80040e8 <_fflush_r+0xc>

0800412c <__swhatbuf_r>:
 800412c:	b570      	push	{r4, r5, r6, lr}
 800412e:	460c      	mov	r4, r1
 8004130:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004134:	2900      	cmp	r1, #0
 8004136:	b096      	sub	sp, #88	; 0x58
 8004138:	4615      	mov	r5, r2
 800413a:	461e      	mov	r6, r3
 800413c:	da0d      	bge.n	800415a <__swhatbuf_r+0x2e>
 800413e:	89a3      	ldrh	r3, [r4, #12]
 8004140:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004144:	f04f 0100 	mov.w	r1, #0
 8004148:	bf0c      	ite	eq
 800414a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800414e:	2340      	movne	r3, #64	; 0x40
 8004150:	2000      	movs	r0, #0
 8004152:	6031      	str	r1, [r6, #0]
 8004154:	602b      	str	r3, [r5, #0]
 8004156:	b016      	add	sp, #88	; 0x58
 8004158:	bd70      	pop	{r4, r5, r6, pc}
 800415a:	466a      	mov	r2, sp
 800415c:	f000 f848 	bl	80041f0 <_fstat_r>
 8004160:	2800      	cmp	r0, #0
 8004162:	dbec      	blt.n	800413e <__swhatbuf_r+0x12>
 8004164:	9901      	ldr	r1, [sp, #4]
 8004166:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800416a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800416e:	4259      	negs	r1, r3
 8004170:	4159      	adcs	r1, r3
 8004172:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004176:	e7eb      	b.n	8004150 <__swhatbuf_r+0x24>

08004178 <__smakebuf_r>:
 8004178:	898b      	ldrh	r3, [r1, #12]
 800417a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800417c:	079d      	lsls	r5, r3, #30
 800417e:	4606      	mov	r6, r0
 8004180:	460c      	mov	r4, r1
 8004182:	d507      	bpl.n	8004194 <__smakebuf_r+0x1c>
 8004184:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004188:	6023      	str	r3, [r4, #0]
 800418a:	6123      	str	r3, [r4, #16]
 800418c:	2301      	movs	r3, #1
 800418e:	6163      	str	r3, [r4, #20]
 8004190:	b002      	add	sp, #8
 8004192:	bd70      	pop	{r4, r5, r6, pc}
 8004194:	ab01      	add	r3, sp, #4
 8004196:	466a      	mov	r2, sp
 8004198:	f7ff ffc8 	bl	800412c <__swhatbuf_r>
 800419c:	9900      	ldr	r1, [sp, #0]
 800419e:	4605      	mov	r5, r0
 80041a0:	4630      	mov	r0, r6
 80041a2:	f7ff fbb5 	bl	8003910 <_malloc_r>
 80041a6:	b948      	cbnz	r0, 80041bc <__smakebuf_r+0x44>
 80041a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041ac:	059a      	lsls	r2, r3, #22
 80041ae:	d4ef      	bmi.n	8004190 <__smakebuf_r+0x18>
 80041b0:	f023 0303 	bic.w	r3, r3, #3
 80041b4:	f043 0302 	orr.w	r3, r3, #2
 80041b8:	81a3      	strh	r3, [r4, #12]
 80041ba:	e7e3      	b.n	8004184 <__smakebuf_r+0xc>
 80041bc:	89a3      	ldrh	r3, [r4, #12]
 80041be:	6020      	str	r0, [r4, #0]
 80041c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041c4:	81a3      	strh	r3, [r4, #12]
 80041c6:	9b00      	ldr	r3, [sp, #0]
 80041c8:	6163      	str	r3, [r4, #20]
 80041ca:	9b01      	ldr	r3, [sp, #4]
 80041cc:	6120      	str	r0, [r4, #16]
 80041ce:	b15b      	cbz	r3, 80041e8 <__smakebuf_r+0x70>
 80041d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80041d4:	4630      	mov	r0, r6
 80041d6:	f000 f81d 	bl	8004214 <_isatty_r>
 80041da:	b128      	cbz	r0, 80041e8 <__smakebuf_r+0x70>
 80041dc:	89a3      	ldrh	r3, [r4, #12]
 80041de:	f023 0303 	bic.w	r3, r3, #3
 80041e2:	f043 0301 	orr.w	r3, r3, #1
 80041e6:	81a3      	strh	r3, [r4, #12]
 80041e8:	89a3      	ldrh	r3, [r4, #12]
 80041ea:	431d      	orrs	r5, r3
 80041ec:	81a5      	strh	r5, [r4, #12]
 80041ee:	e7cf      	b.n	8004190 <__smakebuf_r+0x18>

080041f0 <_fstat_r>:
 80041f0:	b538      	push	{r3, r4, r5, lr}
 80041f2:	4d07      	ldr	r5, [pc, #28]	; (8004210 <_fstat_r+0x20>)
 80041f4:	2300      	movs	r3, #0
 80041f6:	4604      	mov	r4, r0
 80041f8:	4608      	mov	r0, r1
 80041fa:	4611      	mov	r1, r2
 80041fc:	602b      	str	r3, [r5, #0]
 80041fe:	f7fc fd20 	bl	8000c42 <_fstat>
 8004202:	1c43      	adds	r3, r0, #1
 8004204:	d102      	bne.n	800420c <_fstat_r+0x1c>
 8004206:	682b      	ldr	r3, [r5, #0]
 8004208:	b103      	cbz	r3, 800420c <_fstat_r+0x1c>
 800420a:	6023      	str	r3, [r4, #0]
 800420c:	bd38      	pop	{r3, r4, r5, pc}
 800420e:	bf00      	nop
 8004210:	200002dc 	.word	0x200002dc

08004214 <_isatty_r>:
 8004214:	b538      	push	{r3, r4, r5, lr}
 8004216:	4d06      	ldr	r5, [pc, #24]	; (8004230 <_isatty_r+0x1c>)
 8004218:	2300      	movs	r3, #0
 800421a:	4604      	mov	r4, r0
 800421c:	4608      	mov	r0, r1
 800421e:	602b      	str	r3, [r5, #0]
 8004220:	f7fc fd1f 	bl	8000c62 <_isatty>
 8004224:	1c43      	adds	r3, r0, #1
 8004226:	d102      	bne.n	800422e <_isatty_r+0x1a>
 8004228:	682b      	ldr	r3, [r5, #0]
 800422a:	b103      	cbz	r3, 800422e <_isatty_r+0x1a>
 800422c:	6023      	str	r3, [r4, #0]
 800422e:	bd38      	pop	{r3, r4, r5, pc}
 8004230:	200002dc 	.word	0x200002dc

08004234 <_sbrk_r>:
 8004234:	b538      	push	{r3, r4, r5, lr}
 8004236:	4d06      	ldr	r5, [pc, #24]	; (8004250 <_sbrk_r+0x1c>)
 8004238:	2300      	movs	r3, #0
 800423a:	4604      	mov	r4, r0
 800423c:	4608      	mov	r0, r1
 800423e:	602b      	str	r3, [r5, #0]
 8004240:	f7fc fd28 	bl	8000c94 <_sbrk>
 8004244:	1c43      	adds	r3, r0, #1
 8004246:	d102      	bne.n	800424e <_sbrk_r+0x1a>
 8004248:	682b      	ldr	r3, [r5, #0]
 800424a:	b103      	cbz	r3, 800424e <_sbrk_r+0x1a>
 800424c:	6023      	str	r3, [r4, #0]
 800424e:	bd38      	pop	{r3, r4, r5, pc}
 8004250:	200002dc 	.word	0x200002dc

08004254 <_init>:
 8004254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004256:	bf00      	nop
 8004258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800425a:	bc08      	pop	{r3}
 800425c:	469e      	mov	lr, r3
 800425e:	4770      	bx	lr

08004260 <_fini>:
 8004260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004262:	bf00      	nop
 8004264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004266:	bc08      	pop	{r3}
 8004268:	469e      	mov	lr, r3
 800426a:	4770      	bx	lr
