<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcvu35p-fsvh2104-1-e</Part>
        <TopModelName>fft</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>3848</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>410248</Worst-caseLatency>
            <Best-caseRealTimeLatency>19.240 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.051 ms</Worst-caseRealTimeLatency>
            <Interval-min>3849</Interval-min>
            <Interval-max>410249</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <loop_0_VITIS_LOOP_28_1>
                <Slack>3.65</Slack>
                <TripCount>16</TripCount>
                <Latency>
                    <range>
                        <min>480</min>
                        <max>51280</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>2400</min>
                        <max>256400</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>30</min>
                        <max>3205</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </loop_0_VITIS_LOOP_28_1>
            <loop_1_VITIS_LOOP_47_3>
                <Slack>3.65</Slack>
                <TripCount>16</TripCount>
                <Latency>
                    <range>
                        <min>480</min>
                        <max>51280</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>2400</min>
                        <max>256400</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>30</min>
                        <max>3205</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </loop_1_VITIS_LOOP_47_3>
            <loop_2_VITIS_LOOP_66_5>
                <Slack>3.65</Slack>
                <TripCount>16</TripCount>
                <Latency>
                    <range>
                        <min>480</min>
                        <max>51280</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>2400</min>
                        <max>256400</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>30</min>
                        <max>3205</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </loop_2_VITIS_LOOP_66_5>
            <loop_3_VITIS_LOOP_85_7>
                <Slack>3.65</Slack>
                <TripCount>16</TripCount>
                <Latency>
                    <range>
                        <min>480</min>
                        <max>51280</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>2400</min>
                        <max>256400</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>30</min>
                        <max>3205</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </loop_3_VITIS_LOOP_85_7>
            <loop_4_VITIS_LOOP_104_9>
                <Slack>3.65</Slack>
                <TripCount>16</TripCount>
                <Latency>
                    <range>
                        <min>480</min>
                        <max>51280</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>2400</min>
                        <max>256400</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>30</min>
                        <max>3205</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </loop_4_VITIS_LOOP_104_9>
            <loop_5_VITIS_LOOP_123_11>
                <Slack>3.65</Slack>
                <TripCount>16</TripCount>
                <Latency>
                    <range>
                        <min>480</min>
                        <max>51280</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>2400</min>
                        <max>256400</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>30</min>
                        <max>3205</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </loop_5_VITIS_LOOP_123_11>
            <loop_6_VITIS_LOOP_142_13>
                <Slack>3.65</Slack>
                <TripCount>16</TripCount>
                <Latency>
                    <range>
                        <min>480</min>
                        <max>51280</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>2400</min>
                        <max>256400</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>30</min>
                        <max>3205</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </loop_6_VITIS_LOOP_142_13>
            <loop_7_VITIS_LOOP_161_15>
                <Slack>3.65</Slack>
                <TripCount>16</TripCount>
                <Latency>
                    <range>
                        <min>480</min>
                        <max>51280</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>2400</min>
                        <max>256400</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>30</min>
                        <max>3205</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </loop_7_VITIS_LOOP_161_15>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:28</SourceLocation>
            <SummaryOfLoopViolations>
                <loop_0_VITIS_LOOP_28_1>
                    <Name>loop_0_VITIS_LOOP_28_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:27</SourceLocation>
                </loop_0_VITIS_LOOP_28_1>
                <loop_1_VITIS_LOOP_47_3>
                    <Name>loop_1_VITIS_LOOP_47_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:46</SourceLocation>
                </loop_1_VITIS_LOOP_47_3>
                <loop_2_VITIS_LOOP_66_5>
                    <Name>loop_2_VITIS_LOOP_66_5</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:65</SourceLocation>
                </loop_2_VITIS_LOOP_66_5>
                <loop_3_VITIS_LOOP_85_7>
                    <Name>loop_3_VITIS_LOOP_85_7</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:84</SourceLocation>
                </loop_3_VITIS_LOOP_85_7>
                <loop_4_VITIS_LOOP_104_9>
                    <Name>loop_4_VITIS_LOOP_104_9</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:103</SourceLocation>
                </loop_4_VITIS_LOOP_104_9>
                <loop_5_VITIS_LOOP_123_11>
                    <Name>loop_5_VITIS_LOOP_123_11</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:122</SourceLocation>
                </loop_5_VITIS_LOOP_123_11>
                <loop_6_VITIS_LOOP_142_13>
                    <Name>loop_6_VITIS_LOOP_142_13</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:141</SourceLocation>
                </loop_6_VITIS_LOOP_142_13>
                <loop_7_VITIS_LOOP_161_15>
                    <Name>loop_7_VITIS_LOOP_161_15</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:160</SourceLocation>
                </loop_7_VITIS_LOOP_161_15>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>16</DSP>
            <FF>5391</FF>
            <LUT>6353</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_0_address0</name>
            <Object>X_R_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_0_ce0</name>
            <Object>X_R_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_0_we0</name>
            <Object>X_R_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_0_d0</name>
            <Object>X_R_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_0_q0</name>
            <Object>X_R_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_0_address1</name>
            <Object>X_R_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_0_ce1</name>
            <Object>X_R_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_0_q1</name>
            <Object>X_R_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_1_address0</name>
            <Object>X_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_1_ce0</name>
            <Object>X_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_1_we0</name>
            <Object>X_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_1_d0</name>
            <Object>X_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_1_q0</name>
            <Object>X_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_1_address1</name>
            <Object>X_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_1_ce1</name>
            <Object>X_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_1_q1</name>
            <Object>X_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_2_address0</name>
            <Object>X_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_2_ce0</name>
            <Object>X_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_2_we0</name>
            <Object>X_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_2_d0</name>
            <Object>X_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_2_q0</name>
            <Object>X_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_2_address1</name>
            <Object>X_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_2_ce1</name>
            <Object>X_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_2_q1</name>
            <Object>X_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_3_address0</name>
            <Object>X_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_3_ce0</name>
            <Object>X_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_3_we0</name>
            <Object>X_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_3_d0</name>
            <Object>X_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_3_q0</name>
            <Object>X_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_3_address1</name>
            <Object>X_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_3_ce1</name>
            <Object>X_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_3_q1</name>
            <Object>X_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_4_address0</name>
            <Object>X_R_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_4_ce0</name>
            <Object>X_R_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_4_we0</name>
            <Object>X_R_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_4_d0</name>
            <Object>X_R_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_4_q0</name>
            <Object>X_R_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_4_address1</name>
            <Object>X_R_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_4_ce1</name>
            <Object>X_R_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_4_q1</name>
            <Object>X_R_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_5_address0</name>
            <Object>X_R_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_5_ce0</name>
            <Object>X_R_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_5_we0</name>
            <Object>X_R_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_5_d0</name>
            <Object>X_R_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_5_q0</name>
            <Object>X_R_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_5_address1</name>
            <Object>X_R_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_5_ce1</name>
            <Object>X_R_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_5_q1</name>
            <Object>X_R_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_6_address0</name>
            <Object>X_R_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_6_ce0</name>
            <Object>X_R_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_6_we0</name>
            <Object>X_R_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_6_d0</name>
            <Object>X_R_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_6_q0</name>
            <Object>X_R_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_6_address1</name>
            <Object>X_R_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_6_ce1</name>
            <Object>X_R_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_6_q1</name>
            <Object>X_R_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_7_address0</name>
            <Object>X_R_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_7_ce0</name>
            <Object>X_R_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_7_we0</name>
            <Object>X_R_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_7_d0</name>
            <Object>X_R_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_7_q0</name>
            <Object>X_R_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_7_address1</name>
            <Object>X_R_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_7_ce1</name>
            <Object>X_R_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_7_q1</name>
            <Object>X_R_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_0_address0</name>
            <Object>X_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_0_ce0</name>
            <Object>X_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_0_we0</name>
            <Object>X_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_0_d0</name>
            <Object>X_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_0_q0</name>
            <Object>X_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_0_address1</name>
            <Object>X_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_0_ce1</name>
            <Object>X_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_0_q1</name>
            <Object>X_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_1_address0</name>
            <Object>X_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_1_ce0</name>
            <Object>X_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_1_we0</name>
            <Object>X_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_1_d0</name>
            <Object>X_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_1_q0</name>
            <Object>X_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_1_address1</name>
            <Object>X_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_1_ce1</name>
            <Object>X_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_1_q1</name>
            <Object>X_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_2_address0</name>
            <Object>X_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_2_ce0</name>
            <Object>X_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_2_we0</name>
            <Object>X_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_2_d0</name>
            <Object>X_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_2_q0</name>
            <Object>X_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_2_address1</name>
            <Object>X_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_2_ce1</name>
            <Object>X_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_2_q1</name>
            <Object>X_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_3_address0</name>
            <Object>X_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_3_ce0</name>
            <Object>X_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_3_we0</name>
            <Object>X_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_3_d0</name>
            <Object>X_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_3_q0</name>
            <Object>X_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_3_address1</name>
            <Object>X_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_3_ce1</name>
            <Object>X_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_3_q1</name>
            <Object>X_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_4_address0</name>
            <Object>X_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_4_ce0</name>
            <Object>X_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_4_we0</name>
            <Object>X_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_4_d0</name>
            <Object>X_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_4_q0</name>
            <Object>X_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_4_address1</name>
            <Object>X_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_4_ce1</name>
            <Object>X_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_4_q1</name>
            <Object>X_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_5_address0</name>
            <Object>X_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_5_ce0</name>
            <Object>X_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_5_we0</name>
            <Object>X_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_5_d0</name>
            <Object>X_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_5_q0</name>
            <Object>X_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_5_address1</name>
            <Object>X_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_5_ce1</name>
            <Object>X_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_5_q1</name>
            <Object>X_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_6_address0</name>
            <Object>X_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_6_ce0</name>
            <Object>X_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_6_we0</name>
            <Object>X_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_6_d0</name>
            <Object>X_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_6_q0</name>
            <Object>X_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_6_address1</name>
            <Object>X_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_6_ce1</name>
            <Object>X_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_6_q1</name>
            <Object>X_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_7_address0</name>
            <Object>X_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_7_ce0</name>
            <Object>X_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_7_we0</name>
            <Object>X_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_7_d0</name>
            <Object>X_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_7_q0</name>
            <Object>X_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_7_address1</name>
            <Object>X_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_7_ce1</name>
            <Object>X_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_7_q1</name>
            <Object>X_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cos_coefficients_table_address0</name>
            <Object>cos_coefficients_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cos_coefficients_table_ce0</name>
            <Object>cos_coefficients_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cos_coefficients_table_q0</name>
            <Object>cos_coefficients_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sin_coefficients_table_address0</name>
            <Object>sin_coefficients_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sin_coefficients_table_ce0</name>
            <Object>sin_coefficients_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sin_coefficients_table_q0</name>
            <Object>sin_coefficients_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>fft</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208</InstName>
                    <ModuleName>fft_Pipeline_VITIS_LOOP_30_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>208</ID>
                    <BindInstances>add_ln30_fu_212_p2 add_ln35_fu_238_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223</InstName>
                    <ModuleName>fft_Pipeline_VITIS_LOOP_49_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>223</ID>
                    <BindInstances>add_ln49_fu_212_p2 add_ln54_fu_238_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238</InstName>
                    <ModuleName>fft_Pipeline_VITIS_LOOP_68_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>238</ID>
                    <BindInstances>add_ln68_fu_212_p2 add_ln73_fu_238_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253</InstName>
                    <ModuleName>fft_Pipeline_VITIS_LOOP_87_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>253</ID>
                    <BindInstances>add_ln87_fu_212_p2 add_ln92_fu_238_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268</InstName>
                    <ModuleName>fft_Pipeline_VITIS_LOOP_106_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>268</ID>
                    <BindInstances>add_ln106_fu_212_p2 add_ln111_fu_238_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283</InstName>
                    <ModuleName>fft_Pipeline_VITIS_LOOP_125_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>283</ID>
                    <BindInstances>add_ln125_fu_212_p2 add_ln130_fu_238_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298</InstName>
                    <ModuleName>fft_Pipeline_VITIS_LOOP_144_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>298</ID>
                    <BindInstances>add_ln144_fu_212_p2 add_ln149_fu_238_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313</InstName>
                    <ModuleName>fft_Pipeline_VITIS_LOOP_163_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>313</ID>
                    <BindInstances>add_ln163_fu_212_p2 add_ln168_fu_238_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln27_fu_352_p2 add_ln27_1_fu_425_p2 add_ln29_fu_375_p2 sub9_fu_443_p2 stage_2_fu_391_p2 add_ln46_fu_463_p2 add_ln46_1_fu_536_p2 add_ln48_fu_486_p2 sub97_fu_554_p2 stage_4_fu_502_p2 add_ln65_fu_574_p2 add_ln65_1_fu_647_p2 add_ln67_fu_597_p2 sub196_fu_665_p2 stage_6_fu_613_p2 add_ln84_fu_685_p2 add_ln84_1_fu_758_p2 add_ln86_fu_708_p2 sub295_fu_776_p2 stage_8_fu_724_p2 add_ln103_fu_796_p2 add_ln103_1_fu_869_p2 add_ln105_fu_819_p2 sub394_fu_887_p2 stage_10_fu_835_p2 add_ln122_fu_907_p2 add_ln122_1_fu_980_p2 add_ln124_fu_930_p2 sub493_fu_998_p2 stage_12_fu_946_p2 add_ln141_fu_1018_p2 add_ln141_1_fu_1091_p2 add_ln143_fu_1041_p2 sub592_fu_1109_p2 stage_14_fu_1057_p2 add_ln160_fu_1129_p2 add_ln160_1_fu_1187_p2 add_ln162_fu_1152_p2 sub691_fu_1205_p2 stage_15_fu_1168_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fft_Pipeline_VITIS_LOOP_30_2</Name>
            <Loops>
                <VITIS_LOOP_30_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.135 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27 ~ 3202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_30_2>
                        <Name>VITIS_LOOP_30_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>128</max>
                            </range>
                        </TripCount>
                        <Latency>25 ~ 3200</Latency>
                        <AbsoluteTimeLatency>0.125 us ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>25</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_30_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:30</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_30_2>
                            <Name>VITIS_LOOP_30_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:31</SourceLocation>
                        </VITIS_LOOP_30_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>518</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>406</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_212_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_238_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_VITIS_LOOP_49_4</Name>
            <Loops>
                <VITIS_LOOP_49_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.135 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27 ~ 3202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_4>
                        <Name>VITIS_LOOP_49_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>128</max>
                            </range>
                        </TripCount>
                        <Latency>25 ~ 3200</Latency>
                        <AbsoluteTimeLatency>0.125 us ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>25</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:49</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_49_4>
                            <Name>VITIS_LOOP_49_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:50</SourceLocation>
                        </VITIS_LOOP_49_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>518</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>406</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_212_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_238_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_VITIS_LOOP_68_6</Name>
            <Loops>
                <VITIS_LOOP_68_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.135 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27 ~ 3202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_6>
                        <Name>VITIS_LOOP_68_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>128</max>
                            </range>
                        </TripCount>
                        <Latency>25 ~ 3200</Latency>
                        <AbsoluteTimeLatency>0.125 us ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>25</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:68</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_68_6>
                            <Name>VITIS_LOOP_68_6</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:69</SourceLocation>
                        </VITIS_LOOP_68_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>518</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>406</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_212_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_238_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_VITIS_LOOP_87_8</Name>
            <Loops>
                <VITIS_LOOP_87_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.135 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27 ~ 3202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_8>
                        <Name>VITIS_LOOP_87_8</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>128</max>
                            </range>
                        </TripCount>
                        <Latency>25 ~ 3200</Latency>
                        <AbsoluteTimeLatency>0.125 us ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>25</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_87_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:87</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_8>
                            <Name>VITIS_LOOP_87_8</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:88</SourceLocation>
                        </VITIS_LOOP_87_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>518</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>406</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_212_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_238_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_VITIS_LOOP_106_10</Name>
            <Loops>
                <VITIS_LOOP_106_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.135 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27 ~ 3202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_106_10>
                        <Name>VITIS_LOOP_106_10</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>128</max>
                            </range>
                        </TripCount>
                        <Latency>25 ~ 3200</Latency>
                        <AbsoluteTimeLatency>0.125 us ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>25</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_106_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:106</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_106_10>
                            <Name>VITIS_LOOP_106_10</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:107</SourceLocation>
                        </VITIS_LOOP_106_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>518</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>406</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_212_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_238_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_VITIS_LOOP_125_12</Name>
            <Loops>
                <VITIS_LOOP_125_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.135 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27 ~ 3202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_125_12>
                        <Name>VITIS_LOOP_125_12</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>128</max>
                            </range>
                        </TripCount>
                        <Latency>25 ~ 3200</Latency>
                        <AbsoluteTimeLatency>0.125 us ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>25</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_125_12>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:125</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_125_12>
                            <Name>VITIS_LOOP_125_12</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:126</SourceLocation>
                        </VITIS_LOOP_125_12>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>518</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>406</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_212_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_238_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln130"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_VITIS_LOOP_144_14</Name>
            <Loops>
                <VITIS_LOOP_144_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.135 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27 ~ 3202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_144_14>
                        <Name>VITIS_LOOP_144_14</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>128</max>
                            </range>
                        </TripCount>
                        <Latency>25 ~ 3200</Latency>
                        <AbsoluteTimeLatency>0.125 us ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>25</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_144_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:144</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_144_14>
                            <Name>VITIS_LOOP_144_14</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:145</SourceLocation>
                        </VITIS_LOOP_144_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>518</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>406</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_212_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_238_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln149"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_VITIS_LOOP_163_16</Name>
            <Loops>
                <VITIS_LOOP_163_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.135 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27 ~ 3202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_163_16>
                        <Name>VITIS_LOOP_163_16</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>128</max>
                            </range>
                        </TripCount>
                        <Latency>25 ~ 3200</Latency>
                        <AbsoluteTimeLatency>0.125 us ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>25</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_163_16>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:163</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_163_16>
                            <Name>VITIS_LOOP_163_16</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:164</SourceLocation>
                        </VITIS_LOOP_163_16>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>518</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>406</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_212_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_238_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln168"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft</Name>
            <Loops>
                <loop_0_VITIS_LOOP_28_1/>
                <loop_1_VITIS_LOOP_47_3/>
                <loop_2_VITIS_LOOP_66_5/>
                <loop_3_VITIS_LOOP_85_7/>
                <loop_4_VITIS_LOOP_104_9/>
                <loop_5_VITIS_LOOP_123_11/>
                <loop_6_VITIS_LOOP_142_13/>
                <loop_7_VITIS_LOOP_161_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3848</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>410248</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.240 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.051 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3849 ~ 410249</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_0_VITIS_LOOP_28_1>
                        <Name>loop_0_VITIS_LOOP_28_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>480 ~ 51280</Latency>
                        <AbsoluteTimeLatency>2.400 us ~ 0.256 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>30</min>
                                <max>3205</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>30 ~ 3205</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208</Instance>
                        </InstanceList>
                    </loop_0_VITIS_LOOP_28_1>
                    <loop_1_VITIS_LOOP_47_3>
                        <Name>loop_1_VITIS_LOOP_47_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>480 ~ 51280</Latency>
                        <AbsoluteTimeLatency>2.400 us ~ 0.256 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>30</min>
                                <max>3205</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>30 ~ 3205</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223</Instance>
                        </InstanceList>
                    </loop_1_VITIS_LOOP_47_3>
                    <loop_2_VITIS_LOOP_66_5>
                        <Name>loop_2_VITIS_LOOP_66_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>480 ~ 51280</Latency>
                        <AbsoluteTimeLatency>2.400 us ~ 0.256 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>30</min>
                                <max>3205</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>30 ~ 3205</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238</Instance>
                        </InstanceList>
                    </loop_2_VITIS_LOOP_66_5>
                    <loop_3_VITIS_LOOP_85_7>
                        <Name>loop_3_VITIS_LOOP_85_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>480 ~ 51280</Latency>
                        <AbsoluteTimeLatency>2.400 us ~ 0.256 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>30</min>
                                <max>3205</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>30 ~ 3205</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253</Instance>
                        </InstanceList>
                    </loop_3_VITIS_LOOP_85_7>
                    <loop_4_VITIS_LOOP_104_9>
                        <Name>loop_4_VITIS_LOOP_104_9</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>480 ~ 51280</Latency>
                        <AbsoluteTimeLatency>2.400 us ~ 0.256 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>30</min>
                                <max>3205</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>30 ~ 3205</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268</Instance>
                        </InstanceList>
                    </loop_4_VITIS_LOOP_104_9>
                    <loop_5_VITIS_LOOP_123_11>
                        <Name>loop_5_VITIS_LOOP_123_11</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>480 ~ 51280</Latency>
                        <AbsoluteTimeLatency>2.400 us ~ 0.256 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>30</min>
                                <max>3205</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>30 ~ 3205</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283</Instance>
                        </InstanceList>
                    </loop_5_VITIS_LOOP_123_11>
                    <loop_6_VITIS_LOOP_142_13>
                        <Name>loop_6_VITIS_LOOP_142_13</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>480 ~ 51280</Latency>
                        <AbsoluteTimeLatency>2.400 us ~ 0.256 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>30</min>
                                <max>3205</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>30 ~ 3205</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298</Instance>
                        </InstanceList>
                    </loop_6_VITIS_LOOP_142_13>
                    <loop_7_VITIS_LOOP_161_15>
                        <Name>loop_7_VITIS_LOOP_161_15</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>480 ~ 51280</Latency>
                        <AbsoluteTimeLatency>2.400 us ~ 0.256 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>30</min>
                                <max>3205</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>30 ~ 3205</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313</Instance>
                        </InstanceList>
                    </loop_7_VITIS_LOOP_161_15>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_0_VITIS_LOOP_28_1>
                            <Name>loop_0_VITIS_LOOP_28_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:27</SourceLocation>
                        </loop_0_VITIS_LOOP_28_1>
                        <loop_1_VITIS_LOOP_47_3>
                            <Name>loop_1_VITIS_LOOP_47_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:46</SourceLocation>
                        </loop_1_VITIS_LOOP_47_3>
                        <loop_2_VITIS_LOOP_66_5>
                            <Name>loop_2_VITIS_LOOP_66_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:65</SourceLocation>
                        </loop_2_VITIS_LOOP_66_5>
                        <loop_3_VITIS_LOOP_85_7>
                            <Name>loop_3_VITIS_LOOP_85_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:84</SourceLocation>
                        </loop_3_VITIS_LOOP_85_7>
                        <loop_4_VITIS_LOOP_104_9>
                            <Name>loop_4_VITIS_LOOP_104_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:103</SourceLocation>
                        </loop_4_VITIS_LOOP_104_9>
                        <loop_5_VITIS_LOOP_123_11>
                            <Name>loop_5_VITIS_LOOP_123_11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:122</SourceLocation>
                        </loop_5_VITIS_LOOP_123_11>
                        <loop_6_VITIS_LOOP_142_13>
                            <Name>loop_6_VITIS_LOOP_142_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:141</SourceLocation>
                        </loop_6_VITIS_LOOP_142_13>
                        <loop_7_VITIS_LOOP_161_15>
                            <Name>loop_7_VITIS_LOOP_161_15</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/fft/fft.cpp:160</SourceLocation>
                        </loop_7_VITIS_LOOP_161_15>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5391</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6353</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_352_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_425_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_375_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_28_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub9_fu_443_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="sub9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="stage_2_fu_391_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="stage_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_47_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_463_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_47_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_536_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_47_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_486_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_47_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub97_fu_554_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="sub97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_47_3" OPTYPE="add" PRAGMA="" RTLNAME="stage_4_fu_502_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="stage_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_66_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_574_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_66_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_647_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_66_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_597_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_66_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub196_fu_665_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sub196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_66_5" OPTYPE="add" PRAGMA="" RTLNAME="stage_6_fu_613_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="stage_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_85_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_685_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_85_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_758_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_85_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_708_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_85_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub295_fu_776_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="sub295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_85_7" OPTYPE="add" PRAGMA="" RTLNAME="stage_8_fu_724_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="stage_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_104_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_796_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_104_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_869_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_104_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_819_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_104_9" OPTYPE="sub" PRAGMA="" RTLNAME="sub394_fu_887_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_104_9" OPTYPE="add" PRAGMA="" RTLNAME="stage_10_fu_835_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="stage_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_123_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_907_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_123_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_1_fu_980_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_123_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_930_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_123_11" OPTYPE="sub" PRAGMA="" RTLNAME="sub493_fu_998_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="sub493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_123_11" OPTYPE="add" PRAGMA="" RTLNAME="stage_12_fu_946_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="stage_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_142_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_1018_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_142_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_1_fu_1091_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_142_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_1041_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_142_13" OPTYPE="sub" PRAGMA="" RTLNAME="sub592_fu_1109_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="sub592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_142_13" OPTYPE="add" PRAGMA="" RTLNAME="stage_14_fu_1057_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="stage_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_161_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_1129_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_161_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_1_fu_1187_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_161_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_1152_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_161_15" OPTYPE="sub" PRAGMA="" RTLNAME="sub691_fu_1205_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="sub691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_161_15" OPTYPE="add" PRAGMA="" RTLNAME="stage_15_fu_1168_p2" SOURCE="HLS-benchmarks/Inter-Block/fft/fft.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="stage_15"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="X_R_0" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_R_0_address0" name="X_R_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_0_ce0" name="X_R_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_0_we0" name="X_R_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_0_d0" name="X_R_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_R_0_q0" name="X_R_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_R_0_address1" name="X_R_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_0_ce1" name="X_R_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_0_q1" name="X_R_0_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_R_1" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_R_1_address0" name="X_R_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_1_ce0" name="X_R_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_1_we0" name="X_R_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_1_d0" name="X_R_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_R_1_q0" name="X_R_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_R_1_address1" name="X_R_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_1_ce1" name="X_R_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_1_q1" name="X_R_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_R_2" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_R_2_address0" name="X_R_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_2_ce0" name="X_R_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_2_we0" name="X_R_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_2_d0" name="X_R_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_R_2_q0" name="X_R_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_R_2_address1" name="X_R_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_2_ce1" name="X_R_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_2_q1" name="X_R_2_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_R_3" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_R_3_address0" name="X_R_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_3_ce0" name="X_R_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_3_we0" name="X_R_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_3_d0" name="X_R_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_R_3_q0" name="X_R_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_R_3_address1" name="X_R_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_3_ce1" name="X_R_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_3_q1" name="X_R_3_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_R_4" index="4" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_R_4_address0" name="X_R_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_4_ce0" name="X_R_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_4_we0" name="X_R_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_4_d0" name="X_R_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_R_4_q0" name="X_R_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_R_4_address1" name="X_R_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_4_ce1" name="X_R_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_4_q1" name="X_R_4_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_R_5" index="5" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_R_5_address0" name="X_R_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_5_ce0" name="X_R_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_5_we0" name="X_R_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_5_d0" name="X_R_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_R_5_q0" name="X_R_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_R_5_address1" name="X_R_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_5_ce1" name="X_R_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_5_q1" name="X_R_5_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_R_6" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_R_6_address0" name="X_R_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_6_ce0" name="X_R_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_6_we0" name="X_R_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_6_d0" name="X_R_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_R_6_q0" name="X_R_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_R_6_address1" name="X_R_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_6_ce1" name="X_R_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_6_q1" name="X_R_6_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_R_7" index="7" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_R_7_address0" name="X_R_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_7_ce0" name="X_R_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_7_we0" name="X_R_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_7_d0" name="X_R_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_R_7_q0" name="X_R_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_R_7_address1" name="X_R_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_7_ce1" name="X_R_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_7_q1" name="X_R_7_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_I_0" index="8" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_I_0_address0" name="X_I_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_0_ce0" name="X_I_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_0_we0" name="X_I_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_0_d0" name="X_I_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_I_0_q0" name="X_I_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_I_0_address1" name="X_I_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_0_ce1" name="X_I_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_0_q1" name="X_I_0_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_I_1" index="9" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_I_1_address0" name="X_I_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_1_ce0" name="X_I_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_1_we0" name="X_I_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_1_d0" name="X_I_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_I_1_q0" name="X_I_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_I_1_address1" name="X_I_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_1_ce1" name="X_I_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_1_q1" name="X_I_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_I_2" index="10" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_I_2_address0" name="X_I_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_2_ce0" name="X_I_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_2_we0" name="X_I_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_2_d0" name="X_I_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_I_2_q0" name="X_I_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_I_2_address1" name="X_I_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_2_ce1" name="X_I_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_2_q1" name="X_I_2_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_I_3" index="11" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_I_3_address0" name="X_I_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_3_ce0" name="X_I_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_3_we0" name="X_I_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_3_d0" name="X_I_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_I_3_q0" name="X_I_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_I_3_address1" name="X_I_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_3_ce1" name="X_I_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_3_q1" name="X_I_3_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_I_4" index="12" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_I_4_address0" name="X_I_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_4_ce0" name="X_I_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_4_we0" name="X_I_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_4_d0" name="X_I_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_I_4_q0" name="X_I_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_I_4_address1" name="X_I_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_4_ce1" name="X_I_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_4_q1" name="X_I_4_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_I_5" index="13" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_I_5_address0" name="X_I_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_5_ce0" name="X_I_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_5_we0" name="X_I_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_5_d0" name="X_I_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_I_5_q0" name="X_I_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_I_5_address1" name="X_I_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_5_ce1" name="X_I_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_5_q1" name="X_I_5_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_I_6" index="14" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_I_6_address0" name="X_I_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_6_ce0" name="X_I_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_6_we0" name="X_I_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_6_d0" name="X_I_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_I_6_q0" name="X_I_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_I_6_address1" name="X_I_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_6_ce1" name="X_I_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_6_q1" name="X_I_6_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_I_7" index="15" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_I_7_address0" name="X_I_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_7_ce0" name="X_I_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_7_we0" name="X_I_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_7_d0" name="X_I_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_I_7_q0" name="X_I_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_I_7_address1" name="X_I_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_7_ce1" name="X_I_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_7_q1" name="X_I_7_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cos_coefficients_table" index="16" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="cos_coefficients_table_address0" name="cos_coefficients_table_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="cos_coefficients_table_ce0" name="cos_coefficients_table_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="cos_coefficients_table_q0" name="cos_coefficients_table_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sin_coefficients_table" index="17" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="sin_coefficients_table_address0" name="sin_coefficients_table_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="sin_coefficients_table_ce0" name="sin_coefficients_table_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="sin_coefficients_table_q0" name="sin_coefficients_table_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="X_R_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cos_coefficients_table_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="cos_coefficients_table_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>cos_coefficients_table_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cos_coefficients_table"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cos_coefficients_table_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="cos_coefficients_table_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>cos_coefficients_table_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cos_coefficients_table"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sin_coefficients_table_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="sin_coefficients_table_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sin_coefficients_table_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sin_coefficients_table"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sin_coefficients_table_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="sin_coefficients_table_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sin_coefficients_table_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sin_coefficients_table"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="X_I_0_address0">out, 10</column>
                    <column name="X_I_0_address1">out, 10</column>
                    <column name="X_I_0_d0">out, 32</column>
                    <column name="X_I_0_q0">in, 32</column>
                    <column name="X_I_0_q1">in, 32</column>
                    <column name="X_I_1_address0">out, 10</column>
                    <column name="X_I_1_address1">out, 10</column>
                    <column name="X_I_1_d0">out, 32</column>
                    <column name="X_I_1_q0">in, 32</column>
                    <column name="X_I_1_q1">in, 32</column>
                    <column name="X_I_2_address0">out, 10</column>
                    <column name="X_I_2_address1">out, 10</column>
                    <column name="X_I_2_d0">out, 32</column>
                    <column name="X_I_2_q0">in, 32</column>
                    <column name="X_I_2_q1">in, 32</column>
                    <column name="X_I_3_address0">out, 10</column>
                    <column name="X_I_3_address1">out, 10</column>
                    <column name="X_I_3_d0">out, 32</column>
                    <column name="X_I_3_q0">in, 32</column>
                    <column name="X_I_3_q1">in, 32</column>
                    <column name="X_I_4_address0">out, 10</column>
                    <column name="X_I_4_address1">out, 10</column>
                    <column name="X_I_4_d0">out, 32</column>
                    <column name="X_I_4_q0">in, 32</column>
                    <column name="X_I_4_q1">in, 32</column>
                    <column name="X_I_5_address0">out, 10</column>
                    <column name="X_I_5_address1">out, 10</column>
                    <column name="X_I_5_d0">out, 32</column>
                    <column name="X_I_5_q0">in, 32</column>
                    <column name="X_I_5_q1">in, 32</column>
                    <column name="X_I_6_address0">out, 10</column>
                    <column name="X_I_6_address1">out, 10</column>
                    <column name="X_I_6_d0">out, 32</column>
                    <column name="X_I_6_q0">in, 32</column>
                    <column name="X_I_6_q1">in, 32</column>
                    <column name="X_I_7_address0">out, 10</column>
                    <column name="X_I_7_address1">out, 10</column>
                    <column name="X_I_7_d0">out, 32</column>
                    <column name="X_I_7_q0">in, 32</column>
                    <column name="X_I_7_q1">in, 32</column>
                    <column name="X_R_0_address0">out, 10</column>
                    <column name="X_R_0_address1">out, 10</column>
                    <column name="X_R_0_d0">out, 32</column>
                    <column name="X_R_0_q0">in, 32</column>
                    <column name="X_R_0_q1">in, 32</column>
                    <column name="X_R_1_address0">out, 10</column>
                    <column name="X_R_1_address1">out, 10</column>
                    <column name="X_R_1_d0">out, 32</column>
                    <column name="X_R_1_q0">in, 32</column>
                    <column name="X_R_1_q1">in, 32</column>
                    <column name="X_R_2_address0">out, 10</column>
                    <column name="X_R_2_address1">out, 10</column>
                    <column name="X_R_2_d0">out, 32</column>
                    <column name="X_R_2_q0">in, 32</column>
                    <column name="X_R_2_q1">in, 32</column>
                    <column name="X_R_3_address0">out, 10</column>
                    <column name="X_R_3_address1">out, 10</column>
                    <column name="X_R_3_d0">out, 32</column>
                    <column name="X_R_3_q0">in, 32</column>
                    <column name="X_R_3_q1">in, 32</column>
                    <column name="X_R_4_address0">out, 10</column>
                    <column name="X_R_4_address1">out, 10</column>
                    <column name="X_R_4_d0">out, 32</column>
                    <column name="X_R_4_q0">in, 32</column>
                    <column name="X_R_4_q1">in, 32</column>
                    <column name="X_R_5_address0">out, 10</column>
                    <column name="X_R_5_address1">out, 10</column>
                    <column name="X_R_5_d0">out, 32</column>
                    <column name="X_R_5_q0">in, 32</column>
                    <column name="X_R_5_q1">in, 32</column>
                    <column name="X_R_6_address0">out, 10</column>
                    <column name="X_R_6_address1">out, 10</column>
                    <column name="X_R_6_d0">out, 32</column>
                    <column name="X_R_6_q0">in, 32</column>
                    <column name="X_R_6_q1">in, 32</column>
                    <column name="X_R_7_address0">out, 10</column>
                    <column name="X_R_7_address1">out, 10</column>
                    <column name="X_R_7_d0">out, 32</column>
                    <column name="X_R_7_q0">in, 32</column>
                    <column name="X_R_7_q1">in, 32</column>
                    <column name="cos_coefficients_table_address0">out, 9</column>
                    <column name="cos_coefficients_table_q0">in, 32</column>
                    <column name="sin_coefficients_table_address0">out, 9</column>
                    <column name="sin_coefficients_table_q0">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="X_R_0">inout, float*</column>
                    <column name="X_R_1">inout, float*</column>
                    <column name="X_R_2">inout, float*</column>
                    <column name="X_R_3">inout, float*</column>
                    <column name="X_R_4">inout, float*</column>
                    <column name="X_R_5">inout, float*</column>
                    <column name="X_R_6">inout, float*</column>
                    <column name="X_R_7">inout, float*</column>
                    <column name="X_I_0">inout, float*</column>
                    <column name="X_I_1">inout, float*</column>
                    <column name="X_I_2">inout, float*</column>
                    <column name="X_I_3">inout, float*</column>
                    <column name="X_I_4">inout, float*</column>
                    <column name="X_I_5">inout, float*</column>
                    <column name="X_I_6">inout, float*</column>
                    <column name="X_I_7">inout, float*</column>
                    <column name="cos_coefficients_table">in, float*</column>
                    <column name="sin_coefficients_table">in, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="X_R_0">X_R_0_address0, port, offset</column>
                    <column name="X_R_0">X_R_0_ce0, port, </column>
                    <column name="X_R_0">X_R_0_we0, port, </column>
                    <column name="X_R_0">X_R_0_d0, port, </column>
                    <column name="X_R_0">X_R_0_q0, port, </column>
                    <column name="X_R_0">X_R_0_address1, port, offset</column>
                    <column name="X_R_0">X_R_0_ce1, port, </column>
                    <column name="X_R_0">X_R_0_q1, port, </column>
                    <column name="X_R_1">X_R_1_address0, port, offset</column>
                    <column name="X_R_1">X_R_1_ce0, port, </column>
                    <column name="X_R_1">X_R_1_we0, port, </column>
                    <column name="X_R_1">X_R_1_d0, port, </column>
                    <column name="X_R_1">X_R_1_q0, port, </column>
                    <column name="X_R_1">X_R_1_address1, port, offset</column>
                    <column name="X_R_1">X_R_1_ce1, port, </column>
                    <column name="X_R_1">X_R_1_q1, port, </column>
                    <column name="X_R_2">X_R_2_address0, port, offset</column>
                    <column name="X_R_2">X_R_2_ce0, port, </column>
                    <column name="X_R_2">X_R_2_we0, port, </column>
                    <column name="X_R_2">X_R_2_d0, port, </column>
                    <column name="X_R_2">X_R_2_q0, port, </column>
                    <column name="X_R_2">X_R_2_address1, port, offset</column>
                    <column name="X_R_2">X_R_2_ce1, port, </column>
                    <column name="X_R_2">X_R_2_q1, port, </column>
                    <column name="X_R_3">X_R_3_address0, port, offset</column>
                    <column name="X_R_3">X_R_3_ce0, port, </column>
                    <column name="X_R_3">X_R_3_we0, port, </column>
                    <column name="X_R_3">X_R_3_d0, port, </column>
                    <column name="X_R_3">X_R_3_q0, port, </column>
                    <column name="X_R_3">X_R_3_address1, port, offset</column>
                    <column name="X_R_3">X_R_3_ce1, port, </column>
                    <column name="X_R_3">X_R_3_q1, port, </column>
                    <column name="X_R_4">X_R_4_address0, port, offset</column>
                    <column name="X_R_4">X_R_4_ce0, port, </column>
                    <column name="X_R_4">X_R_4_we0, port, </column>
                    <column name="X_R_4">X_R_4_d0, port, </column>
                    <column name="X_R_4">X_R_4_q0, port, </column>
                    <column name="X_R_4">X_R_4_address1, port, offset</column>
                    <column name="X_R_4">X_R_4_ce1, port, </column>
                    <column name="X_R_4">X_R_4_q1, port, </column>
                    <column name="X_R_5">X_R_5_address0, port, offset</column>
                    <column name="X_R_5">X_R_5_ce0, port, </column>
                    <column name="X_R_5">X_R_5_we0, port, </column>
                    <column name="X_R_5">X_R_5_d0, port, </column>
                    <column name="X_R_5">X_R_5_q0, port, </column>
                    <column name="X_R_5">X_R_5_address1, port, offset</column>
                    <column name="X_R_5">X_R_5_ce1, port, </column>
                    <column name="X_R_5">X_R_5_q1, port, </column>
                    <column name="X_R_6">X_R_6_address0, port, offset</column>
                    <column name="X_R_6">X_R_6_ce0, port, </column>
                    <column name="X_R_6">X_R_6_we0, port, </column>
                    <column name="X_R_6">X_R_6_d0, port, </column>
                    <column name="X_R_6">X_R_6_q0, port, </column>
                    <column name="X_R_6">X_R_6_address1, port, offset</column>
                    <column name="X_R_6">X_R_6_ce1, port, </column>
                    <column name="X_R_6">X_R_6_q1, port, </column>
                    <column name="X_R_7">X_R_7_address0, port, offset</column>
                    <column name="X_R_7">X_R_7_ce0, port, </column>
                    <column name="X_R_7">X_R_7_we0, port, </column>
                    <column name="X_R_7">X_R_7_d0, port, </column>
                    <column name="X_R_7">X_R_7_q0, port, </column>
                    <column name="X_R_7">X_R_7_address1, port, offset</column>
                    <column name="X_R_7">X_R_7_ce1, port, </column>
                    <column name="X_R_7">X_R_7_q1, port, </column>
                    <column name="X_I_0">X_I_0_address0, port, offset</column>
                    <column name="X_I_0">X_I_0_ce0, port, </column>
                    <column name="X_I_0">X_I_0_we0, port, </column>
                    <column name="X_I_0">X_I_0_d0, port, </column>
                    <column name="X_I_0">X_I_0_q0, port, </column>
                    <column name="X_I_0">X_I_0_address1, port, offset</column>
                    <column name="X_I_0">X_I_0_ce1, port, </column>
                    <column name="X_I_0">X_I_0_q1, port, </column>
                    <column name="X_I_1">X_I_1_address0, port, offset</column>
                    <column name="X_I_1">X_I_1_ce0, port, </column>
                    <column name="X_I_1">X_I_1_we0, port, </column>
                    <column name="X_I_1">X_I_1_d0, port, </column>
                    <column name="X_I_1">X_I_1_q0, port, </column>
                    <column name="X_I_1">X_I_1_address1, port, offset</column>
                    <column name="X_I_1">X_I_1_ce1, port, </column>
                    <column name="X_I_1">X_I_1_q1, port, </column>
                    <column name="X_I_2">X_I_2_address0, port, offset</column>
                    <column name="X_I_2">X_I_2_ce0, port, </column>
                    <column name="X_I_2">X_I_2_we0, port, </column>
                    <column name="X_I_2">X_I_2_d0, port, </column>
                    <column name="X_I_2">X_I_2_q0, port, </column>
                    <column name="X_I_2">X_I_2_address1, port, offset</column>
                    <column name="X_I_2">X_I_2_ce1, port, </column>
                    <column name="X_I_2">X_I_2_q1, port, </column>
                    <column name="X_I_3">X_I_3_address0, port, offset</column>
                    <column name="X_I_3">X_I_3_ce0, port, </column>
                    <column name="X_I_3">X_I_3_we0, port, </column>
                    <column name="X_I_3">X_I_3_d0, port, </column>
                    <column name="X_I_3">X_I_3_q0, port, </column>
                    <column name="X_I_3">X_I_3_address1, port, offset</column>
                    <column name="X_I_3">X_I_3_ce1, port, </column>
                    <column name="X_I_3">X_I_3_q1, port, </column>
                    <column name="X_I_4">X_I_4_address0, port, offset</column>
                    <column name="X_I_4">X_I_4_ce0, port, </column>
                    <column name="X_I_4">X_I_4_we0, port, </column>
                    <column name="X_I_4">X_I_4_d0, port, </column>
                    <column name="X_I_4">X_I_4_q0, port, </column>
                    <column name="X_I_4">X_I_4_address1, port, offset</column>
                    <column name="X_I_4">X_I_4_ce1, port, </column>
                    <column name="X_I_4">X_I_4_q1, port, </column>
                    <column name="X_I_5">X_I_5_address0, port, offset</column>
                    <column name="X_I_5">X_I_5_ce0, port, </column>
                    <column name="X_I_5">X_I_5_we0, port, </column>
                    <column name="X_I_5">X_I_5_d0, port, </column>
                    <column name="X_I_5">X_I_5_q0, port, </column>
                    <column name="X_I_5">X_I_5_address1, port, offset</column>
                    <column name="X_I_5">X_I_5_ce1, port, </column>
                    <column name="X_I_5">X_I_5_q1, port, </column>
                    <column name="X_I_6">X_I_6_address0, port, offset</column>
                    <column name="X_I_6">X_I_6_ce0, port, </column>
                    <column name="X_I_6">X_I_6_we0, port, </column>
                    <column name="X_I_6">X_I_6_d0, port, </column>
                    <column name="X_I_6">X_I_6_q0, port, </column>
                    <column name="X_I_6">X_I_6_address1, port, offset</column>
                    <column name="X_I_6">X_I_6_ce1, port, </column>
                    <column name="X_I_6">X_I_6_q1, port, </column>
                    <column name="X_I_7">X_I_7_address0, port, offset</column>
                    <column name="X_I_7">X_I_7_ce0, port, </column>
                    <column name="X_I_7">X_I_7_we0, port, </column>
                    <column name="X_I_7">X_I_7_d0, port, </column>
                    <column name="X_I_7">X_I_7_q0, port, </column>
                    <column name="X_I_7">X_I_7_address1, port, offset</column>
                    <column name="X_I_7">X_I_7_ce1, port, </column>
                    <column name="X_I_7">X_I_7_q1, port, </column>
                    <column name="cos_coefficients_table">cos_coefficients_table_address0, port, offset</column>
                    <column name="cos_coefficients_table">cos_coefficients_table_ce0, port, </column>
                    <column name="cos_coefficients_table">cos_coefficients_table_q0, port, </column>
                    <column name="sin_coefficients_table">sin_coefficients_table_address0, port, offset</column>
                    <column name="sin_coefficients_table">sin_coefficients_table_ce0, port, </column>
                    <column name="sin_coefficients_table">sin_coefficients_table_q0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

