{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 01 19:12:22 2014 " "Info: Processing started: Sun Jun 01 19:12:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "translator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 translator " "Info: Found entity 1: translator" {  } { { "translator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/translator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DecimalCounter.v(10) " "Warning (10268): Verilog HDL information at DecimalCounter.v(10): Always Construct contains both blocking and non-blocking assignments" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecimalCounter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DecimalCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecimalCounter " "Info: Found entity 1: DecimalCounter" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalinput.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signalinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 signalinput " "Info: Found entity 1: signalinput" {  } { { "signalinput.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/signalinput.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frequency.v(17) " "Warning (10268): Verilog HDL information at frequency.v(17): Always Construct contains both blocking and non-blocking assignments" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Info: Found entity 1: frequency" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at frequency.v(11): instance has no name" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at frequency.v(12): instance has no name" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at frequency.v(13): instance has no name" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at frequency.v(14): instance has no name" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at frequency.v(15): instance has no name" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "frequency " "Info: Elaborating entity \"frequency\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency.v(22) " "Warning (10230): Verilog HDL assignment warning at frequency.v(22): truncated value with size 32 to match size of target (26)" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecimalCounter DecimalCounter:comb_4 " "Info: Elaborating entity \"DecimalCounter\" for hierarchy \"DecimalCounter:comb_4\"" {  } { { "frequency.v" "comb_4" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecimalCounter.v(15) " "Warning (10230): Verilog HDL assignment warning at DecimalCounter.v(15): truncated value with size 32 to match size of target (4)" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecimalCounter.v(16) " "Warning (10230): Verilog HDL assignment warning at DecimalCounter.v(16): truncated value with size 32 to match size of target (4)" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecimalCounter.v(17) " "Warning (10230): Verilog HDL assignment warning at DecimalCounter.v(17): truncated value with size 32 to match size of target (4)" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecimalCounter.v(18) " "Warning (10230): Verilog HDL assignment warning at DecimalCounter.v(18): truncated value with size 32 to match size of target (4)" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecimalCounter.v(19) " "Warning (10230): Verilog HDL assignment warning at DecimalCounter.v(19): truncated value with size 32 to match size of target (4)" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translator translator:comb_5 " "Info: Elaborating entity \"translator\" for hierarchy \"translator:comb_5\"" {  } { { "frequency.v" "comb_5" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.map.smsg " "Info: Generated suppressed messages file C:/Users/Jason/Documents/Github/Verilog/Ex8/main.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Info: Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Info: Implemented 161 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Allocated 201 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 01 19:12:24 2014 " "Info: Processing ended: Sun Jun 01 19:12:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
