<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     1072, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    29607, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    16696, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    16011, user inline pragmas are applied</column>
            <column name="">(4) simplification,    15811, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1109193 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    37640, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    37641, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    37821, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    37687, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    37691, loop and instruction simplification</column>
            <column name="">(2) parallelization,    37685, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    37685, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    37682, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    37698, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    37784, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:143" col2="1072" col3="15811" col4="37687" col5="37682" col6="37784">
                    <row id="6" col0="load_C" col1="code_generated.cpp:12" col2="335" col3="99" col4="3044" col5="3043" col6="3077"/>
                    <row id="7" col0="load_A" col1="code_generated.cpp:37" col2="183" col3="59" col4="4027" col5="4026" col6="4044"/>
                    <row id="2" col0="task0" col1="code_generated.cpp:89" col2="76" col3="6492" col4="7212" col5="7212" col6="7216">
                        <row id="1" col0="compute_operation_task0" col1="code_generated.cpp:81" col2="8" col3="3600" col3_disp="3,600 (720 calls)" col4="3600" col4_disp="3,600 (720 calls)" col5="3600" col5_disp="3,600 (720 calls)" col6="3600" col6_disp="3,600 (720 calls)"/>
                    </row>
                    <row id="3" col0="task1" col1="code_generated.cpp:117" col2="108" col3="9036" col4="15762" col5="15759" col6="15769">
                        <row id="4" col0="compute_operation_task1" col1="code_generated.cpp:109" col2="10" col3="6480" col3_disp="6,480 (720 calls)" col4="6480" col4_disp="6,480 (720 calls)" col5="6480" col5_disp="6,480 (720 calls)" col6="6480" col6_disp="6,480 (720 calls)"/>
                    </row>
                    <row id="5" col0="store_C" col1="code_generated.cpp:54" col2="335" col3="99" col4="1624" col5="1624" col6="1655"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

