#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Dec 29 16:15:26 2024
# Process ID: 19244
# Current directory: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.runs/impl_1
# Command line: vivado.exe -log Fully_connected_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Fully_connected_wrapper.tcl -notrace
# Log file: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.runs/impl_1/Fully_connected_wrapper.vdi
# Journal file: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.runs/impl_1\vivado.jou
# Running On        :DESKTOP-AF4K6S1
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Pentium(R) CPU G4560 @ 3.50GHz
# CPU Frequency     :3504 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8482 MB
# Swap memory       :16069 MB
# Total Virtual     :24552 MB
# Available Virtual :14009 MB
#-----------------------------------------------------------
source Fully_connected_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 506.238 ; gain = 197.867
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2024.1/Vivado/2024.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 585.773 ; gain = 57.301
Command: link_design -top Fully_connected_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1681.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 682 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/5c37/ila_v6_2/constraints/ila.xdc] for cell 'Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/5c37/ila_v6_2/constraints/ila.xdc] for cell 'Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_zynq_ultra_ps_e_0_0/Fully_connected_zynq_ultra_ps_e_0_0.xdc] for cell 'Fully_connected_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1938.527 ; gain = 36.043
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_zynq_ultra_ps_e_0_0/Fully_connected_zynq_ultra_ps_e_0_0.xdc] for cell 'Fully_connected_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_1/bd_4378_psr_aclk_0_board.xdc] for cell 'Fully_connected_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_1/bd_4378_psr_aclk_0_board.xdc] for cell 'Fully_connected_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_1/bd_4378_psr_aclk_0.xdc] for cell 'Fully_connected_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_1/bd_4378_psr_aclk_0.xdc] for cell 'Fully_connected_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc:184]
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/bd_4378_sarn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc:184]
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/bd_4378_srn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:66]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:94]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc:94]
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/bd_4378_sawn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_14/bd_4378_swn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_14/bd_4378_swn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_15/bd_4378_sbn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_15/bd_4378_sbn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_20/bd_4378_sarn_1_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_20/bd_4378_sarn_1_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_21/bd_4378_srn_1_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_21/bd_4378_srn_1_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_22/bd_4378_sawn_1_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_22/bd_4378_sawn_1_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_23/bd_4378_swn_1_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_23/bd_4378_swn_1_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_24/bd_4378_sbn_1_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_24/bd_4378_sbn_1_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_26/bd_4378_m00arn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_26/bd_4378_m00arn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_27/bd_4378_m00rn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_27/bd_4378_m00rn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_28/bd_4378_m00awn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_28/bd_4378_m00awn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_29/bd_4378_m00wn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_29/bd_4378_m00wn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_30/bd_4378_m00bn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_30/bd_4378_m00bn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_33/bd_4378_m01arn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_33/bd_4378_m01arn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_34/bd_4378_m01rn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_34/bd_4378_m01rn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_35/bd_4378_m01awn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_35/bd_4378_m01awn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_36/bd_4378_m01wn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_36/bd_4378_m01wn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_37/bd_4378_m01bn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_37/bd_4378_m01bn_0_clocks.xdc] for cell 'Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/smartconnect.xdc] for cell 'Fully_connected_i/axi_smc/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/smartconnect.xdc:1]
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_axi_smc_0/smartconnect.xdc] for cell 'Fully_connected_i/axi_smc/inst'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_rst_ps8_0_99M_0/Fully_connected_rst_ps8_0_99M_0_board.xdc] for cell 'Fully_connected_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_rst_ps8_0_99M_0/Fully_connected_rst_ps8_0_99M_0_board.xdc] for cell 'Fully_connected_i/rst_ps8_0_99M/U0'
Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_rst_ps8_0_99M_0/Fully_connected_rst_ps8_0_99M_0.xdc] for cell 'Fully_connected_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_rst_ps8_0_99M_0/Fully_connected_rst_ps8_0_99M_0.xdc] for cell 'Fully_connected_i/rst_ps8_0_99M/U0'
INFO: [Project 1-1714] 82 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 905 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2846.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 394 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 188 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 64 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 122 instances
  RAM64M => RAM64M (RAMD64E(x4)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 12 instances

14 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:10 ; elapsed = 00:02:10 . Memory (MB): peak = 2846.777 ; gain = 2261.004
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2846.777 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23cbbced6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2846.777 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 68a13660a6bad02a.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 3212.152 ; gain = 0.000
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3212.152 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3212.152 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1dd22acc2

Time (s): cpu = 00:00:18 ; elapsed = 00:03:31 . Memory (MB): peak = 3212.152 ; gain = 20.574
Phase 1.1 Core Generation And Design Setup | Checksum: 1dd22acc2

Time (s): cpu = 00:00:18 ; elapsed = 00:03:31 . Memory (MB): peak = 3212.152 ; gain = 20.574

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1dd22acc2

Time (s): cpu = 00:00:18 ; elapsed = 00:03:31 . Memory (MB): peak = 3212.152 ; gain = 20.574
Phase 1 Initialization | Checksum: 1dd22acc2

Time (s): cpu = 00:00:18 ; elapsed = 00:03:31 . Memory (MB): peak = 3212.152 ; gain = 20.574

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1dd22acc2

Time (s): cpu = 00:00:22 ; elapsed = 00:03:33 . Memory (MB): peak = 3246.902 ; gain = 55.324

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1dd22acc2

Time (s): cpu = 00:00:22 ; elapsed = 00:03:34 . Memory (MB): peak = 3246.902 ; gain = 55.324
Phase 2 Timer Update And Timing Data Collection | Checksum: 1dd22acc2

Time (s): cpu = 00:00:22 ; elapsed = 00:03:34 . Memory (MB): peak = 3246.902 ; gain = 55.324

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 54 pins
INFO: [Opt 31-138] Pushed 77 inverter(s) to 404 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d4c31525

Time (s): cpu = 00:00:24 ; elapsed = 00:03:37 . Memory (MB): peak = 3246.902 ; gain = 55.324
Retarget | Checksum: 1d4c31525
INFO: [Opt 31-389] Phase Retarget created 34 cells and removed 390 cells
INFO: [Opt 31-1021] In phase Retarget, 146 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 127b6cec4

Time (s): cpu = 00:00:24 ; elapsed = 00:03:37 . Memory (MB): peak = 3246.902 ; gain = 55.324
Constant propagation | Checksum: 127b6cec4
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 130 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1ca235aab

Time (s): cpu = 00:00:26 ; elapsed = 00:03:39 . Memory (MB): peak = 3246.902 ; gain = 55.324
Sweep | Checksum: 1ca235aab
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 124 cells
INFO: [Opt 31-1021] In phase Sweep, 1000 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1ca235aab

Time (s): cpu = 00:00:29 ; elapsed = 00:03:40 . Memory (MB): peak = 3246.902 ; gain = 55.324
BUFG optimization | Checksum: 1ca235aab
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1ca235aab

Time (s): cpu = 00:00:29 ; elapsed = 00:03:40 . Memory (MB): peak = 3246.902 ; gain = 55.324
Shift Register Optimization | Checksum: 1ca235aab
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1ca235aab

Time (s): cpu = 00:00:30 ; elapsed = 00:03:41 . Memory (MB): peak = 3246.902 ; gain = 55.324
Post Processing Netlist | Checksum: 1ca235aab
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 138 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 24c236dd9

Time (s): cpu = 00:00:31 ; elapsed = 00:03:42 . Memory (MB): peak = 3246.902 ; gain = 55.324

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 3246.902 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 24c236dd9

Time (s): cpu = 00:00:31 ; elapsed = 00:03:42 . Memory (MB): peak = 3246.902 ; gain = 55.324
Phase 9 Finalization | Checksum: 24c236dd9

Time (s): cpu = 00:00:31 ; elapsed = 00:03:42 . Memory (MB): peak = 3246.902 ; gain = 55.324
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              34  |             390  |                                            146  |
|  Constant propagation         |               4  |              32  |                                            130  |
|  Sweep                        |               0  |             124  |                                           1000  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            138  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 24c236dd9

Time (s): cpu = 00:00:31 ; elapsed = 00:03:42 . Memory (MB): peak = 3246.902 ; gain = 55.324

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 14 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 22feb820c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.425 . Memory (MB): peak = 3639.039 ; gain = 0.000
Ending Power Optimization Task | Checksum: 22feb820c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3639.039 ; gain = 392.137

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-1566] Pulled 14 inverters resulting in an inversion of 14 pins
Ending Logic Optimization Task | Checksum: 1d2ba32ff

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3639.039 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1d2ba32ff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3639.039 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3639.039 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d2ba32ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 3639.039 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:50 ; elapsed = 00:04:44 . Memory (MB): peak = 3639.039 ; gain = 792.262
INFO: [Vivado 12-24828] Executing command : report_drc -file Fully_connected_wrapper_drc_opted.rpt -pb Fully_connected_wrapper_drc_opted.pb -rpx Fully_connected_wrapper_drc_opted.rpx
Command: report_drc -file Fully_connected_wrapper_drc_opted.rpt -pb Fully_connected_wrapper_drc_opted.pb -rpx Fully_connected_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.runs/impl_1/Fully_connected_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:59 ; elapsed = 00:00:51 . Memory (MB): peak = 4288.180 ; gain = 649.141
generate_parallel_reports: Time (s): cpu = 00:00:59 ; elapsed = 00:00:51 . Memory (MB): peak = 4288.180 ; gain = 649.141
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.280 . Memory (MB): peak = 4288.180 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.runs/impl_1/Fully_connected_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4288.180 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 4288.180 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 185bbba02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.614 . Memory (MB): peak = 4288.180 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4288.180 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 27ea24ba1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4288.180 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2d8c5bb00

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 4288.180 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2d8c5bb00

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 4288.180 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2d8c5bb00

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 4288.180 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2c0bbc008

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 4288.180 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2d9086689

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 4288.180 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2d9086689

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 4288.180 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2ccb7e67d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 4288.180 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2ccb7e67d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 4288.180 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 2ccb7e67d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 4288.180 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 37e08932a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 4288.180 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 37e08932a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 4288.180 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 37e08932a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 4288.180 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 221a0a659

Time (s): cpu = 00:02:46 ; elapsed = 00:01:55 . Memory (MB): peak = 4412.727 ; gain = 124.547

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 849 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 364 nets or LUTs. Breaked 0 LUT, combined 364 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 5 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 36 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 36 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 4412.727 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4412.727 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            364  |                   364  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     5  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            364  |                   369  |           0  |           5  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1e18caff3

Time (s): cpu = 00:02:53 ; elapsed = 00:02:01 . Memory (MB): peak = 4412.727 ; gain = 124.547
Phase 2.4 Global Placement Core | Checksum: 219eb4f2d

Time (s): cpu = 00:03:11 ; elapsed = 00:02:12 . Memory (MB): peak = 4412.727 ; gain = 124.547
Phase 2 Global Placement | Checksum: 219eb4f2d

Time (s): cpu = 00:03:11 ; elapsed = 00:02:12 . Memory (MB): peak = 4412.727 ; gain = 124.547

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2093ed2a4

Time (s): cpu = 00:03:32 ; elapsed = 00:02:23 . Memory (MB): peak = 4412.727 ; gain = 124.547

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e9c9f21b

Time (s): cpu = 00:03:40 ; elapsed = 00:02:31 . Memory (MB): peak = 4412.727 ; gain = 124.547

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1d9b417ff

Time (s): cpu = 00:04:14 ; elapsed = 00:02:50 . Memory (MB): peak = 4412.727 ; gain = 124.547

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1d9bc80a8

Time (s): cpu = 00:04:36 ; elapsed = 00:03:03 . Memory (MB): peak = 4412.727 ; gain = 124.547
Phase 3.3.2 Slice Area Swap | Checksum: 1d9bc80a8

Time (s): cpu = 00:04:36 ; elapsed = 00:03:03 . Memory (MB): peak = 4412.727 ; gain = 124.547
Phase 3.3 Small Shape DP | Checksum: 22fa9a35d

Time (s): cpu = 00:05:22 ; elapsed = 00:03:28 . Memory (MB): peak = 4412.727 ; gain = 124.547

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2097635de

Time (s): cpu = 00:05:24 ; elapsed = 00:03:30 . Memory (MB): peak = 4412.727 ; gain = 124.547

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 14a63b04e

Time (s): cpu = 00:05:24 ; elapsed = 00:03:30 . Memory (MB): peak = 4412.727 ; gain = 124.547
Phase 3 Detail Placement | Checksum: 14a63b04e

Time (s): cpu = 00:05:24 ; elapsed = 00:03:30 . Memory (MB): peak = 4412.727 ; gain = 124.547

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2827c9dee

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.740 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2172cd456

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4493.168 ; gain = 0.332
INFO: [Place 46-35] Processed net Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 2929 loads.
INFO: [Place 46-45] Replicated bufg driver Fully_connected_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/dtp/BG/buffer_data_out[511]_i_1_n_0, inserted BUFG to drive 1056 loads.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2f4d0a426

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4494.168 ; gain = 1.332
Phase 4.1.1.1 BUFG Insertion | Checksum: 2ad113eef

Time (s): cpu = 00:06:26 ; elapsed = 00:04:12 . Memory (MB): peak = 4494.168 ; gain = 205.988

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.740. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 35fd82119

Time (s): cpu = 00:06:26 ; elapsed = 00:04:13 . Memory (MB): peak = 4494.168 ; gain = 205.988

Time (s): cpu = 00:06:26 ; elapsed = 00:04:13 . Memory (MB): peak = 4494.168 ; gain = 205.988
Phase 4.1 Post Commit Optimization | Checksum: 35fd82119

Time (s): cpu = 00:06:26 ; elapsed = 00:04:13 . Memory (MB): peak = 4494.168 ; gain = 205.988
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 4558.902 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 324674f8f

Time (s): cpu = 00:06:48 ; elapsed = 00:04:31 . Memory (MB): peak = 4558.902 ; gain = 270.723

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 324674f8f

Time (s): cpu = 00:06:48 ; elapsed = 00:04:31 . Memory (MB): peak = 4558.902 ; gain = 270.723
Phase 4.3 Placer Reporting | Checksum: 324674f8f

Time (s): cpu = 00:06:48 ; elapsed = 00:04:31 . Memory (MB): peak = 4558.902 ; gain = 270.723

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 4558.902 ; gain = 0.000

Time (s): cpu = 00:06:48 ; elapsed = 00:04:31 . Memory (MB): peak = 4558.902 ; gain = 270.723
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 370467fe5

Time (s): cpu = 00:06:48 ; elapsed = 00:04:32 . Memory (MB): peak = 4558.902 ; gain = 270.723
Ending Placer Task | Checksum: 27a0ecdba

Time (s): cpu = 00:06:49 ; elapsed = 00:04:32 . Memory (MB): peak = 4558.902 ; gain = 270.723
100 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:00 ; elapsed = 00:04:40 . Memory (MB): peak = 4558.902 ; gain = 270.723
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file Fully_connected_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.609 . Memory (MB): peak = 4558.902 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file Fully_connected_wrapper_utilization_placed.rpt -pb Fully_connected_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Fully_connected_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.280 . Memory (MB): peak = 4558.902 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.439 . Memory (MB): peak = 4558.902 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4558.902 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4558.902 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4558.902 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 4558.902 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 4558.902 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4558.902 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.runs/impl_1/Fully_connected_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4558.902 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 4558.902 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 3.740 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 4558.902 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.520 . Memory (MB): peak = 4599.996 ; gain = 25.934
Wrote PlaceDB: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4601.344 ; gain = 27.281
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4601.344 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.224 . Memory (MB): peak = 4601.344 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 4601.344 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 4601.344 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4601.344 ; gain = 27.281
INFO: [Common 17-1381] The checkpoint 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.runs/impl_1/Fully_connected_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4601.344 ; gain = 42.441
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: fb149fbd ConstDB: 0 ShapeSum: f453793b RouteDB: 8aa6b4c2
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4631.152 ; gain = 0.000
Post Restoration Checksum: NetGraph: 7f8f7aa3 | NumContArr: 46c51905 | Constraints: 1d71b3ad | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1a66f41f2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 4631.152 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a66f41f2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 4631.152 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a66f41f2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 4631.152 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 211507ea0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 4631.152 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12d4c16d3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 4631.152 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.817  | TNS=0.000  | WHS=-0.111 | THS=-212.812|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 12418ecd7

Time (s): cpu = 00:01:24 ; elapsed = 00:00:50 . Memory (MB): peak = 4635.859 ; gain = 4.707
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.817  | TNS=0.000  | WHS=-0.171 | THS=-20.634|

Phase 2.5 Update Timing for Bus Skew | Checksum: 19bc022dd

Time (s): cpu = 00:01:24 ; elapsed = 00:00:51 . Memory (MB): peak = 4635.859 ; gain = 4.707

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000617359 %
  Global Horizontal Routing Utilization  = 0.00108556 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 31286
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 27559
  Number of Partially Routed Nets     = 3727
  Number of Node Overlaps             = 6

Phase 2 Router Initialization | Checksum: 1a74a4a34

Time (s): cpu = 00:01:27 ; elapsed = 00:00:52 . Memory (MB): peak = 4684.766 ; gain = 53.613

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a74a4a34

Time (s): cpu = 00:01:27 ; elapsed = 00:00:52 . Memory (MB): peak = 4684.766 ; gain = 53.613

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1fc8b486c

Time (s): cpu = 00:01:46 ; elapsed = 00:01:03 . Memory (MB): peak = 4684.766 ; gain = 53.613
Phase 4 Initial Routing | Checksum: 1cc295bb2

Time (s): cpu = 00:01:47 ; elapsed = 00:01:03 . Memory (MB): peak = 4684.766 ; gain = 53.613

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 5592
 Number of Nodes with overlaps = 331
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.328  | TNS=0.000  | WHS=-0.067 | THS=-0.280 |

Phase 5.1 Global Iteration 0 | Checksum: 276f9823a

Time (s): cpu = 00:03:13 ; elapsed = 00:01:38 . Memory (MB): peak = 4684.766 ; gain = 53.613

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.328  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1b6cb56ed

Time (s): cpu = 00:03:20 ; elapsed = 00:01:42 . Memory (MB): peak = 4684.766 ; gain = 53.613
Phase 5 Rip-up And Reroute | Checksum: 1b6cb56ed

Time (s): cpu = 00:03:20 ; elapsed = 00:01:42 . Memory (MB): peak = 4684.766 ; gain = 53.613

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.328  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.328  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: f9311dac

Time (s): cpu = 00:03:35 ; elapsed = 00:01:48 . Memory (MB): peak = 4684.766 ; gain = 53.613

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: f9311dac

Time (s): cpu = 00:03:35 ; elapsed = 00:01:48 . Memory (MB): peak = 4684.766 ; gain = 53.613
Phase 6 Delay and Skew Optimization | Checksum: f9311dac

Time (s): cpu = 00:03:35 ; elapsed = 00:01:48 . Memory (MB): peak = 4684.766 ; gain = 53.613

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.328  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: b765ba49

Time (s): cpu = 00:03:44 ; elapsed = 00:01:53 . Memory (MB): peak = 4684.766 ; gain = 53.613
Phase 7 Post Hold Fix | Checksum: b765ba49

Time (s): cpu = 00:03:44 ; elapsed = 00:01:53 . Memory (MB): peak = 4684.766 ; gain = 53.613

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.49553 %
  Global Horizontal Routing Utilization  = 3.18376 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: b765ba49

Time (s): cpu = 00:03:45 ; elapsed = 00:01:54 . Memory (MB): peak = 4684.766 ; gain = 53.613

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: b765ba49

Time (s): cpu = 00:03:45 ; elapsed = 00:01:54 . Memory (MB): peak = 4684.766 ; gain = 53.613

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: b765ba49

Time (s): cpu = 00:03:49 ; elapsed = 00:01:56 . Memory (MB): peak = 4684.766 ; gain = 53.613

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: b765ba49

Time (s): cpu = 00:03:49 ; elapsed = 00:01:56 . Memory (MB): peak = 4684.766 ; gain = 53.613

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: b765ba49

Time (s): cpu = 00:03:50 ; elapsed = 00:01:57 . Memory (MB): peak = 4684.766 ; gain = 53.613

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.328  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: b765ba49

Time (s): cpu = 00:03:50 ; elapsed = 00:01:57 . Memory (MB): peak = 4684.766 ; gain = 53.613
Total Elapsed time in route_design: 115.99 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 154456756

Time (s): cpu = 00:03:50 ; elapsed = 00:01:57 . Memory (MB): peak = 4684.766 ; gain = 53.613
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 154456756

Time (s): cpu = 00:03:51 ; elapsed = 00:01:58 . Memory (MB): peak = 4684.766 ; gain = 53.613

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:10 ; elapsed = 00:02:12 . Memory (MB): peak = 4684.766 ; gain = 83.422
INFO: [Vivado 12-24828] Executing command : report_drc -file Fully_connected_wrapper_drc_routed.rpt -pb Fully_connected_wrapper_drc_routed.pb -rpx Fully_connected_wrapper_drc_routed.rpx
Command: report_drc -file Fully_connected_wrapper_drc_routed.rpt -pb Fully_connected_wrapper_drc_routed.pb -rpx Fully_connected_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.runs/impl_1/Fully_connected_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 4692.098 ; gain = 7.332
INFO: [Vivado 12-24828] Executing command : report_methodology -file Fully_connected_wrapper_methodology_drc_routed.rpt -pb Fully_connected_wrapper_methodology_drc_routed.pb -rpx Fully_connected_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Fully_connected_wrapper_methodology_drc_routed.rpt -pb Fully_connected_wrapper_methodology_drc_routed.pb -rpx Fully_connected_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.runs/impl_1/Fully_connected_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 4692.098 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file Fully_connected_wrapper_timing_summary_routed.rpt -pb Fully_connected_wrapper_timing_summary_routed.pb -rpx Fully_connected_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 4692.098 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Fully_connected_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Fully_connected_wrapper_route_status.rpt -pb Fully_connected_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file Fully_connected_wrapper_power_routed.rpt -pb Fully_connected_wrapper_power_summary_routed.pb -rpx Fully_connected_wrapper_power_routed.rpx
Command: report_power -file Fully_connected_wrapper_power_routed.rpt -pb Fully_connected_wrapper_power_summary_routed.pb -rpx Fully_connected_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
146 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 4693.664 ; gain = 1.566
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Fully_connected_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 4693.664 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Fully_connected_wrapper_bus_skew_routed.rpt -pb Fully_connected_wrapper_bus_skew_routed.pb -rpx Fully_connected_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:02:07 ; elapsed = 00:01:32 . Memory (MB): peak = 4693.664 ; gain = 8.898
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.387 . Memory (MB): peak = 4704.688 ; gain = 11.023
Wrote PlaceDB: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4709.285 ; gain = 15.621
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4709.285 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.867 . Memory (MB): peak = 4709.285 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 4709.285 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.033 . Memory (MB): peak = 4709.285 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4709.285 ; gain = 15.621
INFO: [Common 17-1381] The checkpoint 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.runs/impl_1/Fully_connected_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 4709.285 ; gain = 15.621
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 16:33:06 2024...
