# Note
```
guid: Pu{Yd!/#V3
notetype: Basic
```

### Tags
```
```

## Front
Verilog: Testbenches

## Back
Are modules that test another module with test vectors.
There are simple and selftesting testbenches
