INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'eskand38' on host 'localhost' (Linux_x86_64 version 4.4.0-83-generic) on Tue Mar 27 03:52:54 UTC 2018
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/eskand38/HMPI/mpi_app_benchmarks/HMPI_md/hls'
INFO: [HLS 200-10] Opening project '/home/eskand38/HMPI/mpi_app_benchmarks/HMPI_md/hls/md'.
INFO: [HLS 200-10] Adding design file 'md.cpp' to the project
INFO: [HLS 200-10] Adding design file 'common.h' to the project
INFO: [HLS 200-10] Adding design file 'MPI.h' to the project
INFO: [HLS 200-10] Opening solution '/home/eskand38/HMPI/mpi_app_benchmarks/HMPI_md/hls/md/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'
INFO: [HLS 200-10] Analyzing design file 'md.cpp' ... 
WARNING: [HLS 200-40] In file included from md.cpp:19:
./MPI.h:288:7: warning: expression result unused [-Wunused-value]
                for(i ; i < count*dataType ; i+= DATA_SIZE ){
                    ^
./MPI.h:749:7: warning: expression result unused [-Wunused-value]
                for(i ; i <= (count/2)+1 ; i++){
                    ^
./MPI.h:584:9: warning: enumeration value 'SEND_DATA_FAILURE' not handled in switch [-Wswitch]
        switch(state){
               ^
md.cpp:33:9: warning: 'RAND_MAX' macro redefined
#define RAND_MAX 2048
        ^
/usr/include/stdlib.h:128:9: note: previous definition is here
#define RAND_MAX        2147483647
        ^
4 warnings generated.
WARNING: [HLS 200-40] md.cpp:33:9: warning: 'RAND_MAX' macro redefined
#define RAND_MAX 2048
        ^
/usr/include/stdlib.h:128:9: note: previous definition is here
#define RAND_MAX        2147483647
        ^
1 warning generated.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&stream_out' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&stream_in' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 348.105 ; gain = 12.586 ; free physical = 25312 ; free virtual = 122072
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:13 ; elapsed = 00:00:42 . Memory (MB): peak = 348.105 ; gain = 12.586 ; free physical = 24807 ; free virtual = 122052
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:41 ; elapsed = 00:01:10 . Memory (MB): peak = 1316.699 ; gain = 981.180 ; free physical = 23788 ; free virtual = 121243
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'envelope_to_packet' into 'MPI_Send' (./MPI.h:604) automatically.
INFO: [XFORM 203-602] Inlining function 'packet_to_envelope' into 'MPI_Recv' (./MPI.h:1438) automatically.
INFO: [XFORM 203-602] Inlining function 'envelope_to_packet' into 'MPI_Recv' (./MPI.h:1523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::generic_isnan<double>' into 'hls::__isnan' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:195) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into '__isnan' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:518) automatically.
INFO: [XFORM 203-602] Inlining function '__isnan' into 'std::isnan<float>' (/opt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:764) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::copysign' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:337) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::generic_floor<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysign' into 'hls::generic_floor<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:86) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'hls::generic_floor<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:100) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::generic_floor<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:104) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::floor' into 'floor' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:147) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysign' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:168) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::ceil' into 'ceil' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'std::isnan<float>' into 'roundInt' (md.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'floor' into 'roundInt' (md.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'roundInt' (md.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'floor' into 'floatMod' (md.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'rand' into 'doMD' (md.cpp:135) automatically.
INFO: [XFORM 203-602] Inlining function 'floatMod' into 'doMD' (md.cpp:252) automatically.
INFO: [XFORM 203-602] Inlining function 'MPI_Init' into 'md' (md.cpp:286) automatically.
INFO: [XFORM 203-602] Inlining function 'MPI_Finalize' into 'md' (md.cpp:315) automatically.
WARNING: [SYNCHK 200-23] ./MPI.h:1631: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:45 ; elapsed = 00:01:15 . Memory (MB): peak = 1316.699 ; gain = 981.180 ; free physical = 23729 ; free virtual = 121211
INFO: [XFORM 203-602] Inlining function 'envelope_to_packet' into 'MPI_Send' (./MPI.h:604) automatically.
INFO: [XFORM 203-602] Inlining function 'packet_to_envelope' into 'MPI_Send' (./MPI.h:650) automatically.
INFO: [XFORM 203-602] Inlining function 'packet_to_envelope' into 'MPI_Recv' (./MPI.h:1438) automatically.
INFO: [XFORM 203-602] Inlining function 'envelope_to_packet' into 'MPI_Recv' (./MPI.h:1523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::generic_isnan<double>' into 'hls::__isnan' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:195) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into '__isnan' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:518) automatically.
INFO: [XFORM 203-602] Inlining function '__isnan' into 'std::isnan<float>' (/opt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:764) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::copysign' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:337) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::generic_floor<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysign' into 'hls::generic_floor<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:86) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'hls::generic_floor<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:100) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::generic_floor<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:104) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::floor' into 'floor' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:147) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysign' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:168) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::ceil' into 'ceil' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'std::isnan<float>' into 'roundInt' (md.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'floor' into 'roundInt' (md.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'roundInt' (md.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'floor' into 'floatMod' (md.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'rand' into 'doMD' (md.cpp:135) automatically.
INFO: [XFORM 203-602] Inlining function 'floatMod' into 'doMD' (md.cpp:252) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (md.cpp:317:5) in function 'md'... converting 2 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:77:19) to (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:106:1) in function 'hls::generic_floor<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:140:18) to (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:170:1) in function 'hls::generic_ceil<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (md.cpp:178:17) in function 'doMD'... converting 2 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./MPI.h:1619:8) to (./MPI.h:1628:8) in function 'MPI_Recv'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::generic_floor<double>' into 'roundInt' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::generic_ceil<double>' into 'roundInt' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::generic_floor<double>' into 'doMD' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:45->md.cpp:252) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:51 ; elapsed = 00:01:22 . Memory (MB): peak = 1513.156 ; gain = 1177.637 ; free physical = 23301 ; free virtual = 120937
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i40.i40.i8.i32.i32' (./MPI.h:1526:4) in function 'MPI_Recv' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i40.i40.i8.i32.i32' (./MPI.h:607:3) in function 'MPI_Send' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-562] Loop 'Loop-1' (./MPI.h:620) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-4' (./MPI.h:664) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-5' (./MPI.h:678) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-6' (./MPI.h:696) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-7' (./MPI.h:709) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-8.2' (./MPI.h:793) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-8.3' (./MPI.h:812) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-8.4' (./MPI.h:834) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-8.5' (./MPI.h:852) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-8.6.2' (./MPI.h:987) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-8.6.3' (./MPI.h:1006) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-8.6.4' (./MPI.h:1028) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-8.6.5' (./MPI.h:1046) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'sfdone' (./MPI.h:953) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'send' (./MPI.h:749) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-1' (./MPI.h:1411) in function 'MPI_Recv' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-4.4' (./MPI.h:1648) in function 'MPI_Recv' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-4.5' (./MPI.h:1661) in function 'MPI_Recv' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-4.6' (./MPI.h:1680) in function 'MPI_Recv' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-4.7' (./MPI.h:1693) in function 'MPI_Recv' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'Loop-4' (./MPI.h:1552) in function 'MPI_Recv' has unknown bound because it has multiple exiting blocks.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:55 ; elapsed = 00:01:25 . Memory (MB): peak = 1649.746 ; gain = 1314.227 ; free physical = 23130 ; free virtual = 120819
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'md' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'MPI_Recv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.85 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'MPI_Send' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'roundInt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'doMD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.43 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'md' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MPI_Recv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'envlp_SRC_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'envlp_DEST_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'envlp_MSG_SIZE_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'MPI_Recv_float_request_array_6' to 'MPI_Recv_float_rebkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'time_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'md_srem_32ns_10ns_10_36_seq' to 'md_srem_32ns_10nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'md_srem_32ns_10nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MPI_Recv'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MPI_Send' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'time_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'envlp_DATA_TYPE_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'envlp_DATA_OR_ENVLP_s' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'MPI_Send_float_clr2snd_array_6' to 'MPI_Send_float_cldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'md_mul_32ns_10ns_33_2' to 'md_mul_32ns_10ns_eOg' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'md_srem_32ns_10nscud' is changed to 'md_srem_32ns_10nscud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'md_mul_32ns_10ns_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_srem_32ns_10nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MPI_Send'.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundInt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'roundInt_mask_table3' to 'roundInt_mask_tabfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'roundInt_mask_table1' to 'roundInt_mask_tabg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'md_fadd_32ns_32ns_32_7_full_dsp' to 'md_fadd_32ns_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'md_fptrunc_64ns_32_1' to 'md_fptrunc_64ns_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'md_fcmp_32ns_32ns_1_1' to 'md_fcmp_32ns_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'md_dadd_64ns_64ns_64_8_full_dsp' to 'md_dadd_64ns_64nskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'md_dmul_64ns_64ns_64_8_max_dsp' to 'md_dmul_64ns_64nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'md_dcmp_64ns_64ns_1_1' to 'md_dcmp_64ns_64nsmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'md_dadd_64ns_64nskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_dcmp_64ns_64nsmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_dmul_64ns_64nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_fadd_32ns_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_fcmp_32ns_32nsjbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_fpext_32ns_64_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_fptrunc_64ns_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundInt'.
INFO: [HLS 200-111]  Elapsed time: 2.44 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doMD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'world_rank' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rnd_seed' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'processorCount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'float_clr_num' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'doMD_float_clr2snd_array_4' to 'doMD_float_clr2snncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_float_clr2snd_array_1' to 'doMD_float_clr2snocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_float_clr2snd_array_5' to 'doMD_float_clr2snpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_float_clr2snd_array_7' to 'doMD_float_clr2snqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_float_clr2snd_array_3' to 'doMD_float_clr2snrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_float_clr2snd_array_s' to 'doMD_float_clr2snsc4' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'int_req_num' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'doMD_int_request_array_SR' to 'doMD_int_request_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_int_request_array_DE' to 'doMD_int_request_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_int_request_array_PK' to 'doMD_int_request_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_int_request_array_MS' to 'doMD_int_request_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_int_request_array_TA' to 'doMD_int_request_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_int_request_array_DA' to 'doMD_int_request_yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'int_clr_num' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'doMD_int_clr2snd_array_SR' to 'doMD_int_clr2snd_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_int_clr2snd_array_DE' to 'doMD_int_clr2snd_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_int_clr2snd_array_PK' to 'doMD_int_clr2snd_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_int_clr2snd_array_MS' to 'doMD_int_clr2snd_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_int_clr2snd_array_TA' to 'doMD_int_clr2snd_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_int_clr2snd_array_DA' to 'doMD_int_clr2snd_Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'float_req_num' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'doMD_float_request_array_5' to 'doMD_float_requesFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_float_request_array_1' to 'doMD_float_requesGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_float_request_array_4' to 'doMD_float_requesHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_float_request_array_3' to 'doMD_float_requesIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_float_request_array_s' to 'doMD_float_requesJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doMD_float_request_array_7' to 'doMD_float_requesKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'md_faddfsub_32ns_32ns_32_7_full_dsp' to 'md_faddfsub_32ns_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'md_fmul_32ns_32ns_32_4_max_dsp' to 'md_fmul_32ns_32nsMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'md_fdiv_32ns_32ns_32_12' to 'md_fdiv_32ns_32nsNgs' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'md_fptrunc_64ns_3ibs' is changed to 'md_fptrunc_64ns_3ibs_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'md_fpext_32ns_64_1' is changed to 'md_fpext_32ns_64_1_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'md_dadddsub_64ns_64ns_64_8_full_dsp' to 'md_dadddsub_64ns_OgC' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'md_dmul_64ns_64nslbW' is changed to 'md_dmul_64ns_64nslbW_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'md_mul_34ns_32s_65_2' to 'md_mul_34ns_32s_6PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'md_sdiv_8ns_32ns_32_12_seq' to 'md_sdiv_8ns_32ns_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'md_mul_16ns_32s_32_2' to 'md_mul_16ns_32s_3Rg6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'md_dadddsub_64ns_OgC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_dmul_64ns_64nslbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_faddfsub_32ns_Lf8': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_fdiv_32ns_32nsNgs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_fmul_32ns_32nsMgi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_fpext_32ns_64_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_fptrunc_64ns_3ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_mul_16ns_32s_3Rg6': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_mul_32s_32s_32_2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_mul_34ns_32s_6PgM': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_sdiv_8ns_32ns_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'md_sitofp_32ns_32_6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doMD'.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'md' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'md/stream_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'md/stream_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'md' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'world_rank' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'processorCount' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'stream_out_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'stream_in_V' will be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'md'.
INFO: [HLS 200-111]  Elapsed time: 3.57 seconds; current allocated memory: 1.203 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'md_srem_32ns_10nscud_div'
INFO: [RTMG 210-278] Implementing memory 'MPI_Recv_float_rebkb_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'md_mul_32ns_10ns_eOg_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'roundInt_mask_tabfYi_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'md_mul_34ns_32s_6PgM_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'md_sdiv_8ns_32ns_QgW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'md_mul_16ns_32s_3Rg6_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'md_mul_32s_32s_32_2_MulnS_3'
INFO: [RTMG 210-278] Implementing memory 'doMD_float_clr2snncg_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doMD_float_clr2snocq_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doMD_float_clr2snpcA_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doMD_float_clr2snrcU_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'doMD_mask_table3_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'doMD_pos1_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'doMD_forceSum3_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:18 ; elapsed = 00:01:52 . Memory (MB): peak = 1714.746 ; gain = 1379.227 ; free physical = 22940 ; free virtual = 120666
INFO: [SYSC 207-301] Generating SystemC RTL for md.
INFO: [VHDL 208-304] Generating VHDL RTL for md.
INFO: [VLOG 209-307] Generating Verilog RTL for md.
INFO: [HLS 200-112] Total elapsed time: 112.09 seconds; peak allocated memory: 1.203 GB.
