
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
OS: Windows 10 or later
Hostname: IRD-LT-M52413

Implementation : synthesis

# Written on Thu Jun 29 21:02:16 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\designer\BaseDesign\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                         Requested     Requested     Clock                        Clock                     Clock
Level     Clock                                         Frequency     Period        Type                         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
0 -       REF_CLK                                       50.0 MHz      20.000        declared                     default_clkgroup          1    
1 .         PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     50.0 MHz      20.000        generated (from REF_CLK)     async1_1                  4108 
                                                                                                                                                
0 -       System                                        100.0 MHz     10.000        system                       system_clkgroup           0    
                                                                                                                                                
0 -       TCK                                           6.0 MHz       166.670       declared                     async1_2                  0    
                                                                                                                                                
0 -       COREJTAGDEBUG_Z9|N_2_inferred_clock           100.0 MHz     10.000        inferred                     Inferred_clkgroup_0_2     360  
================================================================================================================================================


Clock Load Summary
******************

                                            Clock     Source                                                                                                 Clock Pin                                                                                                                                                    Non-clock Pin     Non-clock Pin                                                                                                        
Clock                                       Load      Pin                                                                                                    Seq Example                                                                                                                                                  Seq Example       Comb Example                                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
REF_CLK                                     1         REF_CLK(port)                                                                                          PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0                                                                                                                 -                 CLKBUF_0.I(BUFGP)                                                                                                    
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     4108      PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)                                                           MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.value[6:0].C                                                                                      -                 PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)                                                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
System                                      0         -                                                                                                      -                                                                                                                                                            -                 -                                                                                                                    
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
TCK                                         0         TCK(port)                                                                                              -                                                                                                                                                            -                 -                                                                                                                    
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
COREJTAGDEBUG_Z9|N_2_inferred_clock         360       CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK(UJTAG)     MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q.C     -                 MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER._T_22.I[0](inv)
=================================================================================================================================================================================================================================================================================================================================================================================================================================================================
