
flitecontroller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002384  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08002444  08002444  00012444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002460  08002460  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08002460  08002460  00012460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002468  08002468  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002468  08002468  00012468  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800246c  0800246c  0001246c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002470  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000060  2000000c  0800247c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000006c  0800247c  0002006c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007264  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013bb  00000000  00000000  00027298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007c0  00000000  00000000  00028658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000718  00000000  00000000  00028e18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000137e9  00000000  00000000  00029530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008084  00000000  00000000  0003cd19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007b8a4  00000000  00000000  00044d9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c0641  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b8c  00000000  00000000  000c0694  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800242c 	.word	0x0800242c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	0800242c 	.word	0x0800242c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004a2:	f000 f9dd 	bl	8000860 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004a6:	f000 f821 	bl	80004ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004aa:	f000 f8f9 	bl	80006a0 <MX_GPIO_Init>
  MX_TIM2_Init();
 80004ae:	f000 f879 	bl	80005a4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80004b2:	4b0d      	ldr	r3, [pc, #52]	; (80004e8 <main+0x4c>)
 80004b4:	2104      	movs	r1, #4
 80004b6:	0018      	movs	r0, r3
 80004b8:	f001 fae2 	bl	8001a80 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t uuh = 0;
 80004bc:	1dfb      	adds	r3, r7, #7
 80004be:	2200      	movs	r2, #0
 80004c0:	701a      	strb	r2, [r3, #0]
  while (1)
  {
	  htim2.Instance->CCR2 = uuh++;
 80004c2:	1dfb      	adds	r3, r7, #7
 80004c4:	781a      	ldrb	r2, [r3, #0]
 80004c6:	1dfb      	adds	r3, r7, #7
 80004c8:	1c51      	adds	r1, r2, #1
 80004ca:	7019      	strb	r1, [r3, #0]
 80004cc:	4b06      	ldr	r3, [pc, #24]	; (80004e8 <main+0x4c>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	639a      	str	r2, [r3, #56]	; 0x38

	  if (uuh > 50) {
 80004d2:	1dfb      	adds	r3, r7, #7
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	2b32      	cmp	r3, #50	; 0x32
 80004d8:	d902      	bls.n	80004e0 <main+0x44>
		  uuh = 0;
 80004da:	1dfb      	adds	r3, r7, #7
 80004dc:	2200      	movs	r2, #0
 80004de:	701a      	strb	r2, [r3, #0]
	  }
	  HAL_Delay(100);
 80004e0:	2064      	movs	r0, #100	; 0x64
 80004e2:	f000 fa2d 	bl	8000940 <HAL_Delay>
	  htim2.Instance->CCR2 = uuh++;
 80004e6:	e7ec      	b.n	80004c2 <main+0x26>
 80004e8:	20000028 	.word	0x20000028

080004ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004ec:	b590      	push	{r4, r7, lr}
 80004ee:	b095      	sub	sp, #84	; 0x54
 80004f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f2:	2418      	movs	r4, #24
 80004f4:	193b      	adds	r3, r7, r4
 80004f6:	0018      	movs	r0, r3
 80004f8:	2338      	movs	r3, #56	; 0x38
 80004fa:	001a      	movs	r2, r3
 80004fc:	2100      	movs	r1, #0
 80004fe:	f001 ff8d 	bl	800241c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000502:	1d3b      	adds	r3, r7, #4
 8000504:	0018      	movs	r0, r3
 8000506:	2314      	movs	r3, #20
 8000508:	001a      	movs	r2, r3
 800050a:	2100      	movs	r1, #0
 800050c:	f001 ff86 	bl	800241c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000510:	4b22      	ldr	r3, [pc, #136]	; (800059c <SystemClock_Config+0xb0>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	4a22      	ldr	r2, [pc, #136]	; (80005a0 <SystemClock_Config+0xb4>)
 8000516:	401a      	ands	r2, r3
 8000518:	4b20      	ldr	r3, [pc, #128]	; (800059c <SystemClock_Config+0xb0>)
 800051a:	2180      	movs	r1, #128	; 0x80
 800051c:	0109      	lsls	r1, r1, #4
 800051e:	430a      	orrs	r2, r1
 8000520:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000522:	0021      	movs	r1, r4
 8000524:	187b      	adds	r3, r7, r1
 8000526:	2202      	movs	r2, #2
 8000528:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2201      	movs	r2, #1
 800052e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000530:	187b      	adds	r3, r7, r1
 8000532:	2210      	movs	r2, #16
 8000534:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000536:	187b      	adds	r3, r7, r1
 8000538:	2202      	movs	r2, #2
 800053a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800053c:	187b      	adds	r3, r7, r1
 800053e:	2200      	movs	r2, #0
 8000540:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000542:	187b      	adds	r3, r7, r1
 8000544:	2280      	movs	r2, #128	; 0x80
 8000546:	02d2      	lsls	r2, r2, #11
 8000548:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800054a:	187b      	adds	r3, r7, r1
 800054c:	2280      	movs	r2, #128	; 0x80
 800054e:	03d2      	lsls	r2, r2, #15
 8000550:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000552:	187b      	adds	r3, r7, r1
 8000554:	0018      	movs	r0, r3
 8000556:	f000 fc49 	bl	8000dec <HAL_RCC_OscConfig>
 800055a:	1e03      	subs	r3, r0, #0
 800055c:	d001      	beq.n	8000562 <SystemClock_Config+0x76>
  {
    Error_Handler();
 800055e:	f000 f8cd 	bl	80006fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000562:	1d3b      	adds	r3, r7, #4
 8000564:	220f      	movs	r2, #15
 8000566:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000568:	1d3b      	adds	r3, r7, #4
 800056a:	2203      	movs	r2, #3
 800056c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800056e:	1d3b      	adds	r3, r7, #4
 8000570:	2200      	movs	r2, #0
 8000572:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000574:	1d3b      	adds	r3, r7, #4
 8000576:	2200      	movs	r2, #0
 8000578:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800057a:	1d3b      	adds	r3, r7, #4
 800057c:	2200      	movs	r2, #0
 800057e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000580:	1d3b      	adds	r3, r7, #4
 8000582:	2101      	movs	r1, #1
 8000584:	0018      	movs	r0, r3
 8000586:	f001 f805 	bl	8001594 <HAL_RCC_ClockConfig>
 800058a:	1e03      	subs	r3, r0, #0
 800058c:	d001      	beq.n	8000592 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800058e:	f000 f8b5 	bl	80006fc <Error_Handler>
  }
}
 8000592:	46c0      	nop			; (mov r8, r8)
 8000594:	46bd      	mov	sp, r7
 8000596:	b015      	add	sp, #84	; 0x54
 8000598:	bd90      	pop	{r4, r7, pc}
 800059a:	46c0      	nop			; (mov r8, r8)
 800059c:	40007000 	.word	0x40007000
 80005a0:	ffffe7ff 	.word	0xffffe7ff

080005a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b08a      	sub	sp, #40	; 0x28
 80005a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005aa:	2318      	movs	r3, #24
 80005ac:	18fb      	adds	r3, r7, r3
 80005ae:	0018      	movs	r0, r3
 80005b0:	2310      	movs	r3, #16
 80005b2:	001a      	movs	r2, r3
 80005b4:	2100      	movs	r1, #0
 80005b6:	f001 ff31 	bl	800241c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005ba:	2310      	movs	r3, #16
 80005bc:	18fb      	adds	r3, r7, r3
 80005be:	0018      	movs	r0, r3
 80005c0:	2308      	movs	r3, #8
 80005c2:	001a      	movs	r2, r3
 80005c4:	2100      	movs	r1, #0
 80005c6:	f001 ff29 	bl	800241c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80005ca:	003b      	movs	r3, r7
 80005cc:	0018      	movs	r0, r3
 80005ce:	2310      	movs	r3, #16
 80005d0:	001a      	movs	r2, r3
 80005d2:	2100      	movs	r1, #0
 80005d4:	f001 ff22 	bl	800241c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80005d8:	4b30      	ldr	r3, [pc, #192]	; (800069c <MX_TIM2_Init+0xf8>)
 80005da:	2280      	movs	r2, #128	; 0x80
 80005dc:	05d2      	lsls	r2, r2, #23
 80005de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 320-1;
 80005e0:	4b2e      	ldr	r3, [pc, #184]	; (800069c <MX_TIM2_Init+0xf8>)
 80005e2:	2240      	movs	r2, #64	; 0x40
 80005e4:	32ff      	adds	r2, #255	; 0xff
 80005e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005e8:	4b2c      	ldr	r3, [pc, #176]	; (800069c <MX_TIM2_Init+0xf8>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 80005ee:	4b2b      	ldr	r3, [pc, #172]	; (800069c <MX_TIM2_Init+0xf8>)
 80005f0:	2231      	movs	r2, #49	; 0x31
 80005f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005f4:	4b29      	ldr	r3, [pc, #164]	; (800069c <MX_TIM2_Init+0xf8>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005fa:	4b28      	ldr	r3, [pc, #160]	; (800069c <MX_TIM2_Init+0xf8>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000600:	4b26      	ldr	r3, [pc, #152]	; (800069c <MX_TIM2_Init+0xf8>)
 8000602:	0018      	movs	r0, r3
 8000604:	f001 f9b4 	bl	8001970 <HAL_TIM_Base_Init>
 8000608:	1e03      	subs	r3, r0, #0
 800060a:	d001      	beq.n	8000610 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 800060c:	f000 f876 	bl	80006fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000610:	2118      	movs	r1, #24
 8000612:	187b      	adds	r3, r7, r1
 8000614:	2280      	movs	r2, #128	; 0x80
 8000616:	0152      	lsls	r2, r2, #5
 8000618:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800061a:	187a      	adds	r2, r7, r1
 800061c:	4b1f      	ldr	r3, [pc, #124]	; (800069c <MX_TIM2_Init+0xf8>)
 800061e:	0011      	movs	r1, r2
 8000620:	0018      	movs	r0, r3
 8000622:	f001 fb85 	bl	8001d30 <HAL_TIM_ConfigClockSource>
 8000626:	1e03      	subs	r3, r0, #0
 8000628:	d001      	beq.n	800062e <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800062a:	f000 f867 	bl	80006fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800062e:	4b1b      	ldr	r3, [pc, #108]	; (800069c <MX_TIM2_Init+0xf8>)
 8000630:	0018      	movs	r0, r3
 8000632:	f001 f9dd 	bl	80019f0 <HAL_TIM_PWM_Init>
 8000636:	1e03      	subs	r3, r0, #0
 8000638:	d001      	beq.n	800063e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800063a:	f000 f85f 	bl	80006fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800063e:	2110      	movs	r1, #16
 8000640:	187b      	adds	r3, r7, r1
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000646:	187b      	adds	r3, r7, r1
 8000648:	2200      	movs	r2, #0
 800064a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800064c:	187a      	adds	r2, r7, r1
 800064e:	4b13      	ldr	r3, [pc, #76]	; (800069c <MX_TIM2_Init+0xf8>)
 8000650:	0011      	movs	r1, r2
 8000652:	0018      	movs	r0, r3
 8000654:	f001 fe60 	bl	8002318 <HAL_TIMEx_MasterConfigSynchronization>
 8000658:	1e03      	subs	r3, r0, #0
 800065a:	d001      	beq.n	8000660 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 800065c:	f000 f84e 	bl	80006fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000660:	003b      	movs	r3, r7
 8000662:	2260      	movs	r2, #96	; 0x60
 8000664:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000666:	003b      	movs	r3, r7
 8000668:	2200      	movs	r2, #0
 800066a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800066c:	003b      	movs	r3, r7
 800066e:	2200      	movs	r2, #0
 8000670:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000672:	003b      	movs	r3, r7
 8000674:	2200      	movs	r2, #0
 8000676:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000678:	0039      	movs	r1, r7
 800067a:	4b08      	ldr	r3, [pc, #32]	; (800069c <MX_TIM2_Init+0xf8>)
 800067c:	2204      	movs	r2, #4
 800067e:	0018      	movs	r0, r3
 8000680:	f001 fa90 	bl	8001ba4 <HAL_TIM_PWM_ConfigChannel>
 8000684:	1e03      	subs	r3, r0, #0
 8000686:	d001      	beq.n	800068c <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8000688:	f000 f838 	bl	80006fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800068c:	4b03      	ldr	r3, [pc, #12]	; (800069c <MX_TIM2_Init+0xf8>)
 800068e:	0018      	movs	r0, r3
 8000690:	f000 f864 	bl	800075c <HAL_TIM_MspPostInit>

}
 8000694:	46c0      	nop			; (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	b00a      	add	sp, #40	; 0x28
 800069a:	bd80      	pop	{r7, pc}
 800069c:	20000028 	.word	0x20000028

080006a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006a6:	4b14      	ldr	r3, [pc, #80]	; (80006f8 <MX_GPIO_Init+0x58>)
 80006a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006aa:	4b13      	ldr	r3, [pc, #76]	; (80006f8 <MX_GPIO_Init+0x58>)
 80006ac:	2104      	movs	r1, #4
 80006ae:	430a      	orrs	r2, r1
 80006b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80006b2:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <MX_GPIO_Init+0x58>)
 80006b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006b6:	2204      	movs	r2, #4
 80006b8:	4013      	ands	r3, r2
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006be:	4b0e      	ldr	r3, [pc, #56]	; (80006f8 <MX_GPIO_Init+0x58>)
 80006c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006c2:	4b0d      	ldr	r3, [pc, #52]	; (80006f8 <MX_GPIO_Init+0x58>)
 80006c4:	2180      	movs	r1, #128	; 0x80
 80006c6:	430a      	orrs	r2, r1
 80006c8:	62da      	str	r2, [r3, #44]	; 0x2c
 80006ca:	4b0b      	ldr	r3, [pc, #44]	; (80006f8 <MX_GPIO_Init+0x58>)
 80006cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006ce:	2280      	movs	r2, #128	; 0x80
 80006d0:	4013      	ands	r3, r2
 80006d2:	60bb      	str	r3, [r7, #8]
 80006d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d6:	4b08      	ldr	r3, [pc, #32]	; (80006f8 <MX_GPIO_Init+0x58>)
 80006d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006da:	4b07      	ldr	r3, [pc, #28]	; (80006f8 <MX_GPIO_Init+0x58>)
 80006dc:	2101      	movs	r1, #1
 80006de:	430a      	orrs	r2, r1
 80006e0:	62da      	str	r2, [r3, #44]	; 0x2c
 80006e2:	4b05      	ldr	r3, [pc, #20]	; (80006f8 <MX_GPIO_Init+0x58>)
 80006e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006e6:	2201      	movs	r2, #1
 80006e8:	4013      	ands	r3, r2
 80006ea:	607b      	str	r3, [r7, #4]
 80006ec:	687b      	ldr	r3, [r7, #4]

}
 80006ee:	46c0      	nop			; (mov r8, r8)
 80006f0:	46bd      	mov	sp, r7
 80006f2:	b004      	add	sp, #16
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	46c0      	nop			; (mov r8, r8)
 80006f8:	40021000 	.word	0x40021000

080006fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000700:	b672      	cpsid	i
}
 8000702:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000704:	e7fe      	b.n	8000704 <Error_Handler+0x8>
	...

08000708 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800070c:	4b07      	ldr	r3, [pc, #28]	; (800072c <HAL_MspInit+0x24>)
 800070e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000710:	4b06      	ldr	r3, [pc, #24]	; (800072c <HAL_MspInit+0x24>)
 8000712:	2101      	movs	r1, #1
 8000714:	430a      	orrs	r2, r1
 8000716:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000718:	4b04      	ldr	r3, [pc, #16]	; (800072c <HAL_MspInit+0x24>)
 800071a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800071c:	4b03      	ldr	r3, [pc, #12]	; (800072c <HAL_MspInit+0x24>)
 800071e:	2180      	movs	r1, #128	; 0x80
 8000720:	0549      	lsls	r1, r1, #21
 8000722:	430a      	orrs	r2, r1
 8000724:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40021000 	.word	0x40021000

08000730 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681a      	ldr	r2, [r3, #0]
 800073c:	2380      	movs	r3, #128	; 0x80
 800073e:	05db      	lsls	r3, r3, #23
 8000740:	429a      	cmp	r2, r3
 8000742:	d105      	bne.n	8000750 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000744:	4b04      	ldr	r3, [pc, #16]	; (8000758 <HAL_TIM_Base_MspInit+0x28>)
 8000746:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000748:	4b03      	ldr	r3, [pc, #12]	; (8000758 <HAL_TIM_Base_MspInit+0x28>)
 800074a:	2101      	movs	r1, #1
 800074c:	430a      	orrs	r2, r1
 800074e:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000750:	46c0      	nop			; (mov r8, r8)
 8000752:	46bd      	mov	sp, r7
 8000754:	b002      	add	sp, #8
 8000756:	bd80      	pop	{r7, pc}
 8000758:	40021000 	.word	0x40021000

0800075c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800075c:	b590      	push	{r4, r7, lr}
 800075e:	b089      	sub	sp, #36	; 0x24
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000764:	240c      	movs	r4, #12
 8000766:	193b      	adds	r3, r7, r4
 8000768:	0018      	movs	r0, r3
 800076a:	2314      	movs	r3, #20
 800076c:	001a      	movs	r2, r3
 800076e:	2100      	movs	r1, #0
 8000770:	f001 fe54 	bl	800241c <memset>
  if(htim->Instance==TIM2)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	2380      	movs	r3, #128	; 0x80
 800077a:	05db      	lsls	r3, r3, #23
 800077c:	429a      	cmp	r2, r3
 800077e:	d122      	bne.n	80007c6 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000780:	4b13      	ldr	r3, [pc, #76]	; (80007d0 <HAL_TIM_MspPostInit+0x74>)
 8000782:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000784:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <HAL_TIM_MspPostInit+0x74>)
 8000786:	2101      	movs	r1, #1
 8000788:	430a      	orrs	r2, r1
 800078a:	62da      	str	r2, [r3, #44]	; 0x2c
 800078c:	4b10      	ldr	r3, [pc, #64]	; (80007d0 <HAL_TIM_MspPostInit+0x74>)
 800078e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000790:	2201      	movs	r2, #1
 8000792:	4013      	ands	r3, r2
 8000794:	60bb      	str	r3, [r7, #8]
 8000796:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000798:	0021      	movs	r1, r4
 800079a:	187b      	adds	r3, r7, r1
 800079c:	2202      	movs	r2, #2
 800079e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a0:	187b      	adds	r3, r7, r1
 80007a2:	2202      	movs	r2, #2
 80007a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a6:	187b      	adds	r3, r7, r1
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ac:	187b      	adds	r3, r7, r1
 80007ae:	2200      	movs	r2, #0
 80007b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80007b2:	187b      	adds	r3, r7, r1
 80007b4:	2202      	movs	r2, #2
 80007b6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b8:	187a      	adds	r2, r7, r1
 80007ba:	23a0      	movs	r3, #160	; 0xa0
 80007bc:	05db      	lsls	r3, r3, #23
 80007be:	0011      	movs	r1, r2
 80007c0:	0018      	movs	r0, r3
 80007c2:	f000 f995 	bl	8000af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80007c6:	46c0      	nop			; (mov r8, r8)
 80007c8:	46bd      	mov	sp, r7
 80007ca:	b009      	add	sp, #36	; 0x24
 80007cc:	bd90      	pop	{r4, r7, pc}
 80007ce:	46c0      	nop			; (mov r8, r8)
 80007d0:	40021000 	.word	0x40021000

080007d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007d8:	e7fe      	b.n	80007d8 <NMI_Handler+0x4>

080007da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007da:	b580      	push	{r7, lr}
 80007dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007de:	e7fe      	b.n	80007de <HardFault_Handler+0x4>

080007e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80007e4:	46c0      	nop			; (mov r8, r8)
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}

080007ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007ea:	b580      	push	{r7, lr}
 80007ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ee:	46c0      	nop			; (mov r8, r8)
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}

080007f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007f8:	f000 f886 	bl	8000908 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007fc:	46c0      	nop			; (mov r8, r8)
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}

08000802 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000802:	b580      	push	{r7, lr}
 8000804:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000806:	46c0      	nop			; (mov r8, r8)
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}

0800080c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800080c:	480d      	ldr	r0, [pc, #52]	; (8000844 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800080e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000810:	480d      	ldr	r0, [pc, #52]	; (8000848 <LoopForever+0x6>)
  ldr r1, =_edata
 8000812:	490e      	ldr	r1, [pc, #56]	; (800084c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000814:	4a0e      	ldr	r2, [pc, #56]	; (8000850 <LoopForever+0xe>)
  movs r3, #0
 8000816:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000818:	e002      	b.n	8000820 <LoopCopyDataInit>

0800081a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800081a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800081c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800081e:	3304      	adds	r3, #4

08000820 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000820:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000822:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000824:	d3f9      	bcc.n	800081a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000826:	4a0b      	ldr	r2, [pc, #44]	; (8000854 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000828:	4c0b      	ldr	r4, [pc, #44]	; (8000858 <LoopForever+0x16>)
  movs r3, #0
 800082a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800082c:	e001      	b.n	8000832 <LoopFillZerobss>

0800082e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800082e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000830:	3204      	adds	r2, #4

08000832 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000832:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000834:	d3fb      	bcc.n	800082e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000836:	f7ff ffe4 	bl	8000802 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800083a:	f001 fdcb 	bl	80023d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800083e:	f7ff fe2d 	bl	800049c <main>

08000842 <LoopForever>:

LoopForever:
    b LoopForever
 8000842:	e7fe      	b.n	8000842 <LoopForever>
   ldr   r0, =_estack
 8000844:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000848:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800084c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000850:	08002470 	.word	0x08002470
  ldr r2, =_sbss
 8000854:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000858:	2000006c 	.word	0x2000006c

0800085c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800085c:	e7fe      	b.n	800085c <ADC1_COMP_IRQHandler>
	...

08000860 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000866:	1dfb      	adds	r3, r7, #7
 8000868:	2200      	movs	r2, #0
 800086a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800086c:	4b0b      	ldr	r3, [pc, #44]	; (800089c <HAL_Init+0x3c>)
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	4b0a      	ldr	r3, [pc, #40]	; (800089c <HAL_Init+0x3c>)
 8000872:	2140      	movs	r1, #64	; 0x40
 8000874:	430a      	orrs	r2, r1
 8000876:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000878:	2000      	movs	r0, #0
 800087a:	f000 f811 	bl	80008a0 <HAL_InitTick>
 800087e:	1e03      	subs	r3, r0, #0
 8000880:	d003      	beq.n	800088a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000882:	1dfb      	adds	r3, r7, #7
 8000884:	2201      	movs	r2, #1
 8000886:	701a      	strb	r2, [r3, #0]
 8000888:	e001      	b.n	800088e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800088a:	f7ff ff3d 	bl	8000708 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800088e:	1dfb      	adds	r3, r7, #7
 8000890:	781b      	ldrb	r3, [r3, #0]
}
 8000892:	0018      	movs	r0, r3
 8000894:	46bd      	mov	sp, r7
 8000896:	b002      	add	sp, #8
 8000898:	bd80      	pop	{r7, pc}
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	40022000 	.word	0x40022000

080008a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008a0:	b590      	push	{r4, r7, lr}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008a8:	4b14      	ldr	r3, [pc, #80]	; (80008fc <HAL_InitTick+0x5c>)
 80008aa:	681c      	ldr	r4, [r3, #0]
 80008ac:	4b14      	ldr	r3, [pc, #80]	; (8000900 <HAL_InitTick+0x60>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	0019      	movs	r1, r3
 80008b2:	23fa      	movs	r3, #250	; 0xfa
 80008b4:	0098      	lsls	r0, r3, #2
 80008b6:	f7ff fc27 	bl	8000108 <__udivsi3>
 80008ba:	0003      	movs	r3, r0
 80008bc:	0019      	movs	r1, r3
 80008be:	0020      	movs	r0, r4
 80008c0:	f7ff fc22 	bl	8000108 <__udivsi3>
 80008c4:	0003      	movs	r3, r0
 80008c6:	0018      	movs	r0, r3
 80008c8:	f000 f905 	bl	8000ad6 <HAL_SYSTICK_Config>
 80008cc:	1e03      	subs	r3, r0, #0
 80008ce:	d001      	beq.n	80008d4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80008d0:	2301      	movs	r3, #1
 80008d2:	e00f      	b.n	80008f4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2b03      	cmp	r3, #3
 80008d8:	d80b      	bhi.n	80008f2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008da:	6879      	ldr	r1, [r7, #4]
 80008dc:	2301      	movs	r3, #1
 80008de:	425b      	negs	r3, r3
 80008e0:	2200      	movs	r2, #0
 80008e2:	0018      	movs	r0, r3
 80008e4:	f000 f8e2 	bl	8000aac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008e8:	4b06      	ldr	r3, [pc, #24]	; (8000904 <HAL_InitTick+0x64>)
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008ee:	2300      	movs	r3, #0
 80008f0:	e000      	b.n	80008f4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80008f2:	2301      	movs	r3, #1
}
 80008f4:	0018      	movs	r0, r3
 80008f6:	46bd      	mov	sp, r7
 80008f8:	b003      	add	sp, #12
 80008fa:	bd90      	pop	{r4, r7, pc}
 80008fc:	20000000 	.word	0x20000000
 8000900:	20000008 	.word	0x20000008
 8000904:	20000004 	.word	0x20000004

08000908 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800090c:	4b05      	ldr	r3, [pc, #20]	; (8000924 <HAL_IncTick+0x1c>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	001a      	movs	r2, r3
 8000912:	4b05      	ldr	r3, [pc, #20]	; (8000928 <HAL_IncTick+0x20>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	18d2      	adds	r2, r2, r3
 8000918:	4b03      	ldr	r3, [pc, #12]	; (8000928 <HAL_IncTick+0x20>)
 800091a:	601a      	str	r2, [r3, #0]
}
 800091c:	46c0      	nop			; (mov r8, r8)
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	20000008 	.word	0x20000008
 8000928:	20000068 	.word	0x20000068

0800092c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
  return uwTick;
 8000930:	4b02      	ldr	r3, [pc, #8]	; (800093c <HAL_GetTick+0x10>)
 8000932:	681b      	ldr	r3, [r3, #0]
}
 8000934:	0018      	movs	r0, r3
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	46c0      	nop			; (mov r8, r8)
 800093c:	20000068 	.word	0x20000068

08000940 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000948:	f7ff fff0 	bl	800092c <HAL_GetTick>
 800094c:	0003      	movs	r3, r0
 800094e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	3301      	adds	r3, #1
 8000958:	d005      	beq.n	8000966 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800095a:	4b0a      	ldr	r3, [pc, #40]	; (8000984 <HAL_Delay+0x44>)
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	001a      	movs	r2, r3
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	189b      	adds	r3, r3, r2
 8000964:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000966:	46c0      	nop			; (mov r8, r8)
 8000968:	f7ff ffe0 	bl	800092c <HAL_GetTick>
 800096c:	0002      	movs	r2, r0
 800096e:	68bb      	ldr	r3, [r7, #8]
 8000970:	1ad3      	subs	r3, r2, r3
 8000972:	68fa      	ldr	r2, [r7, #12]
 8000974:	429a      	cmp	r2, r3
 8000976:	d8f7      	bhi.n	8000968 <HAL_Delay+0x28>
  {
  }
}
 8000978:	46c0      	nop			; (mov r8, r8)
 800097a:	46c0      	nop			; (mov r8, r8)
 800097c:	46bd      	mov	sp, r7
 800097e:	b004      	add	sp, #16
 8000980:	bd80      	pop	{r7, pc}
 8000982:	46c0      	nop			; (mov r8, r8)
 8000984:	20000008 	.word	0x20000008

08000988 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000988:	b590      	push	{r4, r7, lr}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	0002      	movs	r2, r0
 8000990:	6039      	str	r1, [r7, #0]
 8000992:	1dfb      	adds	r3, r7, #7
 8000994:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000996:	1dfb      	adds	r3, r7, #7
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	2b7f      	cmp	r3, #127	; 0x7f
 800099c:	d828      	bhi.n	80009f0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800099e:	4a2f      	ldr	r2, [pc, #188]	; (8000a5c <__NVIC_SetPriority+0xd4>)
 80009a0:	1dfb      	adds	r3, r7, #7
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	b25b      	sxtb	r3, r3
 80009a6:	089b      	lsrs	r3, r3, #2
 80009a8:	33c0      	adds	r3, #192	; 0xc0
 80009aa:	009b      	lsls	r3, r3, #2
 80009ac:	589b      	ldr	r3, [r3, r2]
 80009ae:	1dfa      	adds	r2, r7, #7
 80009b0:	7812      	ldrb	r2, [r2, #0]
 80009b2:	0011      	movs	r1, r2
 80009b4:	2203      	movs	r2, #3
 80009b6:	400a      	ands	r2, r1
 80009b8:	00d2      	lsls	r2, r2, #3
 80009ba:	21ff      	movs	r1, #255	; 0xff
 80009bc:	4091      	lsls	r1, r2
 80009be:	000a      	movs	r2, r1
 80009c0:	43d2      	mvns	r2, r2
 80009c2:	401a      	ands	r2, r3
 80009c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	019b      	lsls	r3, r3, #6
 80009ca:	22ff      	movs	r2, #255	; 0xff
 80009cc:	401a      	ands	r2, r3
 80009ce:	1dfb      	adds	r3, r7, #7
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	0018      	movs	r0, r3
 80009d4:	2303      	movs	r3, #3
 80009d6:	4003      	ands	r3, r0
 80009d8:	00db      	lsls	r3, r3, #3
 80009da:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009dc:	481f      	ldr	r0, [pc, #124]	; (8000a5c <__NVIC_SetPriority+0xd4>)
 80009de:	1dfb      	adds	r3, r7, #7
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	b25b      	sxtb	r3, r3
 80009e4:	089b      	lsrs	r3, r3, #2
 80009e6:	430a      	orrs	r2, r1
 80009e8:	33c0      	adds	r3, #192	; 0xc0
 80009ea:	009b      	lsls	r3, r3, #2
 80009ec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80009ee:	e031      	b.n	8000a54 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009f0:	4a1b      	ldr	r2, [pc, #108]	; (8000a60 <__NVIC_SetPriority+0xd8>)
 80009f2:	1dfb      	adds	r3, r7, #7
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	0019      	movs	r1, r3
 80009f8:	230f      	movs	r3, #15
 80009fa:	400b      	ands	r3, r1
 80009fc:	3b08      	subs	r3, #8
 80009fe:	089b      	lsrs	r3, r3, #2
 8000a00:	3306      	adds	r3, #6
 8000a02:	009b      	lsls	r3, r3, #2
 8000a04:	18d3      	adds	r3, r2, r3
 8000a06:	3304      	adds	r3, #4
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	1dfa      	adds	r2, r7, #7
 8000a0c:	7812      	ldrb	r2, [r2, #0]
 8000a0e:	0011      	movs	r1, r2
 8000a10:	2203      	movs	r2, #3
 8000a12:	400a      	ands	r2, r1
 8000a14:	00d2      	lsls	r2, r2, #3
 8000a16:	21ff      	movs	r1, #255	; 0xff
 8000a18:	4091      	lsls	r1, r2
 8000a1a:	000a      	movs	r2, r1
 8000a1c:	43d2      	mvns	r2, r2
 8000a1e:	401a      	ands	r2, r3
 8000a20:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	019b      	lsls	r3, r3, #6
 8000a26:	22ff      	movs	r2, #255	; 0xff
 8000a28:	401a      	ands	r2, r3
 8000a2a:	1dfb      	adds	r3, r7, #7
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	0018      	movs	r0, r3
 8000a30:	2303      	movs	r3, #3
 8000a32:	4003      	ands	r3, r0
 8000a34:	00db      	lsls	r3, r3, #3
 8000a36:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a38:	4809      	ldr	r0, [pc, #36]	; (8000a60 <__NVIC_SetPriority+0xd8>)
 8000a3a:	1dfb      	adds	r3, r7, #7
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	001c      	movs	r4, r3
 8000a40:	230f      	movs	r3, #15
 8000a42:	4023      	ands	r3, r4
 8000a44:	3b08      	subs	r3, #8
 8000a46:	089b      	lsrs	r3, r3, #2
 8000a48:	430a      	orrs	r2, r1
 8000a4a:	3306      	adds	r3, #6
 8000a4c:	009b      	lsls	r3, r3, #2
 8000a4e:	18c3      	adds	r3, r0, r3
 8000a50:	3304      	adds	r3, #4
 8000a52:	601a      	str	r2, [r3, #0]
}
 8000a54:	46c0      	nop			; (mov r8, r8)
 8000a56:	46bd      	mov	sp, r7
 8000a58:	b003      	add	sp, #12
 8000a5a:	bd90      	pop	{r4, r7, pc}
 8000a5c:	e000e100 	.word	0xe000e100
 8000a60:	e000ed00 	.word	0xe000ed00

08000a64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	1e5a      	subs	r2, r3, #1
 8000a70:	2380      	movs	r3, #128	; 0x80
 8000a72:	045b      	lsls	r3, r3, #17
 8000a74:	429a      	cmp	r2, r3
 8000a76:	d301      	bcc.n	8000a7c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a78:	2301      	movs	r3, #1
 8000a7a:	e010      	b.n	8000a9e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a7c:	4b0a      	ldr	r3, [pc, #40]	; (8000aa8 <SysTick_Config+0x44>)
 8000a7e:	687a      	ldr	r2, [r7, #4]
 8000a80:	3a01      	subs	r2, #1
 8000a82:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a84:	2301      	movs	r3, #1
 8000a86:	425b      	negs	r3, r3
 8000a88:	2103      	movs	r1, #3
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f7ff ff7c 	bl	8000988 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a90:	4b05      	ldr	r3, [pc, #20]	; (8000aa8 <SysTick_Config+0x44>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a96:	4b04      	ldr	r3, [pc, #16]	; (8000aa8 <SysTick_Config+0x44>)
 8000a98:	2207      	movs	r2, #7
 8000a9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a9c:	2300      	movs	r3, #0
}
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	b002      	add	sp, #8
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	46c0      	nop			; (mov r8, r8)
 8000aa8:	e000e010 	.word	0xe000e010

08000aac <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b084      	sub	sp, #16
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	60b9      	str	r1, [r7, #8]
 8000ab4:	607a      	str	r2, [r7, #4]
 8000ab6:	210f      	movs	r1, #15
 8000ab8:	187b      	adds	r3, r7, r1
 8000aba:	1c02      	adds	r2, r0, #0
 8000abc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000abe:	68ba      	ldr	r2, [r7, #8]
 8000ac0:	187b      	adds	r3, r7, r1
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	b25b      	sxtb	r3, r3
 8000ac6:	0011      	movs	r1, r2
 8000ac8:	0018      	movs	r0, r3
 8000aca:	f7ff ff5d 	bl	8000988 <__NVIC_SetPriority>
}
 8000ace:	46c0      	nop			; (mov r8, r8)
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	b004      	add	sp, #16
 8000ad4:	bd80      	pop	{r7, pc}

08000ad6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	b082      	sub	sp, #8
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f7ff ffbf 	bl	8000a64 <SysTick_Config>
 8000ae6:	0003      	movs	r3, r0
}
 8000ae8:	0018      	movs	r0, r3
 8000aea:	46bd      	mov	sp, r7
 8000aec:	b002      	add	sp, #8
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b086      	sub	sp, #24
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
 8000af8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000afa:	2300      	movs	r3, #0
 8000afc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000afe:	2300      	movs	r3, #0
 8000b00:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000b02:	2300      	movs	r3, #0
 8000b04:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000b06:	e155      	b.n	8000db4 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2101      	movs	r1, #1
 8000b0e:	697a      	ldr	r2, [r7, #20]
 8000b10:	4091      	lsls	r1, r2
 8000b12:	000a      	movs	r2, r1
 8000b14:	4013      	ands	r3, r2
 8000b16:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d100      	bne.n	8000b20 <HAL_GPIO_Init+0x30>
 8000b1e:	e146      	b.n	8000dae <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	2203      	movs	r2, #3
 8000b26:	4013      	ands	r3, r2
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d005      	beq.n	8000b38 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	2203      	movs	r2, #3
 8000b32:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b34:	2b02      	cmp	r3, #2
 8000b36:	d130      	bne.n	8000b9a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	689b      	ldr	r3, [r3, #8]
 8000b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	005b      	lsls	r3, r3, #1
 8000b42:	2203      	movs	r2, #3
 8000b44:	409a      	lsls	r2, r3
 8000b46:	0013      	movs	r3, r2
 8000b48:	43da      	mvns	r2, r3
 8000b4a:	693b      	ldr	r3, [r7, #16]
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	68da      	ldr	r2, [r3, #12]
 8000b54:	697b      	ldr	r3, [r7, #20]
 8000b56:	005b      	lsls	r3, r3, #1
 8000b58:	409a      	lsls	r2, r3
 8000b5a:	0013      	movs	r3, r2
 8000b5c:	693a      	ldr	r2, [r7, #16]
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	693a      	ldr	r2, [r7, #16]
 8000b66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b6e:	2201      	movs	r2, #1
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	409a      	lsls	r2, r3
 8000b74:	0013      	movs	r3, r2
 8000b76:	43da      	mvns	r2, r3
 8000b78:	693b      	ldr	r3, [r7, #16]
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	091b      	lsrs	r3, r3, #4
 8000b84:	2201      	movs	r2, #1
 8000b86:	401a      	ands	r2, r3
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	409a      	lsls	r2, r3
 8000b8c:	0013      	movs	r3, r2
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	2203      	movs	r2, #3
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	2b03      	cmp	r3, #3
 8000ba4:	d017      	beq.n	8000bd6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	68db      	ldr	r3, [r3, #12]
 8000baa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	005b      	lsls	r3, r3, #1
 8000bb0:	2203      	movs	r2, #3
 8000bb2:	409a      	lsls	r2, r3
 8000bb4:	0013      	movs	r3, r2
 8000bb6:	43da      	mvns	r2, r3
 8000bb8:	693b      	ldr	r3, [r7, #16]
 8000bba:	4013      	ands	r3, r2
 8000bbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	689a      	ldr	r2, [r3, #8]
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	409a      	lsls	r2, r3
 8000bc8:	0013      	movs	r3, r2
 8000bca:	693a      	ldr	r2, [r7, #16]
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	2203      	movs	r2, #3
 8000bdc:	4013      	ands	r3, r2
 8000bde:	2b02      	cmp	r3, #2
 8000be0:	d123      	bne.n	8000c2a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	08da      	lsrs	r2, r3, #3
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	3208      	adds	r2, #8
 8000bea:	0092      	lsls	r2, r2, #2
 8000bec:	58d3      	ldr	r3, [r2, r3]
 8000bee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	2207      	movs	r2, #7
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	009b      	lsls	r3, r3, #2
 8000bf8:	220f      	movs	r2, #15
 8000bfa:	409a      	lsls	r2, r3
 8000bfc:	0013      	movs	r3, r2
 8000bfe:	43da      	mvns	r2, r3
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	4013      	ands	r3, r2
 8000c04:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	691a      	ldr	r2, [r3, #16]
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	2107      	movs	r1, #7
 8000c0e:	400b      	ands	r3, r1
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	409a      	lsls	r2, r3
 8000c14:	0013      	movs	r3, r2
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	08da      	lsrs	r2, r3, #3
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	3208      	adds	r2, #8
 8000c24:	0092      	lsls	r2, r2, #2
 8000c26:	6939      	ldr	r1, [r7, #16]
 8000c28:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	2203      	movs	r2, #3
 8000c36:	409a      	lsls	r2, r3
 8000c38:	0013      	movs	r3, r2
 8000c3a:	43da      	mvns	r2, r3
 8000c3c:	693b      	ldr	r3, [r7, #16]
 8000c3e:	4013      	ands	r3, r2
 8000c40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	2203      	movs	r2, #3
 8000c48:	401a      	ands	r2, r3
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	005b      	lsls	r3, r3, #1
 8000c4e:	409a      	lsls	r2, r3
 8000c50:	0013      	movs	r3, r2
 8000c52:	693a      	ldr	r2, [r7, #16]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	685a      	ldr	r2, [r3, #4]
 8000c62:	23c0      	movs	r3, #192	; 0xc0
 8000c64:	029b      	lsls	r3, r3, #10
 8000c66:	4013      	ands	r3, r2
 8000c68:	d100      	bne.n	8000c6c <HAL_GPIO_Init+0x17c>
 8000c6a:	e0a0      	b.n	8000dae <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c6c:	4b57      	ldr	r3, [pc, #348]	; (8000dcc <HAL_GPIO_Init+0x2dc>)
 8000c6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c70:	4b56      	ldr	r3, [pc, #344]	; (8000dcc <HAL_GPIO_Init+0x2dc>)
 8000c72:	2101      	movs	r1, #1
 8000c74:	430a      	orrs	r2, r1
 8000c76:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000c78:	4a55      	ldr	r2, [pc, #340]	; (8000dd0 <HAL_GPIO_Init+0x2e0>)
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	089b      	lsrs	r3, r3, #2
 8000c7e:	3302      	adds	r3, #2
 8000c80:	009b      	lsls	r3, r3, #2
 8000c82:	589b      	ldr	r3, [r3, r2]
 8000c84:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	2203      	movs	r2, #3
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	220f      	movs	r2, #15
 8000c90:	409a      	lsls	r2, r3
 8000c92:	0013      	movs	r3, r2
 8000c94:	43da      	mvns	r2, r3
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	4013      	ands	r3, r2
 8000c9a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000c9c:	687a      	ldr	r2, [r7, #4]
 8000c9e:	23a0      	movs	r3, #160	; 0xa0
 8000ca0:	05db      	lsls	r3, r3, #23
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d01f      	beq.n	8000ce6 <HAL_GPIO_Init+0x1f6>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4a4a      	ldr	r2, [pc, #296]	; (8000dd4 <HAL_GPIO_Init+0x2e4>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d019      	beq.n	8000ce2 <HAL_GPIO_Init+0x1f2>
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4a49      	ldr	r2, [pc, #292]	; (8000dd8 <HAL_GPIO_Init+0x2e8>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d013      	beq.n	8000cde <HAL_GPIO_Init+0x1ee>
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4a48      	ldr	r2, [pc, #288]	; (8000ddc <HAL_GPIO_Init+0x2ec>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d00d      	beq.n	8000cda <HAL_GPIO_Init+0x1ea>
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4a47      	ldr	r2, [pc, #284]	; (8000de0 <HAL_GPIO_Init+0x2f0>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d007      	beq.n	8000cd6 <HAL_GPIO_Init+0x1e6>
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4a46      	ldr	r2, [pc, #280]	; (8000de4 <HAL_GPIO_Init+0x2f4>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d101      	bne.n	8000cd2 <HAL_GPIO_Init+0x1e2>
 8000cce:	2305      	movs	r3, #5
 8000cd0:	e00a      	b.n	8000ce8 <HAL_GPIO_Init+0x1f8>
 8000cd2:	2306      	movs	r3, #6
 8000cd4:	e008      	b.n	8000ce8 <HAL_GPIO_Init+0x1f8>
 8000cd6:	2304      	movs	r3, #4
 8000cd8:	e006      	b.n	8000ce8 <HAL_GPIO_Init+0x1f8>
 8000cda:	2303      	movs	r3, #3
 8000cdc:	e004      	b.n	8000ce8 <HAL_GPIO_Init+0x1f8>
 8000cde:	2302      	movs	r3, #2
 8000ce0:	e002      	b.n	8000ce8 <HAL_GPIO_Init+0x1f8>
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	e000      	b.n	8000ce8 <HAL_GPIO_Init+0x1f8>
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	697a      	ldr	r2, [r7, #20]
 8000cea:	2103      	movs	r1, #3
 8000cec:	400a      	ands	r2, r1
 8000cee:	0092      	lsls	r2, r2, #2
 8000cf0:	4093      	lsls	r3, r2
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000cf8:	4935      	ldr	r1, [pc, #212]	; (8000dd0 <HAL_GPIO_Init+0x2e0>)
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	089b      	lsrs	r3, r3, #2
 8000cfe:	3302      	adds	r3, #2
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	693a      	ldr	r2, [r7, #16]
 8000d04:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d06:	4b38      	ldr	r3, [pc, #224]	; (8000de8 <HAL_GPIO_Init+0x2f8>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	43da      	mvns	r2, r3
 8000d10:	693b      	ldr	r3, [r7, #16]
 8000d12:	4013      	ands	r3, r2
 8000d14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	685a      	ldr	r2, [r3, #4]
 8000d1a:	2380      	movs	r3, #128	; 0x80
 8000d1c:	025b      	lsls	r3, r3, #9
 8000d1e:	4013      	ands	r3, r2
 8000d20:	d003      	beq.n	8000d2a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8000d22:	693a      	ldr	r2, [r7, #16]
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	4313      	orrs	r3, r2
 8000d28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d2a:	4b2f      	ldr	r3, [pc, #188]	; (8000de8 <HAL_GPIO_Init+0x2f8>)
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000d30:	4b2d      	ldr	r3, [pc, #180]	; (8000de8 <HAL_GPIO_Init+0x2f8>)
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	43da      	mvns	r2, r3
 8000d3a:	693b      	ldr	r3, [r7, #16]
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	685a      	ldr	r2, [r3, #4]
 8000d44:	2380      	movs	r3, #128	; 0x80
 8000d46:	029b      	lsls	r3, r3, #10
 8000d48:	4013      	ands	r3, r2
 8000d4a:	d003      	beq.n	8000d54 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000d4c:	693a      	ldr	r2, [r7, #16]
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d54:	4b24      	ldr	r3, [pc, #144]	; (8000de8 <HAL_GPIO_Init+0x2f8>)
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d5a:	4b23      	ldr	r3, [pc, #140]	; (8000de8 <HAL_GPIO_Init+0x2f8>)
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	43da      	mvns	r2, r3
 8000d64:	693b      	ldr	r3, [r7, #16]
 8000d66:	4013      	ands	r3, r2
 8000d68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	685a      	ldr	r2, [r3, #4]
 8000d6e:	2380      	movs	r3, #128	; 0x80
 8000d70:	035b      	lsls	r3, r3, #13
 8000d72:	4013      	ands	r3, r2
 8000d74:	d003      	beq.n	8000d7e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d7e:	4b1a      	ldr	r3, [pc, #104]	; (8000de8 <HAL_GPIO_Init+0x2f8>)
 8000d80:	693a      	ldr	r2, [r7, #16]
 8000d82:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000d84:	4b18      	ldr	r3, [pc, #96]	; (8000de8 <HAL_GPIO_Init+0x2f8>)
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	43da      	mvns	r2, r3
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	4013      	ands	r3, r2
 8000d92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	685a      	ldr	r2, [r3, #4]
 8000d98:	2380      	movs	r3, #128	; 0x80
 8000d9a:	039b      	lsls	r3, r3, #14
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	d003      	beq.n	8000da8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	4313      	orrs	r3, r2
 8000da6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000da8:	4b0f      	ldr	r3, [pc, #60]	; (8000de8 <HAL_GPIO_Init+0x2f8>)
 8000daa:	693a      	ldr	r2, [r7, #16]
 8000dac:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	3301      	adds	r3, #1
 8000db2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	40da      	lsrs	r2, r3
 8000dbc:	1e13      	subs	r3, r2, #0
 8000dbe:	d000      	beq.n	8000dc2 <HAL_GPIO_Init+0x2d2>
 8000dc0:	e6a2      	b.n	8000b08 <HAL_GPIO_Init+0x18>
  }
}
 8000dc2:	46c0      	nop			; (mov r8, r8)
 8000dc4:	46c0      	nop			; (mov r8, r8)
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	b006      	add	sp, #24
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	40021000 	.word	0x40021000
 8000dd0:	40010000 	.word	0x40010000
 8000dd4:	50000400 	.word	0x50000400
 8000dd8:	50000800 	.word	0x50000800
 8000ddc:	50000c00 	.word	0x50000c00
 8000de0:	50001000 	.word	0x50001000
 8000de4:	50001c00 	.word	0x50001c00
 8000de8:	40010400 	.word	0x40010400

08000dec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dec:	b5b0      	push	{r4, r5, r7, lr}
 8000dee:	b08a      	sub	sp, #40	; 0x28
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d102      	bne.n	8000e00 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	f000 fbbf 	bl	800157e <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e00:	4bc9      	ldr	r3, [pc, #804]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	220c      	movs	r2, #12
 8000e06:	4013      	ands	r3, r2
 8000e08:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e0a:	4bc7      	ldr	r3, [pc, #796]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000e0c:	68da      	ldr	r2, [r3, #12]
 8000e0e:	2380      	movs	r3, #128	; 0x80
 8000e10:	025b      	lsls	r3, r3, #9
 8000e12:	4013      	ands	r3, r2
 8000e14:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	d100      	bne.n	8000e22 <HAL_RCC_OscConfig+0x36>
 8000e20:	e07e      	b.n	8000f20 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	2b08      	cmp	r3, #8
 8000e26:	d007      	beq.n	8000e38 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000e28:	69fb      	ldr	r3, [r7, #28]
 8000e2a:	2b0c      	cmp	r3, #12
 8000e2c:	d112      	bne.n	8000e54 <HAL_RCC_OscConfig+0x68>
 8000e2e:	69ba      	ldr	r2, [r7, #24]
 8000e30:	2380      	movs	r3, #128	; 0x80
 8000e32:	025b      	lsls	r3, r3, #9
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d10d      	bne.n	8000e54 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e38:	4bbb      	ldr	r3, [pc, #748]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	2380      	movs	r3, #128	; 0x80
 8000e3e:	029b      	lsls	r3, r3, #10
 8000e40:	4013      	ands	r3, r2
 8000e42:	d100      	bne.n	8000e46 <HAL_RCC_OscConfig+0x5a>
 8000e44:	e06b      	b.n	8000f1e <HAL_RCC_OscConfig+0x132>
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d167      	bne.n	8000f1e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	f000 fb95 	bl	800157e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	685a      	ldr	r2, [r3, #4]
 8000e58:	2380      	movs	r3, #128	; 0x80
 8000e5a:	025b      	lsls	r3, r3, #9
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d107      	bne.n	8000e70 <HAL_RCC_OscConfig+0x84>
 8000e60:	4bb1      	ldr	r3, [pc, #708]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	4bb0      	ldr	r3, [pc, #704]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000e66:	2180      	movs	r1, #128	; 0x80
 8000e68:	0249      	lsls	r1, r1, #9
 8000e6a:	430a      	orrs	r2, r1
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	e027      	b.n	8000ec0 <HAL_RCC_OscConfig+0xd4>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	685a      	ldr	r2, [r3, #4]
 8000e74:	23a0      	movs	r3, #160	; 0xa0
 8000e76:	02db      	lsls	r3, r3, #11
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	d10e      	bne.n	8000e9a <HAL_RCC_OscConfig+0xae>
 8000e7c:	4baa      	ldr	r3, [pc, #680]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000e7e:	681a      	ldr	r2, [r3, #0]
 8000e80:	4ba9      	ldr	r3, [pc, #676]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000e82:	2180      	movs	r1, #128	; 0x80
 8000e84:	02c9      	lsls	r1, r1, #11
 8000e86:	430a      	orrs	r2, r1
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	4ba7      	ldr	r3, [pc, #668]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	4ba6      	ldr	r3, [pc, #664]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000e90:	2180      	movs	r1, #128	; 0x80
 8000e92:	0249      	lsls	r1, r1, #9
 8000e94:	430a      	orrs	r2, r1
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	e012      	b.n	8000ec0 <HAL_RCC_OscConfig+0xd4>
 8000e9a:	4ba3      	ldr	r3, [pc, #652]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	4ba2      	ldr	r3, [pc, #648]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000ea0:	49a2      	ldr	r1, [pc, #648]	; (800112c <HAL_RCC_OscConfig+0x340>)
 8000ea2:	400a      	ands	r2, r1
 8000ea4:	601a      	str	r2, [r3, #0]
 8000ea6:	4ba0      	ldr	r3, [pc, #640]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	2380      	movs	r3, #128	; 0x80
 8000eac:	025b      	lsls	r3, r3, #9
 8000eae:	4013      	ands	r3, r2
 8000eb0:	60fb      	str	r3, [r7, #12]
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	4b9c      	ldr	r3, [pc, #624]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	4b9b      	ldr	r3, [pc, #620]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000eba:	499d      	ldr	r1, [pc, #628]	; (8001130 <HAL_RCC_OscConfig+0x344>)
 8000ebc:	400a      	ands	r2, r1
 8000ebe:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d015      	beq.n	8000ef4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ec8:	f7ff fd30 	bl	800092c <HAL_GetTick>
 8000ecc:	0003      	movs	r3, r0
 8000ece:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000ed0:	e009      	b.n	8000ee6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ed2:	f7ff fd2b 	bl	800092c <HAL_GetTick>
 8000ed6:	0002      	movs	r2, r0
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	1ad3      	subs	r3, r2, r3
 8000edc:	2b64      	cmp	r3, #100	; 0x64
 8000ede:	d902      	bls.n	8000ee6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000ee0:	2303      	movs	r3, #3
 8000ee2:	f000 fb4c 	bl	800157e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000ee6:	4b90      	ldr	r3, [pc, #576]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	2380      	movs	r3, #128	; 0x80
 8000eec:	029b      	lsls	r3, r3, #10
 8000eee:	4013      	ands	r3, r2
 8000ef0:	d0ef      	beq.n	8000ed2 <HAL_RCC_OscConfig+0xe6>
 8000ef2:	e015      	b.n	8000f20 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ef4:	f7ff fd1a 	bl	800092c <HAL_GetTick>
 8000ef8:	0003      	movs	r3, r0
 8000efa:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000efc:	e008      	b.n	8000f10 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000efe:	f7ff fd15 	bl	800092c <HAL_GetTick>
 8000f02:	0002      	movs	r2, r0
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	2b64      	cmp	r3, #100	; 0x64
 8000f0a:	d901      	bls.n	8000f10 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000f0c:	2303      	movs	r3, #3
 8000f0e:	e336      	b.n	800157e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000f10:	4b85      	ldr	r3, [pc, #532]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	2380      	movs	r3, #128	; 0x80
 8000f16:	029b      	lsls	r3, r3, #10
 8000f18:	4013      	ands	r3, r2
 8000f1a:	d1f0      	bne.n	8000efe <HAL_RCC_OscConfig+0x112>
 8000f1c:	e000      	b.n	8000f20 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f1e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	2202      	movs	r2, #2
 8000f26:	4013      	ands	r3, r2
 8000f28:	d100      	bne.n	8000f2c <HAL_RCC_OscConfig+0x140>
 8000f2a:	e099      	b.n	8001060 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8000f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f34:	2220      	movs	r2, #32
 8000f36:	4013      	ands	r3, r2
 8000f38:	d009      	beq.n	8000f4e <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8000f3a:	4b7b      	ldr	r3, [pc, #492]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	4b7a      	ldr	r3, [pc, #488]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000f40:	2120      	movs	r1, #32
 8000f42:	430a      	orrs	r2, r1
 8000f44:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8000f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f48:	2220      	movs	r2, #32
 8000f4a:	4393      	bics	r3, r2
 8000f4c:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	2b04      	cmp	r3, #4
 8000f52:	d005      	beq.n	8000f60 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	2b0c      	cmp	r3, #12
 8000f58:	d13e      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x1ec>
 8000f5a:	69bb      	ldr	r3, [r7, #24]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d13b      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000f60:	4b71      	ldr	r3, [pc, #452]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2204      	movs	r2, #4
 8000f66:	4013      	ands	r3, r2
 8000f68:	d004      	beq.n	8000f74 <HAL_RCC_OscConfig+0x188>
 8000f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d101      	bne.n	8000f74 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000f70:	2301      	movs	r3, #1
 8000f72:	e304      	b.n	800157e <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f74:	4b6c      	ldr	r3, [pc, #432]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	4a6e      	ldr	r2, [pc, #440]	; (8001134 <HAL_RCC_OscConfig+0x348>)
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	0019      	movs	r1, r3
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	691b      	ldr	r3, [r3, #16]
 8000f82:	021a      	lsls	r2, r3, #8
 8000f84:	4b68      	ldr	r3, [pc, #416]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000f86:	430a      	orrs	r2, r1
 8000f88:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000f8a:	4b67      	ldr	r3, [pc, #412]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2209      	movs	r2, #9
 8000f90:	4393      	bics	r3, r2
 8000f92:	0019      	movs	r1, r3
 8000f94:	4b64      	ldr	r3, [pc, #400]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000f96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f98:	430a      	orrs	r2, r1
 8000f9a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000f9c:	f000 fc42 	bl	8001824 <HAL_RCC_GetSysClockFreq>
 8000fa0:	0001      	movs	r1, r0
 8000fa2:	4b61      	ldr	r3, [pc, #388]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000fa4:	68db      	ldr	r3, [r3, #12]
 8000fa6:	091b      	lsrs	r3, r3, #4
 8000fa8:	220f      	movs	r2, #15
 8000faa:	4013      	ands	r3, r2
 8000fac:	4a62      	ldr	r2, [pc, #392]	; (8001138 <HAL_RCC_OscConfig+0x34c>)
 8000fae:	5cd3      	ldrb	r3, [r2, r3]
 8000fb0:	000a      	movs	r2, r1
 8000fb2:	40da      	lsrs	r2, r3
 8000fb4:	4b61      	ldr	r3, [pc, #388]	; (800113c <HAL_RCC_OscConfig+0x350>)
 8000fb6:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8000fb8:	4b61      	ldr	r3, [pc, #388]	; (8001140 <HAL_RCC_OscConfig+0x354>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2513      	movs	r5, #19
 8000fbe:	197c      	adds	r4, r7, r5
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	f7ff fc6d 	bl	80008a0 <HAL_InitTick>
 8000fc6:	0003      	movs	r3, r0
 8000fc8:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8000fca:	197b      	adds	r3, r7, r5
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d046      	beq.n	8001060 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8000fd2:	197b      	adds	r3, r7, r5
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	e2d2      	b.n	800157e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8000fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d027      	beq.n	800102e <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000fde:	4b52      	ldr	r3, [pc, #328]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	2209      	movs	r2, #9
 8000fe4:	4393      	bics	r3, r2
 8000fe6:	0019      	movs	r1, r3
 8000fe8:	4b4f      	ldr	r3, [pc, #316]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8000fea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fec:	430a      	orrs	r2, r1
 8000fee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ff0:	f7ff fc9c 	bl	800092c <HAL_GetTick>
 8000ff4:	0003      	movs	r3, r0
 8000ff6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000ff8:	e008      	b.n	800100c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ffa:	f7ff fc97 	bl	800092c <HAL_GetTick>
 8000ffe:	0002      	movs	r2, r0
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	1ad3      	subs	r3, r2, r3
 8001004:	2b02      	cmp	r3, #2
 8001006:	d901      	bls.n	800100c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8001008:	2303      	movs	r3, #3
 800100a:	e2b8      	b.n	800157e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800100c:	4b46      	ldr	r3, [pc, #280]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2204      	movs	r2, #4
 8001012:	4013      	ands	r3, r2
 8001014:	d0f1      	beq.n	8000ffa <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001016:	4b44      	ldr	r3, [pc, #272]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	4a46      	ldr	r2, [pc, #280]	; (8001134 <HAL_RCC_OscConfig+0x348>)
 800101c:	4013      	ands	r3, r2
 800101e:	0019      	movs	r1, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	691b      	ldr	r3, [r3, #16]
 8001024:	021a      	lsls	r2, r3, #8
 8001026:	4b40      	ldr	r3, [pc, #256]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8001028:	430a      	orrs	r2, r1
 800102a:	605a      	str	r2, [r3, #4]
 800102c:	e018      	b.n	8001060 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800102e:	4b3e      	ldr	r3, [pc, #248]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	4b3d      	ldr	r3, [pc, #244]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8001034:	2101      	movs	r1, #1
 8001036:	438a      	bics	r2, r1
 8001038:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800103a:	f7ff fc77 	bl	800092c <HAL_GetTick>
 800103e:	0003      	movs	r3, r0
 8001040:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001042:	e008      	b.n	8001056 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001044:	f7ff fc72 	bl	800092c <HAL_GetTick>
 8001048:	0002      	movs	r2, r0
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	2b02      	cmp	r3, #2
 8001050:	d901      	bls.n	8001056 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8001052:	2303      	movs	r3, #3
 8001054:	e293      	b.n	800157e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001056:	4b34      	ldr	r3, [pc, #208]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2204      	movs	r2, #4
 800105c:	4013      	ands	r3, r2
 800105e:	d1f1      	bne.n	8001044 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2210      	movs	r2, #16
 8001066:	4013      	ands	r3, r2
 8001068:	d100      	bne.n	800106c <HAL_RCC_OscConfig+0x280>
 800106a:	e0a2      	b.n	80011b2 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d140      	bne.n	80010f4 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001072:	4b2d      	ldr	r3, [pc, #180]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	2380      	movs	r3, #128	; 0x80
 8001078:	009b      	lsls	r3, r3, #2
 800107a:	4013      	ands	r3, r2
 800107c:	d005      	beq.n	800108a <HAL_RCC_OscConfig+0x29e>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	69db      	ldr	r3, [r3, #28]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d101      	bne.n	800108a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e279      	b.n	800157e <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800108a:	4b27      	ldr	r3, [pc, #156]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	4a2d      	ldr	r2, [pc, #180]	; (8001144 <HAL_RCC_OscConfig+0x358>)
 8001090:	4013      	ands	r3, r2
 8001092:	0019      	movs	r1, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001098:	4b23      	ldr	r3, [pc, #140]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 800109a:	430a      	orrs	r2, r1
 800109c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800109e:	4b22      	ldr	r3, [pc, #136]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	021b      	lsls	r3, r3, #8
 80010a4:	0a19      	lsrs	r1, r3, #8
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6a1b      	ldr	r3, [r3, #32]
 80010aa:	061a      	lsls	r2, r3, #24
 80010ac:	4b1e      	ldr	r3, [pc, #120]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 80010ae:	430a      	orrs	r2, r1
 80010b0:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b6:	0b5b      	lsrs	r3, r3, #13
 80010b8:	3301      	adds	r3, #1
 80010ba:	2280      	movs	r2, #128	; 0x80
 80010bc:	0212      	lsls	r2, r2, #8
 80010be:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80010c0:	4b19      	ldr	r3, [pc, #100]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	091b      	lsrs	r3, r3, #4
 80010c6:	210f      	movs	r1, #15
 80010c8:	400b      	ands	r3, r1
 80010ca:	491b      	ldr	r1, [pc, #108]	; (8001138 <HAL_RCC_OscConfig+0x34c>)
 80010cc:	5ccb      	ldrb	r3, [r1, r3]
 80010ce:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80010d0:	4b1a      	ldr	r3, [pc, #104]	; (800113c <HAL_RCC_OscConfig+0x350>)
 80010d2:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80010d4:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <HAL_RCC_OscConfig+0x354>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2513      	movs	r5, #19
 80010da:	197c      	adds	r4, r7, r5
 80010dc:	0018      	movs	r0, r3
 80010de:	f7ff fbdf 	bl	80008a0 <HAL_InitTick>
 80010e2:	0003      	movs	r3, r0
 80010e4:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80010e6:	197b      	adds	r3, r7, r5
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d061      	beq.n	80011b2 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80010ee:	197b      	adds	r3, r7, r5
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	e244      	b.n	800157e <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	69db      	ldr	r3, [r3, #28]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d040      	beq.n	800117e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80010fc:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	4b09      	ldr	r3, [pc, #36]	; (8001128 <HAL_RCC_OscConfig+0x33c>)
 8001102:	2180      	movs	r1, #128	; 0x80
 8001104:	0049      	lsls	r1, r1, #1
 8001106:	430a      	orrs	r2, r1
 8001108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800110a:	f7ff fc0f 	bl	800092c <HAL_GetTick>
 800110e:	0003      	movs	r3, r0
 8001110:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001112:	e019      	b.n	8001148 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001114:	f7ff fc0a 	bl	800092c <HAL_GetTick>
 8001118:	0002      	movs	r2, r0
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	1ad3      	subs	r3, r2, r3
 800111e:	2b02      	cmp	r3, #2
 8001120:	d912      	bls.n	8001148 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8001122:	2303      	movs	r3, #3
 8001124:	e22b      	b.n	800157e <HAL_RCC_OscConfig+0x792>
 8001126:	46c0      	nop			; (mov r8, r8)
 8001128:	40021000 	.word	0x40021000
 800112c:	fffeffff 	.word	0xfffeffff
 8001130:	fffbffff 	.word	0xfffbffff
 8001134:	ffffe0ff 	.word	0xffffe0ff
 8001138:	08002444 	.word	0x08002444
 800113c:	20000000 	.word	0x20000000
 8001140:	20000004 	.word	0x20000004
 8001144:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001148:	4bca      	ldr	r3, [pc, #808]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	2380      	movs	r3, #128	; 0x80
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	4013      	ands	r3, r2
 8001152:	d0df      	beq.n	8001114 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001154:	4bc7      	ldr	r3, [pc, #796]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	4ac7      	ldr	r2, [pc, #796]	; (8001478 <HAL_RCC_OscConfig+0x68c>)
 800115a:	4013      	ands	r3, r2
 800115c:	0019      	movs	r1, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001162:	4bc4      	ldr	r3, [pc, #784]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 8001164:	430a      	orrs	r2, r1
 8001166:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001168:	4bc2      	ldr	r3, [pc, #776]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	021b      	lsls	r3, r3, #8
 800116e:	0a19      	lsrs	r1, r3, #8
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6a1b      	ldr	r3, [r3, #32]
 8001174:	061a      	lsls	r2, r3, #24
 8001176:	4bbf      	ldr	r3, [pc, #764]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 8001178:	430a      	orrs	r2, r1
 800117a:	605a      	str	r2, [r3, #4]
 800117c:	e019      	b.n	80011b2 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800117e:	4bbd      	ldr	r3, [pc, #756]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	4bbc      	ldr	r3, [pc, #752]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 8001184:	49bd      	ldr	r1, [pc, #756]	; (800147c <HAL_RCC_OscConfig+0x690>)
 8001186:	400a      	ands	r2, r1
 8001188:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118a:	f7ff fbcf 	bl	800092c <HAL_GetTick>
 800118e:	0003      	movs	r3, r0
 8001190:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001192:	e008      	b.n	80011a6 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001194:	f7ff fbca 	bl	800092c <HAL_GetTick>
 8001198:	0002      	movs	r2, r0
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e1eb      	b.n	800157e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80011a6:	4bb3      	ldr	r3, [pc, #716]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	2380      	movs	r3, #128	; 0x80
 80011ac:	009b      	lsls	r3, r3, #2
 80011ae:	4013      	ands	r3, r2
 80011b0:	d1f0      	bne.n	8001194 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	2208      	movs	r2, #8
 80011b8:	4013      	ands	r3, r2
 80011ba:	d036      	beq.n	800122a <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	695b      	ldr	r3, [r3, #20]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d019      	beq.n	80011f8 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011c4:	4bab      	ldr	r3, [pc, #684]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80011c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80011c8:	4baa      	ldr	r3, [pc, #680]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80011ca:	2101      	movs	r1, #1
 80011cc:	430a      	orrs	r2, r1
 80011ce:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011d0:	f7ff fbac 	bl	800092c <HAL_GetTick>
 80011d4:	0003      	movs	r3, r0
 80011d6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80011d8:	e008      	b.n	80011ec <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011da:	f7ff fba7 	bl	800092c <HAL_GetTick>
 80011de:	0002      	movs	r2, r0
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d901      	bls.n	80011ec <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80011e8:	2303      	movs	r3, #3
 80011ea:	e1c8      	b.n	800157e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80011ec:	4ba1      	ldr	r3, [pc, #644]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80011ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80011f0:	2202      	movs	r2, #2
 80011f2:	4013      	ands	r3, r2
 80011f4:	d0f1      	beq.n	80011da <HAL_RCC_OscConfig+0x3ee>
 80011f6:	e018      	b.n	800122a <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011f8:	4b9e      	ldr	r3, [pc, #632]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80011fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80011fc:	4b9d      	ldr	r3, [pc, #628]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80011fe:	2101      	movs	r1, #1
 8001200:	438a      	bics	r2, r1
 8001202:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001204:	f7ff fb92 	bl	800092c <HAL_GetTick>
 8001208:	0003      	movs	r3, r0
 800120a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800120c:	e008      	b.n	8001220 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800120e:	f7ff fb8d 	bl	800092c <HAL_GetTick>
 8001212:	0002      	movs	r2, r0
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d901      	bls.n	8001220 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 800121c:	2303      	movs	r3, #3
 800121e:	e1ae      	b.n	800157e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001220:	4b94      	ldr	r3, [pc, #592]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 8001222:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001224:	2202      	movs	r2, #2
 8001226:	4013      	ands	r3, r2
 8001228:	d1f1      	bne.n	800120e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2204      	movs	r2, #4
 8001230:	4013      	ands	r3, r2
 8001232:	d100      	bne.n	8001236 <HAL_RCC_OscConfig+0x44a>
 8001234:	e0ae      	b.n	8001394 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001236:	2023      	movs	r0, #35	; 0x23
 8001238:	183b      	adds	r3, r7, r0
 800123a:	2200      	movs	r2, #0
 800123c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800123e:	4b8d      	ldr	r3, [pc, #564]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 8001240:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001242:	2380      	movs	r3, #128	; 0x80
 8001244:	055b      	lsls	r3, r3, #21
 8001246:	4013      	ands	r3, r2
 8001248:	d109      	bne.n	800125e <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800124a:	4b8a      	ldr	r3, [pc, #552]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 800124c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800124e:	4b89      	ldr	r3, [pc, #548]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 8001250:	2180      	movs	r1, #128	; 0x80
 8001252:	0549      	lsls	r1, r1, #21
 8001254:	430a      	orrs	r2, r1
 8001256:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001258:	183b      	adds	r3, r7, r0
 800125a:	2201      	movs	r2, #1
 800125c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800125e:	4b88      	ldr	r3, [pc, #544]	; (8001480 <HAL_RCC_OscConfig+0x694>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	2380      	movs	r3, #128	; 0x80
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	4013      	ands	r3, r2
 8001268:	d11a      	bne.n	80012a0 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800126a:	4b85      	ldr	r3, [pc, #532]	; (8001480 <HAL_RCC_OscConfig+0x694>)
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	4b84      	ldr	r3, [pc, #528]	; (8001480 <HAL_RCC_OscConfig+0x694>)
 8001270:	2180      	movs	r1, #128	; 0x80
 8001272:	0049      	lsls	r1, r1, #1
 8001274:	430a      	orrs	r2, r1
 8001276:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001278:	f7ff fb58 	bl	800092c <HAL_GetTick>
 800127c:	0003      	movs	r3, r0
 800127e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001280:	e008      	b.n	8001294 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001282:	f7ff fb53 	bl	800092c <HAL_GetTick>
 8001286:	0002      	movs	r2, r0
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	2b64      	cmp	r3, #100	; 0x64
 800128e:	d901      	bls.n	8001294 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8001290:	2303      	movs	r3, #3
 8001292:	e174      	b.n	800157e <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001294:	4b7a      	ldr	r3, [pc, #488]	; (8001480 <HAL_RCC_OscConfig+0x694>)
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	2380      	movs	r3, #128	; 0x80
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	4013      	ands	r3, r2
 800129e:	d0f0      	beq.n	8001282 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689a      	ldr	r2, [r3, #8]
 80012a4:	2380      	movs	r3, #128	; 0x80
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d107      	bne.n	80012bc <HAL_RCC_OscConfig+0x4d0>
 80012ac:	4b71      	ldr	r3, [pc, #452]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80012ae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012b0:	4b70      	ldr	r3, [pc, #448]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80012b2:	2180      	movs	r1, #128	; 0x80
 80012b4:	0049      	lsls	r1, r1, #1
 80012b6:	430a      	orrs	r2, r1
 80012b8:	651a      	str	r2, [r3, #80]	; 0x50
 80012ba:	e031      	b.n	8001320 <HAL_RCC_OscConfig+0x534>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d10c      	bne.n	80012de <HAL_RCC_OscConfig+0x4f2>
 80012c4:	4b6b      	ldr	r3, [pc, #428]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80012c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012c8:	4b6a      	ldr	r3, [pc, #424]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80012ca:	496c      	ldr	r1, [pc, #432]	; (800147c <HAL_RCC_OscConfig+0x690>)
 80012cc:	400a      	ands	r2, r1
 80012ce:	651a      	str	r2, [r3, #80]	; 0x50
 80012d0:	4b68      	ldr	r3, [pc, #416]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80012d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012d4:	4b67      	ldr	r3, [pc, #412]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80012d6:	496b      	ldr	r1, [pc, #428]	; (8001484 <HAL_RCC_OscConfig+0x698>)
 80012d8:	400a      	ands	r2, r1
 80012da:	651a      	str	r2, [r3, #80]	; 0x50
 80012dc:	e020      	b.n	8001320 <HAL_RCC_OscConfig+0x534>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	689a      	ldr	r2, [r3, #8]
 80012e2:	23a0      	movs	r3, #160	; 0xa0
 80012e4:	00db      	lsls	r3, r3, #3
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d10e      	bne.n	8001308 <HAL_RCC_OscConfig+0x51c>
 80012ea:	4b62      	ldr	r3, [pc, #392]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80012ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012ee:	4b61      	ldr	r3, [pc, #388]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80012f0:	2180      	movs	r1, #128	; 0x80
 80012f2:	00c9      	lsls	r1, r1, #3
 80012f4:	430a      	orrs	r2, r1
 80012f6:	651a      	str	r2, [r3, #80]	; 0x50
 80012f8:	4b5e      	ldr	r3, [pc, #376]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80012fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012fc:	4b5d      	ldr	r3, [pc, #372]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80012fe:	2180      	movs	r1, #128	; 0x80
 8001300:	0049      	lsls	r1, r1, #1
 8001302:	430a      	orrs	r2, r1
 8001304:	651a      	str	r2, [r3, #80]	; 0x50
 8001306:	e00b      	b.n	8001320 <HAL_RCC_OscConfig+0x534>
 8001308:	4b5a      	ldr	r3, [pc, #360]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 800130a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800130c:	4b59      	ldr	r3, [pc, #356]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 800130e:	495b      	ldr	r1, [pc, #364]	; (800147c <HAL_RCC_OscConfig+0x690>)
 8001310:	400a      	ands	r2, r1
 8001312:	651a      	str	r2, [r3, #80]	; 0x50
 8001314:	4b57      	ldr	r3, [pc, #348]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 8001316:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001318:	4b56      	ldr	r3, [pc, #344]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 800131a:	495a      	ldr	r1, [pc, #360]	; (8001484 <HAL_RCC_OscConfig+0x698>)
 800131c:	400a      	ands	r2, r1
 800131e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d015      	beq.n	8001354 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001328:	f7ff fb00 	bl	800092c <HAL_GetTick>
 800132c:	0003      	movs	r3, r0
 800132e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001330:	e009      	b.n	8001346 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001332:	f7ff fafb 	bl	800092c <HAL_GetTick>
 8001336:	0002      	movs	r2, r0
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	1ad3      	subs	r3, r2, r3
 800133c:	4a52      	ldr	r2, [pc, #328]	; (8001488 <HAL_RCC_OscConfig+0x69c>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d901      	bls.n	8001346 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8001342:	2303      	movs	r3, #3
 8001344:	e11b      	b.n	800157e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001346:	4b4b      	ldr	r3, [pc, #300]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 8001348:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800134a:	2380      	movs	r3, #128	; 0x80
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	4013      	ands	r3, r2
 8001350:	d0ef      	beq.n	8001332 <HAL_RCC_OscConfig+0x546>
 8001352:	e014      	b.n	800137e <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001354:	f7ff faea 	bl	800092c <HAL_GetTick>
 8001358:	0003      	movs	r3, r0
 800135a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800135c:	e009      	b.n	8001372 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800135e:	f7ff fae5 	bl	800092c <HAL_GetTick>
 8001362:	0002      	movs	r2, r0
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	4a47      	ldr	r2, [pc, #284]	; (8001488 <HAL_RCC_OscConfig+0x69c>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e105      	b.n	800157e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001372:	4b40      	ldr	r3, [pc, #256]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 8001374:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001376:	2380      	movs	r3, #128	; 0x80
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4013      	ands	r3, r2
 800137c:	d1ef      	bne.n	800135e <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800137e:	2323      	movs	r3, #35	; 0x23
 8001380:	18fb      	adds	r3, r7, r3
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d105      	bne.n	8001394 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001388:	4b3a      	ldr	r3, [pc, #232]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 800138a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800138c:	4b39      	ldr	r3, [pc, #228]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 800138e:	493f      	ldr	r1, [pc, #252]	; (800148c <HAL_RCC_OscConfig+0x6a0>)
 8001390:	400a      	ands	r2, r1
 8001392:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2220      	movs	r2, #32
 800139a:	4013      	ands	r3, r2
 800139c:	d049      	beq.n	8001432 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	699b      	ldr	r3, [r3, #24]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d026      	beq.n	80013f4 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80013a6:	4b33      	ldr	r3, [pc, #204]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80013a8:	689a      	ldr	r2, [r3, #8]
 80013aa:	4b32      	ldr	r3, [pc, #200]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80013ac:	2101      	movs	r1, #1
 80013ae:	430a      	orrs	r2, r1
 80013b0:	609a      	str	r2, [r3, #8]
 80013b2:	4b30      	ldr	r3, [pc, #192]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80013b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013b6:	4b2f      	ldr	r3, [pc, #188]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80013b8:	2101      	movs	r1, #1
 80013ba:	430a      	orrs	r2, r1
 80013bc:	635a      	str	r2, [r3, #52]	; 0x34
 80013be:	4b34      	ldr	r3, [pc, #208]	; (8001490 <HAL_RCC_OscConfig+0x6a4>)
 80013c0:	6a1a      	ldr	r2, [r3, #32]
 80013c2:	4b33      	ldr	r3, [pc, #204]	; (8001490 <HAL_RCC_OscConfig+0x6a4>)
 80013c4:	2180      	movs	r1, #128	; 0x80
 80013c6:	0189      	lsls	r1, r1, #6
 80013c8:	430a      	orrs	r2, r1
 80013ca:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013cc:	f7ff faae 	bl	800092c <HAL_GetTick>
 80013d0:	0003      	movs	r3, r0
 80013d2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80013d4:	e008      	b.n	80013e8 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80013d6:	f7ff faa9 	bl	800092c <HAL_GetTick>
 80013da:	0002      	movs	r2, r0
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	d901      	bls.n	80013e8 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80013e4:	2303      	movs	r3, #3
 80013e6:	e0ca      	b.n	800157e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80013e8:	4b22      	ldr	r3, [pc, #136]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	2202      	movs	r2, #2
 80013ee:	4013      	ands	r3, r2
 80013f0:	d0f1      	beq.n	80013d6 <HAL_RCC_OscConfig+0x5ea>
 80013f2:	e01e      	b.n	8001432 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80013f4:	4b1f      	ldr	r3, [pc, #124]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80013f6:	689a      	ldr	r2, [r3, #8]
 80013f8:	4b1e      	ldr	r3, [pc, #120]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 80013fa:	2101      	movs	r1, #1
 80013fc:	438a      	bics	r2, r1
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	4b23      	ldr	r3, [pc, #140]	; (8001490 <HAL_RCC_OscConfig+0x6a4>)
 8001402:	6a1a      	ldr	r2, [r3, #32]
 8001404:	4b22      	ldr	r3, [pc, #136]	; (8001490 <HAL_RCC_OscConfig+0x6a4>)
 8001406:	4923      	ldr	r1, [pc, #140]	; (8001494 <HAL_RCC_OscConfig+0x6a8>)
 8001408:	400a      	ands	r2, r1
 800140a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800140c:	f7ff fa8e 	bl	800092c <HAL_GetTick>
 8001410:	0003      	movs	r3, r0
 8001412:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001414:	e008      	b.n	8001428 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001416:	f7ff fa89 	bl	800092c <HAL_GetTick>
 800141a:	0002      	movs	r2, r0
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	2b02      	cmp	r3, #2
 8001422:	d901      	bls.n	8001428 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001424:	2303      	movs	r3, #3
 8001426:	e0aa      	b.n	800157e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001428:	4b12      	ldr	r3, [pc, #72]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	2202      	movs	r2, #2
 800142e:	4013      	ands	r3, r2
 8001430:	d1f1      	bne.n	8001416 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001436:	2b00      	cmp	r3, #0
 8001438:	d100      	bne.n	800143c <HAL_RCC_OscConfig+0x650>
 800143a:	e09f      	b.n	800157c <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	2b0c      	cmp	r3, #12
 8001440:	d100      	bne.n	8001444 <HAL_RCC_OscConfig+0x658>
 8001442:	e078      	b.n	8001536 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001448:	2b02      	cmp	r3, #2
 800144a:	d159      	bne.n	8001500 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800144c:	4b09      	ldr	r3, [pc, #36]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	4b08      	ldr	r3, [pc, #32]	; (8001474 <HAL_RCC_OscConfig+0x688>)
 8001452:	4911      	ldr	r1, [pc, #68]	; (8001498 <HAL_RCC_OscConfig+0x6ac>)
 8001454:	400a      	ands	r2, r1
 8001456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001458:	f7ff fa68 	bl	800092c <HAL_GetTick>
 800145c:	0003      	movs	r3, r0
 800145e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001460:	e01c      	b.n	800149c <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001462:	f7ff fa63 	bl	800092c <HAL_GetTick>
 8001466:	0002      	movs	r2, r0
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	2b02      	cmp	r3, #2
 800146e:	d915      	bls.n	800149c <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8001470:	2303      	movs	r3, #3
 8001472:	e084      	b.n	800157e <HAL_RCC_OscConfig+0x792>
 8001474:	40021000 	.word	0x40021000
 8001478:	ffff1fff 	.word	0xffff1fff
 800147c:	fffffeff 	.word	0xfffffeff
 8001480:	40007000 	.word	0x40007000
 8001484:	fffffbff 	.word	0xfffffbff
 8001488:	00001388 	.word	0x00001388
 800148c:	efffffff 	.word	0xefffffff
 8001490:	40010000 	.word	0x40010000
 8001494:	ffffdfff 	.word	0xffffdfff
 8001498:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800149c:	4b3a      	ldr	r3, [pc, #232]	; (8001588 <HAL_RCC_OscConfig+0x79c>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	2380      	movs	r3, #128	; 0x80
 80014a2:	049b      	lsls	r3, r3, #18
 80014a4:	4013      	ands	r3, r2
 80014a6:	d1dc      	bne.n	8001462 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014a8:	4b37      	ldr	r3, [pc, #220]	; (8001588 <HAL_RCC_OscConfig+0x79c>)
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	4a37      	ldr	r2, [pc, #220]	; (800158c <HAL_RCC_OscConfig+0x7a0>)
 80014ae:	4013      	ands	r3, r2
 80014b0:	0019      	movs	r1, r3
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	431a      	orrs	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014c0:	431a      	orrs	r2, r3
 80014c2:	4b31      	ldr	r3, [pc, #196]	; (8001588 <HAL_RCC_OscConfig+0x79c>)
 80014c4:	430a      	orrs	r2, r1
 80014c6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014c8:	4b2f      	ldr	r3, [pc, #188]	; (8001588 <HAL_RCC_OscConfig+0x79c>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	4b2e      	ldr	r3, [pc, #184]	; (8001588 <HAL_RCC_OscConfig+0x79c>)
 80014ce:	2180      	movs	r1, #128	; 0x80
 80014d0:	0449      	lsls	r1, r1, #17
 80014d2:	430a      	orrs	r2, r1
 80014d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d6:	f7ff fa29 	bl	800092c <HAL_GetTick>
 80014da:	0003      	movs	r3, r0
 80014dc:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80014de:	e008      	b.n	80014f2 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014e0:	f7ff fa24 	bl	800092c <HAL_GetTick>
 80014e4:	0002      	movs	r2, r0
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d901      	bls.n	80014f2 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e045      	b.n	800157e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80014f2:	4b25      	ldr	r3, [pc, #148]	; (8001588 <HAL_RCC_OscConfig+0x79c>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	2380      	movs	r3, #128	; 0x80
 80014f8:	049b      	lsls	r3, r3, #18
 80014fa:	4013      	ands	r3, r2
 80014fc:	d0f0      	beq.n	80014e0 <HAL_RCC_OscConfig+0x6f4>
 80014fe:	e03d      	b.n	800157c <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001500:	4b21      	ldr	r3, [pc, #132]	; (8001588 <HAL_RCC_OscConfig+0x79c>)
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	4b20      	ldr	r3, [pc, #128]	; (8001588 <HAL_RCC_OscConfig+0x79c>)
 8001506:	4922      	ldr	r1, [pc, #136]	; (8001590 <HAL_RCC_OscConfig+0x7a4>)
 8001508:	400a      	ands	r2, r1
 800150a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800150c:	f7ff fa0e 	bl	800092c <HAL_GetTick>
 8001510:	0003      	movs	r3, r0
 8001512:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001514:	e008      	b.n	8001528 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001516:	f7ff fa09 	bl	800092c <HAL_GetTick>
 800151a:	0002      	movs	r2, r0
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	2b02      	cmp	r3, #2
 8001522:	d901      	bls.n	8001528 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8001524:	2303      	movs	r3, #3
 8001526:	e02a      	b.n	800157e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001528:	4b17      	ldr	r3, [pc, #92]	; (8001588 <HAL_RCC_OscConfig+0x79c>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	2380      	movs	r3, #128	; 0x80
 800152e:	049b      	lsls	r3, r3, #18
 8001530:	4013      	ands	r3, r2
 8001532:	d1f0      	bne.n	8001516 <HAL_RCC_OscConfig+0x72a>
 8001534:	e022      	b.n	800157c <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800153a:	2b01      	cmp	r3, #1
 800153c:	d101      	bne.n	8001542 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e01d      	b.n	800157e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001542:	4b11      	ldr	r3, [pc, #68]	; (8001588 <HAL_RCC_OscConfig+0x79c>)
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001548:	69ba      	ldr	r2, [r7, #24]
 800154a:	2380      	movs	r3, #128	; 0x80
 800154c:	025b      	lsls	r3, r3, #9
 800154e:	401a      	ands	r2, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001554:	429a      	cmp	r2, r3
 8001556:	d10f      	bne.n	8001578 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001558:	69ba      	ldr	r2, [r7, #24]
 800155a:	23f0      	movs	r3, #240	; 0xf0
 800155c:	039b      	lsls	r3, r3, #14
 800155e:	401a      	ands	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001564:	429a      	cmp	r2, r3
 8001566:	d107      	bne.n	8001578 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001568:	69ba      	ldr	r2, [r7, #24]
 800156a:	23c0      	movs	r3, #192	; 0xc0
 800156c:	041b      	lsls	r3, r3, #16
 800156e:	401a      	ands	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001574:	429a      	cmp	r2, r3
 8001576:	d001      	beq.n	800157c <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8001578:	2301      	movs	r3, #1
 800157a:	e000      	b.n	800157e <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 800157c:	2300      	movs	r3, #0
}
 800157e:	0018      	movs	r0, r3
 8001580:	46bd      	mov	sp, r7
 8001582:	b00a      	add	sp, #40	; 0x28
 8001584:	bdb0      	pop	{r4, r5, r7, pc}
 8001586:	46c0      	nop			; (mov r8, r8)
 8001588:	40021000 	.word	0x40021000
 800158c:	ff02ffff 	.word	0xff02ffff
 8001590:	feffffff 	.word	0xfeffffff

08001594 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001594:	b5b0      	push	{r4, r5, r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d101      	bne.n	80015a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015a4:	2301      	movs	r3, #1
 80015a6:	e128      	b.n	80017fa <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015a8:	4b96      	ldr	r3, [pc, #600]	; (8001804 <HAL_RCC_ClockConfig+0x270>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2201      	movs	r2, #1
 80015ae:	4013      	ands	r3, r2
 80015b0:	683a      	ldr	r2, [r7, #0]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d91e      	bls.n	80015f4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015b6:	4b93      	ldr	r3, [pc, #588]	; (8001804 <HAL_RCC_ClockConfig+0x270>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	2201      	movs	r2, #1
 80015bc:	4393      	bics	r3, r2
 80015be:	0019      	movs	r1, r3
 80015c0:	4b90      	ldr	r3, [pc, #576]	; (8001804 <HAL_RCC_ClockConfig+0x270>)
 80015c2:	683a      	ldr	r2, [r7, #0]
 80015c4:	430a      	orrs	r2, r1
 80015c6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80015c8:	f7ff f9b0 	bl	800092c <HAL_GetTick>
 80015cc:	0003      	movs	r3, r0
 80015ce:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015d0:	e009      	b.n	80015e6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015d2:	f7ff f9ab 	bl	800092c <HAL_GetTick>
 80015d6:	0002      	movs	r2, r0
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	4a8a      	ldr	r2, [pc, #552]	; (8001808 <HAL_RCC_ClockConfig+0x274>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d901      	bls.n	80015e6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80015e2:	2303      	movs	r3, #3
 80015e4:	e109      	b.n	80017fa <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015e6:	4b87      	ldr	r3, [pc, #540]	; (8001804 <HAL_RCC_ClockConfig+0x270>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	2201      	movs	r2, #1
 80015ec:	4013      	ands	r3, r2
 80015ee:	683a      	ldr	r2, [r7, #0]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d1ee      	bne.n	80015d2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2202      	movs	r2, #2
 80015fa:	4013      	ands	r3, r2
 80015fc:	d009      	beq.n	8001612 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015fe:	4b83      	ldr	r3, [pc, #524]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 8001600:	68db      	ldr	r3, [r3, #12]
 8001602:	22f0      	movs	r2, #240	; 0xf0
 8001604:	4393      	bics	r3, r2
 8001606:	0019      	movs	r1, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	689a      	ldr	r2, [r3, #8]
 800160c:	4b7f      	ldr	r3, [pc, #508]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 800160e:	430a      	orrs	r2, r1
 8001610:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2201      	movs	r2, #1
 8001618:	4013      	ands	r3, r2
 800161a:	d100      	bne.n	800161e <HAL_RCC_ClockConfig+0x8a>
 800161c:	e089      	b.n	8001732 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	2b02      	cmp	r3, #2
 8001624:	d107      	bne.n	8001636 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001626:	4b79      	ldr	r3, [pc, #484]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	2380      	movs	r3, #128	; 0x80
 800162c:	029b      	lsls	r3, r3, #10
 800162e:	4013      	ands	r3, r2
 8001630:	d120      	bne.n	8001674 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e0e1      	b.n	80017fa <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	2b03      	cmp	r3, #3
 800163c:	d107      	bne.n	800164e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800163e:	4b73      	ldr	r3, [pc, #460]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	2380      	movs	r3, #128	; 0x80
 8001644:	049b      	lsls	r3, r3, #18
 8001646:	4013      	ands	r3, r2
 8001648:	d114      	bne.n	8001674 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e0d5      	b.n	80017fa <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	2b01      	cmp	r3, #1
 8001654:	d106      	bne.n	8001664 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001656:	4b6d      	ldr	r3, [pc, #436]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2204      	movs	r2, #4
 800165c:	4013      	ands	r3, r2
 800165e:	d109      	bne.n	8001674 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001660:	2301      	movs	r3, #1
 8001662:	e0ca      	b.n	80017fa <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001664:	4b69      	ldr	r3, [pc, #420]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	2380      	movs	r3, #128	; 0x80
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	4013      	ands	r3, r2
 800166e:	d101      	bne.n	8001674 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e0c2      	b.n	80017fa <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001674:	4b65      	ldr	r3, [pc, #404]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	2203      	movs	r2, #3
 800167a:	4393      	bics	r3, r2
 800167c:	0019      	movs	r1, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685a      	ldr	r2, [r3, #4]
 8001682:	4b62      	ldr	r3, [pc, #392]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 8001684:	430a      	orrs	r2, r1
 8001686:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001688:	f7ff f950 	bl	800092c <HAL_GetTick>
 800168c:	0003      	movs	r3, r0
 800168e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2b02      	cmp	r3, #2
 8001696:	d111      	bne.n	80016bc <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001698:	e009      	b.n	80016ae <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800169a:	f7ff f947 	bl	800092c <HAL_GetTick>
 800169e:	0002      	movs	r2, r0
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	4a58      	ldr	r2, [pc, #352]	; (8001808 <HAL_RCC_ClockConfig+0x274>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d901      	bls.n	80016ae <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e0a5      	b.n	80017fa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80016ae:	4b57      	ldr	r3, [pc, #348]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 80016b0:	68db      	ldr	r3, [r3, #12]
 80016b2:	220c      	movs	r2, #12
 80016b4:	4013      	ands	r3, r2
 80016b6:	2b08      	cmp	r3, #8
 80016b8:	d1ef      	bne.n	800169a <HAL_RCC_ClockConfig+0x106>
 80016ba:	e03a      	b.n	8001732 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	2b03      	cmp	r3, #3
 80016c2:	d111      	bne.n	80016e8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016c4:	e009      	b.n	80016da <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016c6:	f7ff f931 	bl	800092c <HAL_GetTick>
 80016ca:	0002      	movs	r2, r0
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	4a4d      	ldr	r2, [pc, #308]	; (8001808 <HAL_RCC_ClockConfig+0x274>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d901      	bls.n	80016da <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e08f      	b.n	80017fa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016da:	4b4c      	ldr	r3, [pc, #304]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	220c      	movs	r2, #12
 80016e0:	4013      	ands	r3, r2
 80016e2:	2b0c      	cmp	r3, #12
 80016e4:	d1ef      	bne.n	80016c6 <HAL_RCC_ClockConfig+0x132>
 80016e6:	e024      	b.n	8001732 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	2b01      	cmp	r3, #1
 80016ee:	d11b      	bne.n	8001728 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80016f0:	e009      	b.n	8001706 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016f2:	f7ff f91b 	bl	800092c <HAL_GetTick>
 80016f6:	0002      	movs	r2, r0
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	4a42      	ldr	r2, [pc, #264]	; (8001808 <HAL_RCC_ClockConfig+0x274>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d901      	bls.n	8001706 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001702:	2303      	movs	r3, #3
 8001704:	e079      	b.n	80017fa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001706:	4b41      	ldr	r3, [pc, #260]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	220c      	movs	r2, #12
 800170c:	4013      	ands	r3, r2
 800170e:	2b04      	cmp	r3, #4
 8001710:	d1ef      	bne.n	80016f2 <HAL_RCC_ClockConfig+0x15e>
 8001712:	e00e      	b.n	8001732 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001714:	f7ff f90a 	bl	800092c <HAL_GetTick>
 8001718:	0002      	movs	r2, r0
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	4a3a      	ldr	r2, [pc, #232]	; (8001808 <HAL_RCC_ClockConfig+0x274>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d901      	bls.n	8001728 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001724:	2303      	movs	r3, #3
 8001726:	e068      	b.n	80017fa <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001728:	4b38      	ldr	r3, [pc, #224]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	220c      	movs	r2, #12
 800172e:	4013      	ands	r3, r2
 8001730:	d1f0      	bne.n	8001714 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001732:	4b34      	ldr	r3, [pc, #208]	; (8001804 <HAL_RCC_ClockConfig+0x270>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	2201      	movs	r2, #1
 8001738:	4013      	ands	r3, r2
 800173a:	683a      	ldr	r2, [r7, #0]
 800173c:	429a      	cmp	r2, r3
 800173e:	d21e      	bcs.n	800177e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001740:	4b30      	ldr	r3, [pc, #192]	; (8001804 <HAL_RCC_ClockConfig+0x270>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2201      	movs	r2, #1
 8001746:	4393      	bics	r3, r2
 8001748:	0019      	movs	r1, r3
 800174a:	4b2e      	ldr	r3, [pc, #184]	; (8001804 <HAL_RCC_ClockConfig+0x270>)
 800174c:	683a      	ldr	r2, [r7, #0]
 800174e:	430a      	orrs	r2, r1
 8001750:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001752:	f7ff f8eb 	bl	800092c <HAL_GetTick>
 8001756:	0003      	movs	r3, r0
 8001758:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800175a:	e009      	b.n	8001770 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800175c:	f7ff f8e6 	bl	800092c <HAL_GetTick>
 8001760:	0002      	movs	r2, r0
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	4a28      	ldr	r2, [pc, #160]	; (8001808 <HAL_RCC_ClockConfig+0x274>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d901      	bls.n	8001770 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800176c:	2303      	movs	r3, #3
 800176e:	e044      	b.n	80017fa <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001770:	4b24      	ldr	r3, [pc, #144]	; (8001804 <HAL_RCC_ClockConfig+0x270>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2201      	movs	r2, #1
 8001776:	4013      	ands	r3, r2
 8001778:	683a      	ldr	r2, [r7, #0]
 800177a:	429a      	cmp	r2, r3
 800177c:	d1ee      	bne.n	800175c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2204      	movs	r2, #4
 8001784:	4013      	ands	r3, r2
 8001786:	d009      	beq.n	800179c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001788:	4b20      	ldr	r3, [pc, #128]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	4a20      	ldr	r2, [pc, #128]	; (8001810 <HAL_RCC_ClockConfig+0x27c>)
 800178e:	4013      	ands	r3, r2
 8001790:	0019      	movs	r1, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	68da      	ldr	r2, [r3, #12]
 8001796:	4b1d      	ldr	r3, [pc, #116]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 8001798:	430a      	orrs	r2, r1
 800179a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2208      	movs	r2, #8
 80017a2:	4013      	ands	r3, r2
 80017a4:	d00a      	beq.n	80017bc <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017a6:	4b19      	ldr	r3, [pc, #100]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	4a1a      	ldr	r2, [pc, #104]	; (8001814 <HAL_RCC_ClockConfig+0x280>)
 80017ac:	4013      	ands	r3, r2
 80017ae:	0019      	movs	r1, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	691b      	ldr	r3, [r3, #16]
 80017b4:	00da      	lsls	r2, r3, #3
 80017b6:	4b15      	ldr	r3, [pc, #84]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 80017b8:	430a      	orrs	r2, r1
 80017ba:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017bc:	f000 f832 	bl	8001824 <HAL_RCC_GetSysClockFreq>
 80017c0:	0001      	movs	r1, r0
 80017c2:	4b12      	ldr	r3, [pc, #72]	; (800180c <HAL_RCC_ClockConfig+0x278>)
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	091b      	lsrs	r3, r3, #4
 80017c8:	220f      	movs	r2, #15
 80017ca:	4013      	ands	r3, r2
 80017cc:	4a12      	ldr	r2, [pc, #72]	; (8001818 <HAL_RCC_ClockConfig+0x284>)
 80017ce:	5cd3      	ldrb	r3, [r2, r3]
 80017d0:	000a      	movs	r2, r1
 80017d2:	40da      	lsrs	r2, r3
 80017d4:	4b11      	ldr	r3, [pc, #68]	; (800181c <HAL_RCC_ClockConfig+0x288>)
 80017d6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80017d8:	4b11      	ldr	r3, [pc, #68]	; (8001820 <HAL_RCC_ClockConfig+0x28c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	250b      	movs	r5, #11
 80017de:	197c      	adds	r4, r7, r5
 80017e0:	0018      	movs	r0, r3
 80017e2:	f7ff f85d 	bl	80008a0 <HAL_InitTick>
 80017e6:	0003      	movs	r3, r0
 80017e8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80017ea:	197b      	adds	r3, r7, r5
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d002      	beq.n	80017f8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80017f2:	197b      	adds	r3, r7, r5
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	e000      	b.n	80017fa <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	0018      	movs	r0, r3
 80017fc:	46bd      	mov	sp, r7
 80017fe:	b004      	add	sp, #16
 8001800:	bdb0      	pop	{r4, r5, r7, pc}
 8001802:	46c0      	nop			; (mov r8, r8)
 8001804:	40022000 	.word	0x40022000
 8001808:	00001388 	.word	0x00001388
 800180c:	40021000 	.word	0x40021000
 8001810:	fffff8ff 	.word	0xfffff8ff
 8001814:	ffffc7ff 	.word	0xffffc7ff
 8001818:	08002444 	.word	0x08002444
 800181c:	20000000 	.word	0x20000000
 8001820:	20000004 	.word	0x20000004

08001824 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001824:	b5b0      	push	{r4, r5, r7, lr}
 8001826:	b08e      	sub	sp, #56	; 0x38
 8001828:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800182a:	4b4c      	ldr	r3, [pc, #304]	; (800195c <HAL_RCC_GetSysClockFreq+0x138>)
 800182c:	68db      	ldr	r3, [r3, #12]
 800182e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001830:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001832:	230c      	movs	r3, #12
 8001834:	4013      	ands	r3, r2
 8001836:	2b0c      	cmp	r3, #12
 8001838:	d014      	beq.n	8001864 <HAL_RCC_GetSysClockFreq+0x40>
 800183a:	d900      	bls.n	800183e <HAL_RCC_GetSysClockFreq+0x1a>
 800183c:	e07b      	b.n	8001936 <HAL_RCC_GetSysClockFreq+0x112>
 800183e:	2b04      	cmp	r3, #4
 8001840:	d002      	beq.n	8001848 <HAL_RCC_GetSysClockFreq+0x24>
 8001842:	2b08      	cmp	r3, #8
 8001844:	d00b      	beq.n	800185e <HAL_RCC_GetSysClockFreq+0x3a>
 8001846:	e076      	b.n	8001936 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001848:	4b44      	ldr	r3, [pc, #272]	; (800195c <HAL_RCC_GetSysClockFreq+0x138>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2210      	movs	r2, #16
 800184e:	4013      	ands	r3, r2
 8001850:	d002      	beq.n	8001858 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001852:	4b43      	ldr	r3, [pc, #268]	; (8001960 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001854:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001856:	e07c      	b.n	8001952 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001858:	4b42      	ldr	r3, [pc, #264]	; (8001964 <HAL_RCC_GetSysClockFreq+0x140>)
 800185a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800185c:	e079      	b.n	8001952 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800185e:	4b42      	ldr	r3, [pc, #264]	; (8001968 <HAL_RCC_GetSysClockFreq+0x144>)
 8001860:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001862:	e076      	b.n	8001952 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001866:	0c9a      	lsrs	r2, r3, #18
 8001868:	230f      	movs	r3, #15
 800186a:	401a      	ands	r2, r3
 800186c:	4b3f      	ldr	r3, [pc, #252]	; (800196c <HAL_RCC_GetSysClockFreq+0x148>)
 800186e:	5c9b      	ldrb	r3, [r3, r2]
 8001870:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001874:	0d9a      	lsrs	r2, r3, #22
 8001876:	2303      	movs	r3, #3
 8001878:	4013      	ands	r3, r2
 800187a:	3301      	adds	r3, #1
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800187e:	4b37      	ldr	r3, [pc, #220]	; (800195c <HAL_RCC_GetSysClockFreq+0x138>)
 8001880:	68da      	ldr	r2, [r3, #12]
 8001882:	2380      	movs	r3, #128	; 0x80
 8001884:	025b      	lsls	r3, r3, #9
 8001886:	4013      	ands	r3, r2
 8001888:	d01a      	beq.n	80018c0 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800188a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800188c:	61bb      	str	r3, [r7, #24]
 800188e:	2300      	movs	r3, #0
 8001890:	61fb      	str	r3, [r7, #28]
 8001892:	4a35      	ldr	r2, [pc, #212]	; (8001968 <HAL_RCC_GetSysClockFreq+0x144>)
 8001894:	2300      	movs	r3, #0
 8001896:	69b8      	ldr	r0, [r7, #24]
 8001898:	69f9      	ldr	r1, [r7, #28]
 800189a:	f7fe fce1 	bl	8000260 <__aeabi_lmul>
 800189e:	0002      	movs	r2, r0
 80018a0:	000b      	movs	r3, r1
 80018a2:	0010      	movs	r0, r2
 80018a4:	0019      	movs	r1, r3
 80018a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a8:	613b      	str	r3, [r7, #16]
 80018aa:	2300      	movs	r3, #0
 80018ac:	617b      	str	r3, [r7, #20]
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	f7fe fcb5 	bl	8000220 <__aeabi_uldivmod>
 80018b6:	0002      	movs	r2, r0
 80018b8:	000b      	movs	r3, r1
 80018ba:	0013      	movs	r3, r2
 80018bc:	637b      	str	r3, [r7, #52]	; 0x34
 80018be:	e037      	b.n	8001930 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80018c0:	4b26      	ldr	r3, [pc, #152]	; (800195c <HAL_RCC_GetSysClockFreq+0x138>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2210      	movs	r2, #16
 80018c6:	4013      	ands	r3, r2
 80018c8:	d01a      	beq.n	8001900 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80018ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	2300      	movs	r3, #0
 80018d0:	60fb      	str	r3, [r7, #12]
 80018d2:	4a23      	ldr	r2, [pc, #140]	; (8001960 <HAL_RCC_GetSysClockFreq+0x13c>)
 80018d4:	2300      	movs	r3, #0
 80018d6:	68b8      	ldr	r0, [r7, #8]
 80018d8:	68f9      	ldr	r1, [r7, #12]
 80018da:	f7fe fcc1 	bl	8000260 <__aeabi_lmul>
 80018de:	0002      	movs	r2, r0
 80018e0:	000b      	movs	r3, r1
 80018e2:	0010      	movs	r0, r2
 80018e4:	0019      	movs	r1, r3
 80018e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e8:	603b      	str	r3, [r7, #0]
 80018ea:	2300      	movs	r3, #0
 80018ec:	607b      	str	r3, [r7, #4]
 80018ee:	683a      	ldr	r2, [r7, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f7fe fc95 	bl	8000220 <__aeabi_uldivmod>
 80018f6:	0002      	movs	r2, r0
 80018f8:	000b      	movs	r3, r1
 80018fa:	0013      	movs	r3, r2
 80018fc:	637b      	str	r3, [r7, #52]	; 0x34
 80018fe:	e017      	b.n	8001930 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001902:	0018      	movs	r0, r3
 8001904:	2300      	movs	r3, #0
 8001906:	0019      	movs	r1, r3
 8001908:	4a16      	ldr	r2, [pc, #88]	; (8001964 <HAL_RCC_GetSysClockFreq+0x140>)
 800190a:	2300      	movs	r3, #0
 800190c:	f7fe fca8 	bl	8000260 <__aeabi_lmul>
 8001910:	0002      	movs	r2, r0
 8001912:	000b      	movs	r3, r1
 8001914:	0010      	movs	r0, r2
 8001916:	0019      	movs	r1, r3
 8001918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191a:	001c      	movs	r4, r3
 800191c:	2300      	movs	r3, #0
 800191e:	001d      	movs	r5, r3
 8001920:	0022      	movs	r2, r4
 8001922:	002b      	movs	r3, r5
 8001924:	f7fe fc7c 	bl	8000220 <__aeabi_uldivmod>
 8001928:	0002      	movs	r2, r0
 800192a:	000b      	movs	r3, r1
 800192c:	0013      	movs	r3, r2
 800192e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001930:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001932:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001934:	e00d      	b.n	8001952 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001936:	4b09      	ldr	r3, [pc, #36]	; (800195c <HAL_RCC_GetSysClockFreq+0x138>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	0b5b      	lsrs	r3, r3, #13
 800193c:	2207      	movs	r2, #7
 800193e:	4013      	ands	r3, r2
 8001940:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001942:	6a3b      	ldr	r3, [r7, #32]
 8001944:	3301      	adds	r3, #1
 8001946:	2280      	movs	r2, #128	; 0x80
 8001948:	0212      	lsls	r2, r2, #8
 800194a:	409a      	lsls	r2, r3
 800194c:	0013      	movs	r3, r2
 800194e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001950:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001954:	0018      	movs	r0, r3
 8001956:	46bd      	mov	sp, r7
 8001958:	b00e      	add	sp, #56	; 0x38
 800195a:	bdb0      	pop	{r4, r5, r7, pc}
 800195c:	40021000 	.word	0x40021000
 8001960:	003d0900 	.word	0x003d0900
 8001964:	00f42400 	.word	0x00f42400
 8001968:	016e3600 	.word	0x016e3600
 800196c:	08002454 	.word	0x08002454

08001970 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d101      	bne.n	8001982 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e032      	b.n	80019e8 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2239      	movs	r2, #57	; 0x39
 8001986:	5c9b      	ldrb	r3, [r3, r2]
 8001988:	b2db      	uxtb	r3, r3
 800198a:	2b00      	cmp	r3, #0
 800198c:	d107      	bne.n	800199e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2238      	movs	r2, #56	; 0x38
 8001992:	2100      	movs	r1, #0
 8001994:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	0018      	movs	r0, r3
 800199a:	f7fe fec9 	bl	8000730 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2239      	movs	r2, #57	; 0x39
 80019a2:	2102      	movs	r1, #2
 80019a4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	3304      	adds	r3, #4
 80019ae:	0019      	movs	r1, r3
 80019b0:	0010      	movs	r0, r2
 80019b2:	f000 fa91 	bl	8001ed8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	223e      	movs	r2, #62	; 0x3e
 80019ba:	2101      	movs	r1, #1
 80019bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	223a      	movs	r2, #58	; 0x3a
 80019c2:	2101      	movs	r1, #1
 80019c4:	5499      	strb	r1, [r3, r2]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	223b      	movs	r2, #59	; 0x3b
 80019ca:	2101      	movs	r1, #1
 80019cc:	5499      	strb	r1, [r3, r2]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	223c      	movs	r2, #60	; 0x3c
 80019d2:	2101      	movs	r1, #1
 80019d4:	5499      	strb	r1, [r3, r2]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	223d      	movs	r2, #61	; 0x3d
 80019da:	2101      	movs	r1, #1
 80019dc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2239      	movs	r2, #57	; 0x39
 80019e2:	2101      	movs	r1, #1
 80019e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80019e6:	2300      	movs	r3, #0
}
 80019e8:	0018      	movs	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	b002      	add	sp, #8
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d101      	bne.n	8001a02 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e032      	b.n	8001a68 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2239      	movs	r2, #57	; 0x39
 8001a06:	5c9b      	ldrb	r3, [r3, r2]
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d107      	bne.n	8001a1e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2238      	movs	r2, #56	; 0x38
 8001a12:	2100      	movs	r1, #0
 8001a14:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	0018      	movs	r0, r3
 8001a1a:	f000 f829 	bl	8001a70 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2239      	movs	r2, #57	; 0x39
 8001a22:	2102      	movs	r1, #2
 8001a24:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	3304      	adds	r3, #4
 8001a2e:	0019      	movs	r1, r3
 8001a30:	0010      	movs	r0, r2
 8001a32:	f000 fa51 	bl	8001ed8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	223e      	movs	r2, #62	; 0x3e
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	223a      	movs	r2, #58	; 0x3a
 8001a42:	2101      	movs	r1, #1
 8001a44:	5499      	strb	r1, [r3, r2]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	223b      	movs	r2, #59	; 0x3b
 8001a4a:	2101      	movs	r1, #1
 8001a4c:	5499      	strb	r1, [r3, r2]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	223c      	movs	r2, #60	; 0x3c
 8001a52:	2101      	movs	r1, #1
 8001a54:	5499      	strb	r1, [r3, r2]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	223d      	movs	r2, #61	; 0x3d
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2239      	movs	r2, #57	; 0x39
 8001a62:	2101      	movs	r1, #1
 8001a64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a66:	2300      	movs	r3, #0
}
 8001a68:	0018      	movs	r0, r3
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	b002      	add	sp, #8
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001a78:	46c0      	nop			; (mov r8, r8)
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	b002      	add	sp, #8
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d108      	bne.n	8001aa2 <HAL_TIM_PWM_Start+0x22>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	223a      	movs	r2, #58	; 0x3a
 8001a94:	5c9b      	ldrb	r3, [r3, r2]
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	1e5a      	subs	r2, r3, #1
 8001a9c:	4193      	sbcs	r3, r2
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	e01f      	b.n	8001ae2 <HAL_TIM_PWM_Start+0x62>
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	2b04      	cmp	r3, #4
 8001aa6:	d108      	bne.n	8001aba <HAL_TIM_PWM_Start+0x3a>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	223b      	movs	r2, #59	; 0x3b
 8001aac:	5c9b      	ldrb	r3, [r3, r2]
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	3b01      	subs	r3, #1
 8001ab2:	1e5a      	subs	r2, r3, #1
 8001ab4:	4193      	sbcs	r3, r2
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	e013      	b.n	8001ae2 <HAL_TIM_PWM_Start+0x62>
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	2b08      	cmp	r3, #8
 8001abe:	d108      	bne.n	8001ad2 <HAL_TIM_PWM_Start+0x52>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	223c      	movs	r2, #60	; 0x3c
 8001ac4:	5c9b      	ldrb	r3, [r3, r2]
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	1e5a      	subs	r2, r3, #1
 8001acc:	4193      	sbcs	r3, r2
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	e007      	b.n	8001ae2 <HAL_TIM_PWM_Start+0x62>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	223d      	movs	r2, #61	; 0x3d
 8001ad6:	5c9b      	ldrb	r3, [r3, r2]
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	3b01      	subs	r3, #1
 8001adc:	1e5a      	subs	r2, r3, #1
 8001ade:	4193      	sbcs	r3, r2
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e052      	b.n	8001b90 <HAL_TIM_PWM_Start+0x110>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d104      	bne.n	8001afa <HAL_TIM_PWM_Start+0x7a>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	223a      	movs	r2, #58	; 0x3a
 8001af4:	2102      	movs	r1, #2
 8001af6:	5499      	strb	r1, [r3, r2]
 8001af8:	e013      	b.n	8001b22 <HAL_TIM_PWM_Start+0xa2>
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d104      	bne.n	8001b0a <HAL_TIM_PWM_Start+0x8a>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	223b      	movs	r2, #59	; 0x3b
 8001b04:	2102      	movs	r1, #2
 8001b06:	5499      	strb	r1, [r3, r2]
 8001b08:	e00b      	b.n	8001b22 <HAL_TIM_PWM_Start+0xa2>
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	2b08      	cmp	r3, #8
 8001b0e:	d104      	bne.n	8001b1a <HAL_TIM_PWM_Start+0x9a>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	223c      	movs	r2, #60	; 0x3c
 8001b14:	2102      	movs	r1, #2
 8001b16:	5499      	strb	r1, [r3, r2]
 8001b18:	e003      	b.n	8001b22 <HAL_TIM_PWM_Start+0xa2>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	223d      	movs	r2, #61	; 0x3d
 8001b1e:	2102      	movs	r1, #2
 8001b20:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	6839      	ldr	r1, [r7, #0]
 8001b28:	2201      	movs	r2, #1
 8001b2a:	0018      	movs	r0, r3
 8001b2c:	f000 fbd0 	bl	80022d0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	2380      	movs	r3, #128	; 0x80
 8001b36:	05db      	lsls	r3, r3, #23
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d00e      	beq.n	8001b5a <HAL_TIM_PWM_Start+0xda>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a15      	ldr	r2, [pc, #84]	; (8001b98 <HAL_TIM_PWM_Start+0x118>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d009      	beq.n	8001b5a <HAL_TIM_PWM_Start+0xda>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a14      	ldr	r2, [pc, #80]	; (8001b9c <HAL_TIM_PWM_Start+0x11c>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d004      	beq.n	8001b5a <HAL_TIM_PWM_Start+0xda>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a12      	ldr	r2, [pc, #72]	; (8001ba0 <HAL_TIM_PWM_Start+0x120>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d111      	bne.n	8001b7e <HAL_TIM_PWM_Start+0xfe>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	2207      	movs	r2, #7
 8001b62:	4013      	ands	r3, r2
 8001b64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2b06      	cmp	r3, #6
 8001b6a:	d010      	beq.n	8001b8e <HAL_TIM_PWM_Start+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2101      	movs	r1, #1
 8001b78:	430a      	orrs	r2, r1
 8001b7a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b7c:	e007      	b.n	8001b8e <HAL_TIM_PWM_Start+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2101      	movs	r1, #1
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001b8e:	2300      	movs	r3, #0
}
 8001b90:	0018      	movs	r0, r3
 8001b92:	46bd      	mov	sp, r7
 8001b94:	b004      	add	sp, #16
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40000400 	.word	0x40000400
 8001b9c:	40010800 	.word	0x40010800
 8001ba0:	40011400 	.word	0x40011400

08001ba4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b086      	sub	sp, #24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bb0:	2317      	movs	r3, #23
 8001bb2:	18fb      	adds	r3, r7, r3
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	2238      	movs	r2, #56	; 0x38
 8001bbc:	5c9b      	ldrb	r3, [r3, r2]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d101      	bne.n	8001bc6 <HAL_TIM_PWM_ConfigChannel+0x22>
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	e0ad      	b.n	8001d22 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2238      	movs	r2, #56	; 0x38
 8001bca:	2101      	movs	r1, #1
 8001bcc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2b0c      	cmp	r3, #12
 8001bd2:	d100      	bne.n	8001bd6 <HAL_TIM_PWM_ConfigChannel+0x32>
 8001bd4:	e076      	b.n	8001cc4 <HAL_TIM_PWM_ConfigChannel+0x120>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2b0c      	cmp	r3, #12
 8001bda:	d900      	bls.n	8001bde <HAL_TIM_PWM_ConfigChannel+0x3a>
 8001bdc:	e095      	b.n	8001d0a <HAL_TIM_PWM_ConfigChannel+0x166>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2b08      	cmp	r3, #8
 8001be2:	d04e      	beq.n	8001c82 <HAL_TIM_PWM_ConfigChannel+0xde>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2b08      	cmp	r3, #8
 8001be8:	d900      	bls.n	8001bec <HAL_TIM_PWM_ConfigChannel+0x48>
 8001bea:	e08e      	b.n	8001d0a <HAL_TIM_PWM_ConfigChannel+0x166>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d003      	beq.n	8001bfa <HAL_TIM_PWM_ConfigChannel+0x56>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2b04      	cmp	r3, #4
 8001bf6:	d021      	beq.n	8001c3c <HAL_TIM_PWM_ConfigChannel+0x98>
 8001bf8:	e087      	b.n	8001d0a <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	68ba      	ldr	r2, [r7, #8]
 8001c00:	0011      	movs	r1, r2
 8001c02:	0018      	movs	r0, r3
 8001c04:	f000 f9c6 	bl	8001f94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	699a      	ldr	r2, [r3, #24]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2108      	movs	r1, #8
 8001c14:	430a      	orrs	r2, r1
 8001c16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	699a      	ldr	r2, [r3, #24]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2104      	movs	r1, #4
 8001c24:	438a      	bics	r2, r1
 8001c26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	6999      	ldr	r1, [r3, #24]
 8001c2e:	68bb      	ldr	r3, [r7, #8]
 8001c30:	68da      	ldr	r2, [r3, #12]
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	430a      	orrs	r2, r1
 8001c38:	619a      	str	r2, [r3, #24]
      break;
 8001c3a:	e06b      	b.n	8001d14 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	68ba      	ldr	r2, [r7, #8]
 8001c42:	0011      	movs	r1, r2
 8001c44:	0018      	movs	r0, r3
 8001c46:	f000 f9e1 	bl	800200c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	699a      	ldr	r2, [r3, #24]
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2180      	movs	r1, #128	; 0x80
 8001c56:	0109      	lsls	r1, r1, #4
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	699a      	ldr	r2, [r3, #24]
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4931      	ldr	r1, [pc, #196]	; (8001d2c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8001c68:	400a      	ands	r2, r1
 8001c6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	6999      	ldr	r1, [r3, #24]
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	021a      	lsls	r2, r3, #8
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	619a      	str	r2, [r3, #24]
      break;
 8001c80:	e048      	b.n	8001d14 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	68ba      	ldr	r2, [r7, #8]
 8001c88:	0011      	movs	r1, r2
 8001c8a:	0018      	movs	r0, r3
 8001c8c:	f000 fa00 	bl	8002090 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	69da      	ldr	r2, [r3, #28]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	2108      	movs	r1, #8
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	69da      	ldr	r2, [r3, #28]
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	2104      	movs	r1, #4
 8001cac:	438a      	bics	r2, r1
 8001cae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	69d9      	ldr	r1, [r3, #28]
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	68da      	ldr	r2, [r3, #12]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	61da      	str	r2, [r3, #28]
      break;
 8001cc2:	e027      	b.n	8001d14 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	68ba      	ldr	r2, [r7, #8]
 8001cca:	0011      	movs	r1, r2
 8001ccc:	0018      	movs	r0, r3
 8001cce:	f000 fa1f 	bl	8002110 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	69da      	ldr	r2, [r3, #28]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2180      	movs	r1, #128	; 0x80
 8001cde:	0109      	lsls	r1, r1, #4
 8001ce0:	430a      	orrs	r2, r1
 8001ce2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	69da      	ldr	r2, [r3, #28]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	490f      	ldr	r1, [pc, #60]	; (8001d2c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8001cf0:	400a      	ands	r2, r1
 8001cf2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	69d9      	ldr	r1, [r3, #28]
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	68db      	ldr	r3, [r3, #12]
 8001cfe:	021a      	lsls	r2, r3, #8
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	430a      	orrs	r2, r1
 8001d06:	61da      	str	r2, [r3, #28]
      break;
 8001d08:	e004      	b.n	8001d14 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8001d0a:	2317      	movs	r3, #23
 8001d0c:	18fb      	adds	r3, r7, r3
 8001d0e:	2201      	movs	r2, #1
 8001d10:	701a      	strb	r2, [r3, #0]
      break;
 8001d12:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2238      	movs	r2, #56	; 0x38
 8001d18:	2100      	movs	r1, #0
 8001d1a:	5499      	strb	r1, [r3, r2]

  return status;
 8001d1c:	2317      	movs	r3, #23
 8001d1e:	18fb      	adds	r3, r7, r3
 8001d20:	781b      	ldrb	r3, [r3, #0]
}
 8001d22:	0018      	movs	r0, r3
 8001d24:	46bd      	mov	sp, r7
 8001d26:	b006      	add	sp, #24
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	46c0      	nop			; (mov r8, r8)
 8001d2c:	fffffbff 	.word	0xfffffbff

08001d30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d3a:	230f      	movs	r3, #15
 8001d3c:	18fb      	adds	r3, r7, r3
 8001d3e:	2200      	movs	r2, #0
 8001d40:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2238      	movs	r2, #56	; 0x38
 8001d46:	5c9b      	ldrb	r3, [r3, r2]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d101      	bne.n	8001d50 <HAL_TIM_ConfigClockSource+0x20>
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	e0bc      	b.n	8001eca <HAL_TIM_ConfigClockSource+0x19a>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2238      	movs	r2, #56	; 0x38
 8001d54:	2101      	movs	r1, #1
 8001d56:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2239      	movs	r2, #57	; 0x39
 8001d5c:	2102      	movs	r1, #2
 8001d5e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	2277      	movs	r2, #119	; 0x77
 8001d6c:	4393      	bics	r3, r2
 8001d6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	4a58      	ldr	r2, [pc, #352]	; (8001ed4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8001d74:	4013      	ands	r3, r2
 8001d76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	68ba      	ldr	r2, [r7, #8]
 8001d7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2280      	movs	r2, #128	; 0x80
 8001d86:	0192      	lsls	r2, r2, #6
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d040      	beq.n	8001e0e <HAL_TIM_ConfigClockSource+0xde>
 8001d8c:	2280      	movs	r2, #128	; 0x80
 8001d8e:	0192      	lsls	r2, r2, #6
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d900      	bls.n	8001d96 <HAL_TIM_ConfigClockSource+0x66>
 8001d94:	e088      	b.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001d96:	2280      	movs	r2, #128	; 0x80
 8001d98:	0152      	lsls	r2, r2, #5
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d100      	bne.n	8001da0 <HAL_TIM_ConfigClockSource+0x70>
 8001d9e:	e088      	b.n	8001eb2 <HAL_TIM_ConfigClockSource+0x182>
 8001da0:	2280      	movs	r2, #128	; 0x80
 8001da2:	0152      	lsls	r2, r2, #5
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d900      	bls.n	8001daa <HAL_TIM_ConfigClockSource+0x7a>
 8001da8:	e07e      	b.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001daa:	2b70      	cmp	r3, #112	; 0x70
 8001dac:	d018      	beq.n	8001de0 <HAL_TIM_ConfigClockSource+0xb0>
 8001dae:	d900      	bls.n	8001db2 <HAL_TIM_ConfigClockSource+0x82>
 8001db0:	e07a      	b.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001db2:	2b60      	cmp	r3, #96	; 0x60
 8001db4:	d04f      	beq.n	8001e56 <HAL_TIM_ConfigClockSource+0x126>
 8001db6:	d900      	bls.n	8001dba <HAL_TIM_ConfigClockSource+0x8a>
 8001db8:	e076      	b.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001dba:	2b50      	cmp	r3, #80	; 0x50
 8001dbc:	d03b      	beq.n	8001e36 <HAL_TIM_ConfigClockSource+0x106>
 8001dbe:	d900      	bls.n	8001dc2 <HAL_TIM_ConfigClockSource+0x92>
 8001dc0:	e072      	b.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001dc2:	2b40      	cmp	r3, #64	; 0x40
 8001dc4:	d057      	beq.n	8001e76 <HAL_TIM_ConfigClockSource+0x146>
 8001dc6:	d900      	bls.n	8001dca <HAL_TIM_ConfigClockSource+0x9a>
 8001dc8:	e06e      	b.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001dca:	2b30      	cmp	r3, #48	; 0x30
 8001dcc:	d063      	beq.n	8001e96 <HAL_TIM_ConfigClockSource+0x166>
 8001dce:	d86b      	bhi.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001dd0:	2b20      	cmp	r3, #32
 8001dd2:	d060      	beq.n	8001e96 <HAL_TIM_ConfigClockSource+0x166>
 8001dd4:	d868      	bhi.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d05d      	beq.n	8001e96 <HAL_TIM_ConfigClockSource+0x166>
 8001dda:	2b10      	cmp	r3, #16
 8001ddc:	d05b      	beq.n	8001e96 <HAL_TIM_ConfigClockSource+0x166>
 8001dde:	e063      	b.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6818      	ldr	r0, [r3, #0]
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	6899      	ldr	r1, [r3, #8]
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685a      	ldr	r2, [r3, #4]
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	f000 fa4e 	bl	8002290 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	2277      	movs	r2, #119	; 0x77
 8001e00:	4313      	orrs	r3, r2
 8001e02:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68ba      	ldr	r2, [r7, #8]
 8001e0a:	609a      	str	r2, [r3, #8]
      break;
 8001e0c:	e052      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6818      	ldr	r0, [r3, #0]
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	6899      	ldr	r1, [r3, #8]
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685a      	ldr	r2, [r3, #4]
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	f000 fa37 	bl	8002290 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	689a      	ldr	r2, [r3, #8]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2180      	movs	r1, #128	; 0x80
 8001e2e:	01c9      	lsls	r1, r1, #7
 8001e30:	430a      	orrs	r2, r1
 8001e32:	609a      	str	r2, [r3, #8]
      break;
 8001e34:	e03e      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6818      	ldr	r0, [r3, #0]
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	6859      	ldr	r1, [r3, #4]
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	001a      	movs	r2, r3
 8001e44:	f000 f9aa 	bl	800219c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2150      	movs	r1, #80	; 0x50
 8001e4e:	0018      	movs	r0, r3
 8001e50:	f000 fa04 	bl	800225c <TIM_ITRx_SetConfig>
      break;
 8001e54:	e02e      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6818      	ldr	r0, [r3, #0]
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	6859      	ldr	r1, [r3, #4]
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	001a      	movs	r2, r3
 8001e64:	f000 f9c8 	bl	80021f8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2160      	movs	r1, #96	; 0x60
 8001e6e:	0018      	movs	r0, r3
 8001e70:	f000 f9f4 	bl	800225c <TIM_ITRx_SetConfig>
      break;
 8001e74:	e01e      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6818      	ldr	r0, [r3, #0]
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	6859      	ldr	r1, [r3, #4]
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	001a      	movs	r2, r3
 8001e84:	f000 f98a 	bl	800219c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2140      	movs	r1, #64	; 0x40
 8001e8e:	0018      	movs	r0, r3
 8001e90:	f000 f9e4 	bl	800225c <TIM_ITRx_SetConfig>
      break;
 8001e94:	e00e      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	0019      	movs	r1, r3
 8001ea0:	0010      	movs	r0, r2
 8001ea2:	f000 f9db 	bl	800225c <TIM_ITRx_SetConfig>
      break;
 8001ea6:	e005      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8001ea8:	230f      	movs	r3, #15
 8001eaa:	18fb      	adds	r3, r7, r3
 8001eac:	2201      	movs	r2, #1
 8001eae:	701a      	strb	r2, [r3, #0]
      break;
 8001eb0:	e000      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8001eb2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2239      	movs	r2, #57	; 0x39
 8001eb8:	2101      	movs	r1, #1
 8001eba:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2238      	movs	r2, #56	; 0x38
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	5499      	strb	r1, [r3, r2]

  return status;
 8001ec4:	230f      	movs	r3, #15
 8001ec6:	18fb      	adds	r3, r7, r3
 8001ec8:	781b      	ldrb	r3, [r3, #0]
}
 8001eca:	0018      	movs	r0, r3
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	b004      	add	sp, #16
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	46c0      	nop			; (mov r8, r8)
 8001ed4:	ffff00ff 	.word	0xffff00ff

08001ed8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	2380      	movs	r3, #128	; 0x80
 8001eec:	05db      	lsls	r3, r3, #23
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d00b      	beq.n	8001f0a <TIM_Base_SetConfig+0x32>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a23      	ldr	r2, [pc, #140]	; (8001f84 <TIM_Base_SetConfig+0xac>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d007      	beq.n	8001f0a <TIM_Base_SetConfig+0x32>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a22      	ldr	r2, [pc, #136]	; (8001f88 <TIM_Base_SetConfig+0xb0>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d003      	beq.n	8001f0a <TIM_Base_SetConfig+0x32>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a21      	ldr	r2, [pc, #132]	; (8001f8c <TIM_Base_SetConfig+0xb4>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d108      	bne.n	8001f1c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2270      	movs	r2, #112	; 0x70
 8001f0e:	4393      	bics	r3, r2
 8001f10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	2380      	movs	r3, #128	; 0x80
 8001f20:	05db      	lsls	r3, r3, #23
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d00b      	beq.n	8001f3e <TIM_Base_SetConfig+0x66>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a16      	ldr	r2, [pc, #88]	; (8001f84 <TIM_Base_SetConfig+0xac>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d007      	beq.n	8001f3e <TIM_Base_SetConfig+0x66>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a15      	ldr	r2, [pc, #84]	; (8001f88 <TIM_Base_SetConfig+0xb0>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d003      	beq.n	8001f3e <TIM_Base_SetConfig+0x66>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a14      	ldr	r2, [pc, #80]	; (8001f8c <TIM_Base_SetConfig+0xb4>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d108      	bne.n	8001f50 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	4a13      	ldr	r2, [pc, #76]	; (8001f90 <TIM_Base_SetConfig+0xb8>)
 8001f42:	4013      	ands	r3, r2
 8001f44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2280      	movs	r2, #128	; 0x80
 8001f54:	4393      	bics	r3, r2
 8001f56:	001a      	movs	r2, r3
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	691b      	ldr	r3, [r3, #16]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	689a      	ldr	r2, [r3, #8]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	615a      	str	r2, [r3, #20]
}
 8001f7c:	46c0      	nop			; (mov r8, r8)
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	b004      	add	sp, #16
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	40000400 	.word	0x40000400
 8001f88:	40010800 	.word	0x40010800
 8001f8c:	40011400 	.word	0x40011400
 8001f90:	fffffcff 	.word	0xfffffcff

08001f94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b086      	sub	sp, #24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6a1b      	ldr	r3, [r3, #32]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	4393      	bics	r3, r2
 8001fa6:	001a      	movs	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6a1b      	ldr	r3, [r3, #32]
 8001fb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	699b      	ldr	r3, [r3, #24]
 8001fbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2270      	movs	r2, #112	; 0x70
 8001fc2:	4393      	bics	r3, r2
 8001fc4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2203      	movs	r2, #3
 8001fca:	4393      	bics	r3, r2
 8001fcc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	2202      	movs	r2, #2
 8001fdc:	4393      	bics	r3, r2
 8001fde:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	697a      	ldr	r2, [r7, #20]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	68fa      	ldr	r2, [r7, #12]
 8001ff4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	685a      	ldr	r2, [r3, #4]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	697a      	ldr	r2, [r7, #20]
 8002002:	621a      	str	r2, [r3, #32]
}
 8002004:	46c0      	nop			; (mov r8, r8)
 8002006:	46bd      	mov	sp, r7
 8002008:	b006      	add	sp, #24
 800200a:	bd80      	pop	{r7, pc}

0800200c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b086      	sub	sp, #24
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6a1b      	ldr	r3, [r3, #32]
 800201a:	2210      	movs	r2, #16
 800201c:	4393      	bics	r3, r2
 800201e:	001a      	movs	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	4a13      	ldr	r2, [pc, #76]	; (8002088 <TIM_OC2_SetConfig+0x7c>)
 800203a:	4013      	ands	r3, r2
 800203c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	4a12      	ldr	r2, [pc, #72]	; (800208c <TIM_OC2_SetConfig+0x80>)
 8002042:	4013      	ands	r3, r2
 8002044:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	021b      	lsls	r3, r3, #8
 800204c:	68fa      	ldr	r2, [r7, #12]
 800204e:	4313      	orrs	r3, r2
 8002050:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	2220      	movs	r2, #32
 8002056:	4393      	bics	r3, r2
 8002058:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	011b      	lsls	r3, r3, #4
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	4313      	orrs	r3, r2
 8002064:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685a      	ldr	r2, [r3, #4]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	697a      	ldr	r2, [r7, #20]
 800207e:	621a      	str	r2, [r3, #32]
}
 8002080:	46c0      	nop			; (mov r8, r8)
 8002082:	46bd      	mov	sp, r7
 8002084:	b006      	add	sp, #24
 8002086:	bd80      	pop	{r7, pc}
 8002088:	ffff8fff 	.word	0xffff8fff
 800208c:	fffffcff 	.word	0xfffffcff

08002090 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6a1b      	ldr	r3, [r3, #32]
 800209e:	4a1a      	ldr	r2, [pc, #104]	; (8002108 <TIM_OC3_SetConfig+0x78>)
 80020a0:	401a      	ands	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a1b      	ldr	r3, [r3, #32]
 80020aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	69db      	ldr	r3, [r3, #28]
 80020b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2270      	movs	r2, #112	; 0x70
 80020bc:	4393      	bics	r3, r2
 80020be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2203      	movs	r2, #3
 80020c4:	4393      	bics	r3, r2
 80020c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	68fa      	ldr	r2, [r7, #12]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	4a0d      	ldr	r2, [pc, #52]	; (800210c <TIM_OC3_SetConfig+0x7c>)
 80020d6:	4013      	ands	r3, r2
 80020d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	021b      	lsls	r3, r3, #8
 80020e0:	697a      	ldr	r2, [r7, #20]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	693a      	ldr	r2, [r7, #16]
 80020ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685a      	ldr	r2, [r3, #4]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	697a      	ldr	r2, [r7, #20]
 80020fe:	621a      	str	r2, [r3, #32]
}
 8002100:	46c0      	nop			; (mov r8, r8)
 8002102:	46bd      	mov	sp, r7
 8002104:	b006      	add	sp, #24
 8002106:	bd80      	pop	{r7, pc}
 8002108:	fffffeff 	.word	0xfffffeff
 800210c:	fffffdff 	.word	0xfffffdff

08002110 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a1b      	ldr	r3, [r3, #32]
 800211e:	4a1b      	ldr	r2, [pc, #108]	; (800218c <TIM_OC4_SetConfig+0x7c>)
 8002120:	401a      	ands	r2, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a1b      	ldr	r3, [r3, #32]
 800212a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	69db      	ldr	r3, [r3, #28]
 8002136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	4a15      	ldr	r2, [pc, #84]	; (8002190 <TIM_OC4_SetConfig+0x80>)
 800213c:	4013      	ands	r3, r2
 800213e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	4a14      	ldr	r2, [pc, #80]	; (8002194 <TIM_OC4_SetConfig+0x84>)
 8002144:	4013      	ands	r3, r2
 8002146:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	021b      	lsls	r3, r3, #8
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	4313      	orrs	r3, r2
 8002152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	4a10      	ldr	r2, [pc, #64]	; (8002198 <TIM_OC4_SetConfig+0x88>)
 8002158:	4013      	ands	r3, r2
 800215a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	031b      	lsls	r3, r3, #12
 8002162:	697a      	ldr	r2, [r7, #20]
 8002164:	4313      	orrs	r3, r2
 8002166:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	68fa      	ldr	r2, [r7, #12]
 8002172:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	697a      	ldr	r2, [r7, #20]
 8002180:	621a      	str	r2, [r3, #32]
}
 8002182:	46c0      	nop			; (mov r8, r8)
 8002184:	46bd      	mov	sp, r7
 8002186:	b006      	add	sp, #24
 8002188:	bd80      	pop	{r7, pc}
 800218a:	46c0      	nop			; (mov r8, r8)
 800218c:	ffffefff 	.word	0xffffefff
 8002190:	ffff8fff 	.word	0xffff8fff
 8002194:	fffffcff 	.word	0xfffffcff
 8002198:	ffffdfff 	.word	0xffffdfff

0800219c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b086      	sub	sp, #24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	6a1b      	ldr	r3, [r3, #32]
 80021ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	6a1b      	ldr	r3, [r3, #32]
 80021b2:	2201      	movs	r2, #1
 80021b4:	4393      	bics	r3, r2
 80021b6:	001a      	movs	r2, r3
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	22f0      	movs	r2, #240	; 0xf0
 80021c6:	4393      	bics	r3, r2
 80021c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	011b      	lsls	r3, r3, #4
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	220a      	movs	r2, #10
 80021d8:	4393      	bics	r3, r2
 80021da:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80021dc:	697a      	ldr	r2, [r7, #20]
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	693a      	ldr	r2, [r7, #16]
 80021e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	697a      	ldr	r2, [r7, #20]
 80021ee:	621a      	str	r2, [r3, #32]
}
 80021f0:	46c0      	nop			; (mov r8, r8)
 80021f2:	46bd      	mov	sp, r7
 80021f4:	b006      	add	sp, #24
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	6a1b      	ldr	r3, [r3, #32]
 8002208:	2210      	movs	r2, #16
 800220a:	4393      	bics	r3, r2
 800220c:	001a      	movs	r2, r3
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	6a1b      	ldr	r3, [r3, #32]
 800221c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	4a0d      	ldr	r2, [pc, #52]	; (8002258 <TIM_TI2_ConfigInputStage+0x60>)
 8002222:	4013      	ands	r3, r2
 8002224:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	031b      	lsls	r3, r3, #12
 800222a:	697a      	ldr	r2, [r7, #20]
 800222c:	4313      	orrs	r3, r2
 800222e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	22a0      	movs	r2, #160	; 0xa0
 8002234:	4393      	bics	r3, r2
 8002236:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	011b      	lsls	r3, r3, #4
 800223c:	693a      	ldr	r2, [r7, #16]
 800223e:	4313      	orrs	r3, r2
 8002240:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	697a      	ldr	r2, [r7, #20]
 8002246:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	621a      	str	r2, [r3, #32]
}
 800224e:	46c0      	nop			; (mov r8, r8)
 8002250:	46bd      	mov	sp, r7
 8002252:	b006      	add	sp, #24
 8002254:	bd80      	pop	{r7, pc}
 8002256:	46c0      	nop			; (mov r8, r8)
 8002258:	ffff0fff 	.word	0xffff0fff

0800225c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2270      	movs	r2, #112	; 0x70
 8002270:	4393      	bics	r3, r2
 8002272:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002274:	683a      	ldr	r2, [r7, #0]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	4313      	orrs	r3, r2
 800227a:	2207      	movs	r2, #7
 800227c:	4313      	orrs	r3, r2
 800227e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	68fa      	ldr	r2, [r7, #12]
 8002284:	609a      	str	r2, [r3, #8]
}
 8002286:	46c0      	nop			; (mov r8, r8)
 8002288:	46bd      	mov	sp, r7
 800228a:	b004      	add	sp, #16
 800228c:	bd80      	pop	{r7, pc}
	...

08002290 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
 800229c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	4a09      	ldr	r2, [pc, #36]	; (80022cc <TIM_ETR_SetConfig+0x3c>)
 80022a8:	4013      	ands	r3, r2
 80022aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	021a      	lsls	r2, r3, #8
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	431a      	orrs	r2, r3
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	697a      	ldr	r2, [r7, #20]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	697a      	ldr	r2, [r7, #20]
 80022c2:	609a      	str	r2, [r3, #8]
}
 80022c4:	46c0      	nop			; (mov r8, r8)
 80022c6:	46bd      	mov	sp, r7
 80022c8:	b006      	add	sp, #24
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	ffff00ff 	.word	0xffff00ff

080022d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b086      	sub	sp, #24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	221f      	movs	r2, #31
 80022e0:	4013      	ands	r3, r2
 80022e2:	2201      	movs	r2, #1
 80022e4:	409a      	lsls	r2, r3
 80022e6:	0013      	movs	r3, r2
 80022e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	6a1b      	ldr	r3, [r3, #32]
 80022ee:	697a      	ldr	r2, [r7, #20]
 80022f0:	43d2      	mvns	r2, r2
 80022f2:	401a      	ands	r2, r3
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6a1a      	ldr	r2, [r3, #32]
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	211f      	movs	r1, #31
 8002300:	400b      	ands	r3, r1
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	4099      	lsls	r1, r3
 8002306:	000b      	movs	r3, r1
 8002308:	431a      	orrs	r2, r3
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	621a      	str	r2, [r3, #32]
}
 800230e:	46c0      	nop			; (mov r8, r8)
 8002310:	46bd      	mov	sp, r7
 8002312:	b006      	add	sp, #24
 8002314:	bd80      	pop	{r7, pc}
	...

08002318 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2238      	movs	r2, #56	; 0x38
 8002326:	5c9b      	ldrb	r3, [r3, r2]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d101      	bne.n	8002330 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800232c:	2302      	movs	r3, #2
 800232e:	e047      	b.n	80023c0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2238      	movs	r2, #56	; 0x38
 8002334:	2101      	movs	r1, #1
 8002336:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2239      	movs	r2, #57	; 0x39
 800233c:	2102      	movs	r1, #2
 800233e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2270      	movs	r2, #112	; 0x70
 8002354:	4393      	bics	r3, r2
 8002356:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	68fa      	ldr	r2, [r7, #12]
 800235e:	4313      	orrs	r3, r2
 8002360:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68fa      	ldr	r2, [r7, #12]
 8002368:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	2380      	movs	r3, #128	; 0x80
 8002370:	05db      	lsls	r3, r3, #23
 8002372:	429a      	cmp	r2, r3
 8002374:	d00e      	beq.n	8002394 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a13      	ldr	r2, [pc, #76]	; (80023c8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d009      	beq.n	8002394 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a11      	ldr	r2, [pc, #68]	; (80023cc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d004      	beq.n	8002394 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a10      	ldr	r2, [pc, #64]	; (80023d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d10c      	bne.n	80023ae <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	2280      	movs	r2, #128	; 0x80
 8002398:	4393      	bics	r3, r2
 800239a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	68ba      	ldr	r2, [r7, #8]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68ba      	ldr	r2, [r7, #8]
 80023ac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2239      	movs	r2, #57	; 0x39
 80023b2:	2101      	movs	r1, #1
 80023b4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2238      	movs	r2, #56	; 0x38
 80023ba:	2100      	movs	r1, #0
 80023bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80023be:	2300      	movs	r3, #0
}
 80023c0:	0018      	movs	r0, r3
 80023c2:	46bd      	mov	sp, r7
 80023c4:	b004      	add	sp, #16
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	40000400 	.word	0x40000400
 80023cc:	40010800 	.word	0x40010800
 80023d0:	40011400 	.word	0x40011400

080023d4 <__libc_init_array>:
 80023d4:	b570      	push	{r4, r5, r6, lr}
 80023d6:	2600      	movs	r6, #0
 80023d8:	4d0c      	ldr	r5, [pc, #48]	; (800240c <__libc_init_array+0x38>)
 80023da:	4c0d      	ldr	r4, [pc, #52]	; (8002410 <__libc_init_array+0x3c>)
 80023dc:	1b64      	subs	r4, r4, r5
 80023de:	10a4      	asrs	r4, r4, #2
 80023e0:	42a6      	cmp	r6, r4
 80023e2:	d109      	bne.n	80023f8 <__libc_init_array+0x24>
 80023e4:	2600      	movs	r6, #0
 80023e6:	f000 f821 	bl	800242c <_init>
 80023ea:	4d0a      	ldr	r5, [pc, #40]	; (8002414 <__libc_init_array+0x40>)
 80023ec:	4c0a      	ldr	r4, [pc, #40]	; (8002418 <__libc_init_array+0x44>)
 80023ee:	1b64      	subs	r4, r4, r5
 80023f0:	10a4      	asrs	r4, r4, #2
 80023f2:	42a6      	cmp	r6, r4
 80023f4:	d105      	bne.n	8002402 <__libc_init_array+0x2e>
 80023f6:	bd70      	pop	{r4, r5, r6, pc}
 80023f8:	00b3      	lsls	r3, r6, #2
 80023fa:	58eb      	ldr	r3, [r5, r3]
 80023fc:	4798      	blx	r3
 80023fe:	3601      	adds	r6, #1
 8002400:	e7ee      	b.n	80023e0 <__libc_init_array+0xc>
 8002402:	00b3      	lsls	r3, r6, #2
 8002404:	58eb      	ldr	r3, [r5, r3]
 8002406:	4798      	blx	r3
 8002408:	3601      	adds	r6, #1
 800240a:	e7f2      	b.n	80023f2 <__libc_init_array+0x1e>
 800240c:	08002468 	.word	0x08002468
 8002410:	08002468 	.word	0x08002468
 8002414:	08002468 	.word	0x08002468
 8002418:	0800246c 	.word	0x0800246c

0800241c <memset>:
 800241c:	0003      	movs	r3, r0
 800241e:	1882      	adds	r2, r0, r2
 8002420:	4293      	cmp	r3, r2
 8002422:	d100      	bne.n	8002426 <memset+0xa>
 8002424:	4770      	bx	lr
 8002426:	7019      	strb	r1, [r3, #0]
 8002428:	3301      	adds	r3, #1
 800242a:	e7f9      	b.n	8002420 <memset+0x4>

0800242c <_init>:
 800242c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800242e:	46c0      	nop			; (mov r8, r8)
 8002430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002432:	bc08      	pop	{r3}
 8002434:	469e      	mov	lr, r3
 8002436:	4770      	bx	lr

08002438 <_fini>:
 8002438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800243a:	46c0      	nop			; (mov r8, r8)
 800243c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800243e:	bc08      	pop	{r3}
 8002440:	469e      	mov	lr, r3
 8002442:	4770      	bx	lr
