# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# Date created = 23:33:30  November 29, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_module_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY top_module
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:33:30  NOVEMBER 29, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.0 Lite Edition"
set_global_assignment -name SYSTEMVERILOG_FILE /media/sf_curso_Intel_INAOE/diseno/mips/test/top_module.sv
set_global_assignment -name SYSTEMVERILOG_FILE /media/sf_curso_Intel_INAOE/diseno/mips/Datapath/sign_extend.sv
set_global_assignment -name SYSTEMVERILOG_FILE /media/sf_curso_Intel_INAOE/diseno/mips/Datapath/rf.sv
set_global_assignment -name SYSTEMVERILOG_FILE /media/sf_curso_Intel_INAOE/diseno/mips/Datapath/pc.sv
set_global_assignment -name SYSTEMVERILOG_FILE /media/sf_curso_Intel_INAOE/diseno/mips/Datapath/memory.sv
set_global_assignment -name SYSTEMVERILOG_FILE /media/sf_curso_Intel_INAOE/diseno/mips/Datapath/instruction_reg.sv
set_global_assignment -name SYSTEMVERILOG_FILE /media/sf_curso_Intel_INAOE/diseno/mips/Datapath/datapath.sv
set_global_assignment -name SYSTEMVERILOG_FILE /media/sf_curso_Intel_INAOE/diseno/mips/Datapath/data_reg.sv
set_global_assignment -name SYSTEMVERILOG_FILE /media/sf_curso_Intel_INAOE/diseno/mips/Datapath/alu.sv
set_global_assignment -name SYSTEMVERILOG_FILE /media/sf_curso_Intel_INAOE/diseno/mips/Controller/controller_fsm.sv
set_global_assignment -name SYSTEMVERILOG_FILE /media/sf_curso_Intel_INAOE/diseno/mips/Controller/control_unit.sv
set_global_assignment -name SYSTEMVERILOG_FILE /media/sf_curso_Intel_INAOE/diseno/mips/Controller/alu_ctrl.sv
set_global_assignment -name SYSTEMVERILOG_FILE /media/sf_curso_Intel_INAOE/diseno/mips/MIPS.sv
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_AA14 -to buttons[0]
set_location_assignment PIN_AA15 -to buttons[1]
set_location_assignment PIN_W15 -to buttons[2]
set_location_assignment PIN_Y16 -to buttons[3]
set_location_assignment PIN_AE26 -to D0[0]
set_location_assignment PIN_AE27 -to D0[1]
set_location_assignment PIN_AE28 -to D0[2]
set_location_assignment PIN_AG27 -to D0[3]
set_location_assignment PIN_AF28 -to D0[4]
set_location_assignment PIN_AG28 -to D0[5]
set_location_assignment PIN_AH28 -to D0[6]
set_location_assignment PIN_AJ29 -to D1[0]
set_location_assignment PIN_AH29 -to D1[1]
set_location_assignment PIN_AH30 -to D1[2]
set_location_assignment PIN_AG30 -to D1[3]
set_location_assignment PIN_AF29 -to D1[4]
set_location_assignment PIN_AF30 -to D1[5]
set_location_assignment PIN_AD27 -to D1[6]     
set_location_assignment PIN_AB23 -to D2[0]
set_location_assignment PIN_AE29 -to D2[1]
set_location_assignment PIN_AD29 -to D2[2]
set_location_assignment PIN_AC28 -to D2[3]
set_location_assignment PIN_AD30 -to D2[4]
set_location_assignment PIN_AC29 -to D2[5]
set_location_assignment PIN_AC30 -to D2[6]            
set_location_assignment PIN_AD26 -to D3[0]
set_location_assignment PIN_AC27 -to D3[1]
set_location_assignment PIN_AD25 -to D3[2]
set_location_assignment PIN_AC25 -to D3[3]
set_location_assignment PIN_AB28 -to D3[4]
set_location_assignment PIN_AB25 -to D3[5]
set_location_assignment PIN_AB22 -to D3[6]
      
set_location_assignment PIN_AA24 -to D4[0]
set_location_assignment PIN_Y23 -to D4[1]
set_location_assignment PIN_Y24 -to D4[2]
set_location_assignment PIN_W22 -to D4[3]
set_location_assignment PIN_W24 -to D4[4]
set_location_assignment PIN_V23 -to D4[5]
set_location_assignment PIN_W25 -to D4[6]      
set_location_assignment PIN_V25 -to D5[0]
set_location_assignment PIN_AA28 -to D5[1]
set_location_assignment PIN_Y27 -to D5[2]
set_location_assignment PIN_AB27 -to D5[3]
set_location_assignment PIN_AB26 -to D5[4]
set_location_assignment PIN_AA26 -to D5[5]
set_location_assignment PIN_AA25 -to D5[6]
set_location_assignment PIN_V16 -to leds[0]
set_location_assignment PIN_W16 -to leds[1]
set_location_assignment PIN_V17 -to leds[2]
set_location_assignment PIN_V18 -to leds[3]
set_location_assignment PIN_W17 -to leds[4]
set_location_assignment PIN_W19 -to leds[5]
set_location_assignment PIN_Y19 -to leds[6]
set_location_assignment PIN_W20 -to leds[7]
set_location_assignment PIN_W21 -to leds[8]
set_location_assignment PIN_Y21 -to leds[9]     
set_location_assignment PIN_AB12 -to switches[0]
set_location_assignment PIN_AC12 -to switches[1]
set_location_assignment PIN_AF9 -to switches[2]
set_location_assignment PIN_AF10 -to switches[3]
set_location_assignment PIN_AD11 -to switches[4]
set_location_assignment PIN_AD12 -to switches[5]
set_location_assignment PIN_AE11 -to switches[6]
set_location_assignment PIN_AC9 -to switches[7]
set_location_assignment PIN_AD10 -to switches[8]
set_location_assignment PIN_AE12 -to switches[9]           
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to "switches[9:0]"
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to "leds[9:0]"
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to "D0[6:0]"
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to "D1[6:0]"
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to "D2[6:0]"
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to "D3[6:0]"
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to "D4[6:0]"
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to "D5[6:0]"
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to "buttons[3:0]"
set_global_assignment -name SYSTEMVERILOG_FILE "/media/sf_curso_Intel_INAOE/mips/mips/mips-multiciclo/Datapath/sign_extend.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "/media/sf_curso_Intel_INAOE/mips/mips/mips-multiciclo/Datapath/rf.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "/media/sf_curso_Intel_INAOE/mips/mips/mips-multiciclo/Datapath/pc.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "/media/sf_curso_Intel_INAOE/mips/mips/mips-multiciclo/Datapath/memory.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "/media/sf_curso_Intel_INAOE/mips/mips/mips-multiciclo/Datapath/instruction_reg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "/media/sf_curso_Intel_INAOE/mips/mips/mips-multiciclo/Datapath/datapath.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "/media/sf_curso_Intel_INAOE/mips/mips/mips-multiciclo/Datapath/data_reg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "/media/sf_curso_Intel_INAOE/mips/mips/mips-multiciclo/Datapath/alu.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "/media/sf_curso_Intel_INAOE/mips/mips/mips-multiciclo/Controller/controller_fsm.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "/media/sf_curso_Intel_INAOE/mips/mips/mips-multiciclo/Controller/control_unit.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "/media/sf_curso_Intel_INAOE/mips/mips/mips-multiciclo/Controller/alu_ctrl.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "/media/sf_curso_Intel_INAOE/mips/mips/mips-multiciclo/test/top_module.sv"
set_global_assignment -name VERILOG_FILE "/media/sf_curso_Intel_INAOE/mips/mips/mips-multiciclo/test/bcd2seven.v"
set_global_assignment -name SYSTEMVERILOG_FILE "/media/sf_curso_Intel_INAOE/mips/mips/mips-multiciclo/MIPS.sv"
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top