

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3'
================================================================
* Date:           Fri Mar 17 13:50:45 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.925 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1845|     1845|  18.450 us|  18.450 us|  1845|  1845|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3  |     1843|     1843|         5|          1|          1|  1840|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    151|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|      70|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      70|    241|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_3ns_5ns_5ns_8_4_1_U26  |mac_muladd_3ns_5ns_5ns_8_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln30_1_fu_130_p2     |         +|   0|  0|  12|          11|           1|
    |add_ln30_fu_142_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln31_1_fu_166_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln31_fu_225_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln32_fu_252_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln33_1_fu_293_p2     |         +|   0|  0|  11|          11|          11|
    |add_ln33_2_fu_302_p2     |         +|   0|  0|  11|          11|          11|
    |and_ln30_fu_219_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_fu_124_p2      |      icmp|   0|  0|  11|          11|           9|
    |icmp_ln31_fu_148_p2      |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln32_fu_213_p2      |      icmp|   0|  0|   9|           5|           5|
    |or_ln31_fu_231_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln30_1_fu_154_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln30_fu_201_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln31_1_fu_244_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln31_2_fu_172_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln31_fu_236_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln30_fu_208_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 151|          91|          67|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1_load                |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten108_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten94_load   |   9|          2|   10|         20|
    |i_1_fu_74                                |   9|          2|    3|          6|
    |indvar_flatten108_fu_78                  |   9|          2|   11|         22|
    |indvar_flatten94_fu_70                   |   9|          2|   10|         20|
    |j_fu_66                                  |   9|          2|    5|         10|
    |z_fu_62                                  |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  90|         20|   60|        120|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln33_2_reg_388                 |  11|   0|   11|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |i_1_fu_74                          |   3|   0|    3|          0|
    |icmp_ln31_reg_361                  |   1|   0|    1|          0|
    |indvar_flatten108_fu_78            |  11|   0|   11|          0|
    |indvar_flatten94_fu_70             |  10|   0|   10|          0|
    |j_fu_66                            |   5|   0|    5|          0|
    |select_ln31_1_reg_378              |   5|   0|    5|          0|
    |select_ln31_reg_373                |   5|   0|    5|          0|
    |select_ln31_reg_373_pp0_iter2_reg  |   5|   0|    5|          0|
    |z_fu_62                            |   5|   0|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  70|   0|   70|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3|  return value|
|conv_out_buf_V_address0  |  out|   11|   ap_memory|                                                       conv_out_buf_V|         array|
|conv_out_buf_V_ce0       |  out|    1|   ap_memory|                                                       conv_out_buf_V|         array|
|conv_out_buf_V_we0       |  out|    1|   ap_memory|                                                       conv_out_buf_V|         array|
|conv_out_buf_V_d0        |  out|   15|   ap_memory|                                                       conv_out_buf_V|         array|
+-------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

