Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Tue Feb  9 15:23:17 2021
| Host             : pop-os running 64-bit Pop!_OS 20.10
| Command          : report_power -file rocketchip_wrapper_power_routed.rpt -pb rocketchip_wrapper_power_summary_routed.pb -rpx rocketchip_wrapper_power_routed.rpx
| Design           : rocketchip_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.874  |
| Dynamic (W)              | 1.737  |
| Device Static (W)        | 0.137  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 63.4   |
| Junction Temperature (C) | 46.6   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.011 |        6 |       --- |             --- |
| Slice Logic              |     0.022 |    27833 |       --- |             --- |
|   LUT as Logic           |     0.020 |    13941 |     17600 |           79.21 |
|   LUT as Distributed RAM |    <0.001 |     1104 |      6000 |           18.40 |
|   CARRY4                 |    <0.001 |      919 |      4400 |           20.89 |
|   Register               |    <0.001 |     7470 |     35200 |           21.22 |
|   F7/F8 Muxes            |    <0.001 |      318 |     17600 |            1.81 |
|   Others                 |     0.000 |      509 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |        1 |      6000 |            0.02 |
| Signals                  |     0.033 |    21678 |       --- |             --- |
| Block RAM                |     0.009 |        6 |        60 |           10.00 |
| MMCM                     |     0.106 |        1 |         2 |           50.00 |
| I/O                      |    <0.001 |        1 |       100 |            1.00 |
| PS7                      |     1.556 |        1 |       --- |             --- |
| Static Power             |     0.137 |          |           |                 |
| Total                    |     1.874 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.083 |       0.075 |      0.008 |
| Vccaux    |       1.800 |     0.070 |       0.059 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.735 |       0.703 |      0.032 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------+------------+-----------------+
| Clock       | Domain     | Constraint (ns) |
+-------------+------------+-----------------+
| gclk_fbout  | gclk_fbout |             8.0 |
| host_clk_i  | host_clk_i |            20.0 |
| sys_clk_pin | clk        |             8.0 |
+-------------+------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+-----------+
| Name                                                 | Power (W) |
+------------------------------------------------------+-----------+
| rocketchip_wrapper                                   |     1.737 |
|   system_i                                           |     1.557 |
|     axi_interconnect_0                               |     0.000 |
|       s00_couplers                                   |     0.000 |
|         auto_pc                                      |     0.000 |
|     axi_interconnect_1                               |    <0.001 |
|       s00_couplers                                   |    <0.001 |
|         auto_pc                                      |    <0.001 |
|           inst                                       |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst             |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst    |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue              |    <0.001 |
|                   inst                               |    <0.001 |
|                     fifo_gen_inst                    |    <0.001 |
|                       inst_fifo_gen                  |    <0.001 |
|                         gconvfifo.rf                 |    <0.001 |
|                           grf.rf                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd |    <0.001 |
|                               gr1.gr1_int.rfwft      |    <0.001 |
|                               grss.rsts              |    <0.001 |
|                               rpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr |    <0.001 |
|                               gwss.wsts              |    <0.001 |
|                               wpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.mem    |    <0.001 |
|                               gdm.dm_gen.dm          |    <0.001 |
|                                 RAM_reg_0_31_0_0     |    <0.001 |
|                             rstblk                   |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst  |    <0.001 |
|               USE_WRITE.write_addr_inst              |    <0.001 |
|                 USE_BURSTS.cmd_queue                 |    <0.001 |
|                   inst                               |    <0.001 |
|                     fifo_gen_inst                    |    <0.001 |
|                       inst_fifo_gen                  |    <0.001 |
|                         gconvfifo.rf                 |    <0.001 |
|                           grf.rf                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd |    <0.001 |
|                               gr1.gr1_int.rfwft      |    <0.001 |
|                               grss.rsts              |    <0.001 |
|                               rpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr |    <0.001 |
|                               gwss.wsts              |    <0.001 |
|                               wpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.mem    |    <0.001 |
|                               gdm.dm_gen.dm          |    <0.001 |
|                                 RAM_reg_0_31_0_5     |    <0.001 |
|                                 RAM_reg_0_31_6_9     |    <0.001 |
|                             rstblk                   |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue            |    <0.001 |
|                   inst                               |    <0.001 |
|                     fifo_gen_inst                    |    <0.001 |
|                       inst_fifo_gen                  |    <0.001 |
|                         gconvfifo.rf                 |    <0.001 |
|                           grf.rf                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd |    <0.001 |
|                               gr1.gr1_int.rfwft      |    <0.001 |
|                               grss.rsts              |    <0.001 |
|                               rpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr |    <0.001 |
|                               gwss.wsts              |    <0.001 |
|                               wpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.mem    |    <0.001 |
|                               gdm.dm_gen.dm          |    <0.001 |
|                                 RAM_reg_0_31_0_4     |    <0.001 |
|                             rstblk                   |    <0.001 |
|               USE_WRITE.write_data_inst              |    <0.001 |
|     proc_sys_reset_0                                 |    <0.001 |
|       U0                                             |    <0.001 |
|         EXT_LPF                                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                  |    <0.001 |
|         SEQ                                          |    <0.001 |
|           SEQ_COUNTER                                |    <0.001 |
|     processing_system7_0                             |     1.557 |
|       inst                                           |     1.557 |
|   top                                                |     0.073 |
|     adapter                                          |     0.003 |
|       axi4frag                                       |    <0.001 |
|         Queue                                        |    <0.001 |
|         Queue_1                                      |    <0.001 |
|         Queue_2                                      |    <0.001 |
|       core                                           |     0.002 |
|         Queue                                        |    <0.001 |
|         Queue_1                                      |    <0.001 |
|           ram_data_reg_0_1_0_5                       |    <0.001 |
|           ram_data_reg_0_1_12_17                     |    <0.001 |
|           ram_data_reg_0_1_18_23                     |    <0.001 |
|           ram_data_reg_0_1_24_29                     |    <0.001 |
|           ram_data_reg_0_1_30_31                     |    <0.001 |
|           ram_data_reg_0_1_6_11                      |    <0.001 |
|           ram_extra_reg_0_1_0_5                      |    <0.001 |
|           ram_extra_reg_0_1_12_12                    |    <0.001 |
|           ram_extra_reg_0_1_6_11                     |    <0.001 |
|           ram_read_reg_0_1_0_0                       |    <0.001 |
|         bdev_data_fifo                               |    <0.001 |
|           ram_reg_0_15_0_5                           |    <0.001 |
|           ram_reg_0_15_12_17                         |    <0.001 |
|           ram_reg_0_15_18_23                         |    <0.001 |
|           ram_reg_0_15_24_29                         |    <0.001 |
|           ram_reg_0_15_30_31                         |    <0.001 |
|           ram_reg_0_15_6_11                          |    <0.001 |
|         bdev_req_fifo                                |    <0.001 |
|           ram_reg_0_15_0_5                           |    <0.001 |
|           ram_reg_0_15_12_17                         |    <0.001 |
|           ram_reg_0_15_18_23                         |    <0.001 |
|           ram_reg_0_15_24_29                         |    <0.001 |
|           ram_reg_0_15_30_31                         |    <0.001 |
|           ram_reg_0_15_6_11                          |    <0.001 |
|         bdev_resp_fifo                               |    <0.001 |
|           ram_reg_0_15_0_5                           |    <0.001 |
|           ram_reg_0_15_12_17                         |    <0.001 |
|           ram_reg_0_15_18_23                         |    <0.001 |
|           ram_reg_0_15_24_29                         |    <0.001 |
|           ram_reg_0_15_30_31                         |    <0.001 |
|           ram_reg_0_15_6_11                          |    <0.001 |
|         bdev_serdes                                  |    <0.001 |
|         ser_in_fifo                                  |    <0.001 |
|           ram_reg_0_15_0_5                           |    <0.001 |
|           ram_reg_0_15_12_17                         |    <0.001 |
|           ram_reg_0_15_18_23                         |    <0.001 |
|           ram_reg_0_15_24_29                         |    <0.001 |
|           ram_reg_0_15_30_31                         |    <0.001 |
|           ram_reg_0_15_6_11                          |    <0.001 |
|         ser_out_fifo                                 |    <0.001 |
|           ram_reg_0_15_0_5                           |    <0.001 |
|           ram_reg_0_15_12_17                         |    <0.001 |
|           ram_reg_0_15_18_23                         |    <0.001 |
|           ram_reg_0_15_24_29                         |    <0.001 |
|           ram_reg_0_15_30_31                         |    <0.001 |
|           ram_reg_0_15_6_11                          |    <0.001 |
|     target                                           |     0.070 |
|       Queue                                          |    <0.001 |
|         ram_reg_0_1_0_5                              |    <0.001 |
|         ram_reg_0_1_12_17                            |    <0.001 |
|         ram_reg_0_1_18_23                            |    <0.001 |
|         ram_reg_0_1_24_29                            |    <0.001 |
|         ram_reg_0_1_30_31                            |    <0.001 |
|         ram_reg_0_1_6_11                             |    <0.001 |
|       Queue_1                                        |    <0.001 |
|         ram_reg_0_1_0_5                              |    <0.001 |
|         ram_reg_0_1_12_17                            |    <0.001 |
|         ram_reg_0_1_18_23                            |    <0.001 |
|         ram_reg_0_1_24_29                            |    <0.001 |
|         ram_reg_0_1_30_31                            |    <0.001 |
|         ram_reg_0_1_6_11                             |    <0.001 |
|       adapter                                        |     0.002 |
|       bh                                             |     0.003 |
|         TLBroadcastTracker                           |    <0.001 |
|           o_data                                     |    <0.001 |
|             ram_data_reg_0_7_0_5                     |    <0.001 |
|             ram_data_reg_0_7_12_17                   |    <0.001 |
|             ram_data_reg_0_7_18_23                   |    <0.001 |
|             ram_data_reg_0_7_24_29                   |    <0.001 |
|             ram_data_reg_0_7_30_35                   |    <0.001 |
|             ram_data_reg_0_7_36_41                   |    <0.001 |
|             ram_data_reg_0_7_42_47                   |    <0.001 |
|             ram_data_reg_0_7_48_53                   |    <0.001 |
|             ram_data_reg_0_7_54_59                   |    <0.001 |
|             ram_data_reg_0_7_60_63                   |    <0.001 |
|             ram_data_reg_0_7_6_11                    |    <0.001 |
|             ram_mask_reg_0_7_0_5                     |    <0.001 |
|             ram_mask_reg_0_7_6_7                     |    <0.001 |
|         TLBroadcastTracker_1                         |    <0.001 |
|           o_data                                     |    <0.001 |
|             ram_data_reg_0_7_0_5                     |    <0.001 |
|             ram_data_reg_0_7_12_17                   |    <0.001 |
|             ram_data_reg_0_7_18_23                   |    <0.001 |
|             ram_data_reg_0_7_24_29                   |    <0.001 |
|             ram_data_reg_0_7_30_35                   |    <0.001 |
|             ram_data_reg_0_7_36_41                   |    <0.001 |
|             ram_data_reg_0_7_42_47                   |    <0.001 |
|             ram_data_reg_0_7_48_53                   |    <0.001 |
|             ram_data_reg_0_7_54_59                   |    <0.001 |
|             ram_data_reg_0_7_60_63                   |    <0.001 |
|             ram_data_reg_0_7_6_11                    |    <0.001 |
|             ram_mask_reg_0_7_0_5                     |    <0.001 |
|             ram_mask_reg_0_7_6_7                     |    <0.001 |
|         TLBroadcastTracker_2                         |    <0.001 |
|           o_data                                     |    <0.001 |
|             ram_data_reg_0_7_0_5                     |    <0.001 |
|             ram_data_reg_0_7_12_17                   |    <0.001 |
|             ram_data_reg_0_7_18_23                   |    <0.001 |
|             ram_data_reg_0_7_24_29                   |    <0.001 |
|             ram_data_reg_0_7_30_35                   |    <0.001 |
|             ram_data_reg_0_7_36_41                   |    <0.001 |
|             ram_data_reg_0_7_42_47                   |    <0.001 |
|             ram_data_reg_0_7_48_53                   |    <0.001 |
|             ram_data_reg_0_7_54_59                   |    <0.001 |
|             ram_data_reg_0_7_60_63                   |    <0.001 |
|             ram_data_reg_0_7_6_11                    |    <0.001 |
|             ram_mask_reg_0_7_0_5                     |    <0.001 |
|             ram_mask_reg_0_7_6_7                     |    <0.001 |
|         TLBroadcastTracker_3                         |     0.001 |
|           o_data                                     |    <0.001 |
|             ram_data_reg_0_7_0_5                     |    <0.001 |
|             ram_data_reg_0_7_12_17                   |    <0.001 |
|             ram_data_reg_0_7_18_23                   |    <0.001 |
|             ram_data_reg_0_7_24_29                   |    <0.001 |
|             ram_data_reg_0_7_30_35                   |    <0.001 |
|             ram_data_reg_0_7_36_41                   |    <0.001 |
|             ram_data_reg_0_7_42_47                   |    <0.001 |
|             ram_data_reg_0_7_48_53                   |    <0.001 |
|             ram_data_reg_0_7_54_59                   |    <0.001 |
|             ram_data_reg_0_7_60_63                   |    <0.001 |
|             ram_data_reg_0_7_6_11                    |    <0.001 |
|             ram_mask_reg_0_7_0_5                     |    <0.001 |
|             ram_mask_reg_0_7_6_7                     |    <0.001 |
|       clint                                          |    <0.001 |
|       controller                                     |     0.001 |
|         arbiter                                      |    <0.001 |
|           dataArb                                    |    <0.001 |
|           reqArb                                     |    <0.001 |
|         frontend                                     |    <0.001 |
|           Queue                                      |    <0.001 |
|         router                                       |    <0.001 |
|           allocQueue                                 |    <0.001 |
|             ram_reg_0_1_0_0                          |    <0.001 |
|           completeArb                                |    <0.001 |
|           completeQueue                              |    <0.001 |
|             ram_reg_0_1_0_0                          |    <0.001 |
|         trackers                                     |    <0.001 |
|         trackers_1                                   |    <0.001 |
|       debug_1                                        |    <0.001 |
|         dmInner                                      |    <0.001 |
|           dmInner                                    |    <0.001 |
|       error                                          |    <0.001 |
|         a                                            |    <0.001 |
|       int_sync_xing_sourcelzy                        |    <0.001 |
|         AsyncResetRegVec_w1_i0                       |    <0.001 |
|           reg_0                                      |    <0.001 |
|         AsyncResetRegVec_w1_i0_1                     |    <0.001 |
|           reg_0                                      |    <0.001 |
|         AsyncResetRegVec_w2_i0                       |    <0.001 |
|           reg_0                                      |    <0.001 |
|           reg_1                                      |    <0.001 |
|       mbus                                           |     0.002 |
|         coupler_to_memory_controller_named_axi4      |     0.002 |
|           axi4yank                                   |     0.001 |
|             Queue                                    |    <0.001 |
|             Queue_1                                  |    <0.001 |
|             Queue_10                                 |    <0.001 |
|             Queue_11                                 |    <0.001 |
|             Queue_12                                 |    <0.001 |
|             Queue_13                                 |    <0.001 |
|             Queue_14                                 |    <0.001 |
|             Queue_15                                 |    <0.001 |
|             Queue_16                                 |    <0.001 |
|             Queue_17                                 |    <0.001 |
|             Queue_18                                 |    <0.001 |
|             Queue_19                                 |    <0.001 |
|             Queue_2                                  |    <0.001 |
|             Queue_20                                 |    <0.001 |
|             Queue_21                                 |    <0.001 |
|             Queue_22                                 |    <0.001 |
|             Queue_23                                 |    <0.001 |
|             Queue_24                                 |    <0.001 |
|             Queue_25                                 |    <0.001 |
|             Queue_26                                 |    <0.001 |
|             Queue_27                                 |    <0.001 |
|             Queue_28                                 |    <0.001 |
|             Queue_29                                 |    <0.001 |
|             Queue_3                                  |    <0.001 |
|             Queue_30                                 |    <0.001 |
|             Queue_31                                 |    <0.001 |
|             Queue_32                                 |    <0.001 |
|             Queue_33                                 |    <0.001 |
|             Queue_34                                 |    <0.001 |
|             Queue_35                                 |    <0.001 |
|             Queue_36                                 |    <0.001 |
|             Queue_37                                 |    <0.001 |
|             Queue_38                                 |    <0.001 |
|             Queue_39                                 |    <0.001 |
|             Queue_4                                  |    <0.001 |
|             Queue_40                                 |    <0.001 |
|             Queue_41                                 |    <0.001 |
|             Queue_42                                 |    <0.001 |
|             Queue_43                                 |    <0.001 |
|             Queue_44                                 |    <0.001 |
|             Queue_45                                 |    <0.001 |
|             Queue_46                                 |    <0.001 |
|             Queue_47                                 |    <0.001 |
|             Queue_48                                 |    <0.001 |
|             Queue_49                                 |    <0.001 |
|             Queue_5                                  |    <0.001 |
|             Queue_50                                 |    <0.001 |
|             Queue_51                                 |    <0.001 |
|             Queue_52                                 |    <0.001 |
|             Queue_53                                 |    <0.001 |
|             Queue_54                                 |    <0.001 |
|             Queue_55                                 |    <0.001 |
|             Queue_56                                 |    <0.001 |
|             Queue_57                                 |    <0.001 |
|             Queue_58                                 |    <0.001 |
|             Queue_59                                 |    <0.001 |
|             Queue_6                                  |    <0.001 |
|             Queue_60                                 |    <0.001 |
|             Queue_61                                 |    <0.001 |
|             Queue_62                                 |    <0.001 |
|             Queue_63                                 |    <0.001 |
|             Queue_7                                  |    <0.001 |
|             Queue_8                                  |    <0.001 |
|             Queue_9                                  |    <0.001 |
|           tl2axi4                                    |     0.001 |
|             Queue                                    |    <0.001 |
|             Queue_1                                  |    <0.001 |
|       pbus                                           |     0.007 |
|         coupler_from_sbus                            |     0.002 |
|           atomics                                    |    <0.001 |
|           buffer                                     |     0.002 |
|             Queue                                    |     0.001 |
|               ram_address_reg_0_1_0_5                |    <0.001 |
|               ram_address_reg_0_1_12_17              |    <0.001 |
|               ram_address_reg_0_1_18_23              |    <0.001 |
|               ram_address_reg_0_1_24_28              |    <0.001 |
|               ram_address_reg_0_1_6_11               |    <0.001 |
|               ram_data_reg_0_1_0_5                   |    <0.001 |
|               ram_data_reg_0_1_12_17                 |    <0.001 |
|               ram_data_reg_0_1_18_23                 |    <0.001 |
|               ram_data_reg_0_1_24_29                 |    <0.001 |
|               ram_data_reg_0_1_30_35                 |    <0.001 |
|               ram_data_reg_0_1_36_41                 |    <0.001 |
|               ram_data_reg_0_1_42_47                 |    <0.001 |
|               ram_data_reg_0_1_48_53                 |    <0.001 |
|               ram_data_reg_0_1_54_59                 |    <0.001 |
|               ram_data_reg_0_1_60_63                 |    <0.001 |
|               ram_data_reg_0_1_6_11                  |    <0.001 |
|               ram_mask_reg_0_1_0_5                   |    <0.001 |
|               ram_mask_reg_0_1_6_7                   |    <0.001 |
|               ram_opcode_reg_0_1_0_2                 |    <0.001 |
|               ram_size_reg_0_1_0_2                   |    <0.001 |
|               ram_source_reg_0_1_0_2                 |    <0.001 |
|             Queue_1                                  |    <0.001 |
|               ram_data_reg_0_1_0_5                   |    <0.001 |
|               ram_data_reg_0_1_12_17                 |    <0.001 |
|               ram_data_reg_0_1_18_23                 |    <0.001 |
|               ram_data_reg_0_1_24_29                 |    <0.001 |
|               ram_data_reg_0_1_30_35                 |    <0.001 |
|               ram_data_reg_0_1_36_41                 |    <0.001 |
|               ram_data_reg_0_1_42_47                 |    <0.001 |
|               ram_data_reg_0_1_48_53                 |    <0.001 |
|               ram_data_reg_0_1_54_59                 |    <0.001 |
|               ram_data_reg_0_1_60_63                 |    <0.001 |
|               ram_data_reg_0_1_6_11                  |    <0.001 |
|               ram_opcode_reg_0_1_0_2                 |    <0.001 |
|               ram_param_reg_0_1_1_1                  |    <0.001 |
|               ram_size_reg_0_1_0_2                   |    <0.001 |
|               ram_source_reg_0_1_0_2                 |    <0.001 |
|         coupler_to_slave_named_blkdevcontroller      |    <0.001 |
|           fragmenter                                 |    <0.001 |
|             Repeater                                 |    <0.001 |
|         coupler_to_slave_named_bootrom               |     0.002 |
|           fragmenter                                 |     0.002 |
|             Repeater                                 |     0.002 |
|         coupler_to_slave_named_clint                 |    <0.001 |
|           fragmenter                                 |    <0.001 |
|             Repeater                                 |    <0.001 |
|         coupler_to_slave_named_debug                 |    <0.001 |
|           fragmenter                                 |    <0.001 |
|             Repeater                                 |    <0.001 |
|         coupler_to_slave_named_plic                  |    <0.001 |
|           fragmenter                                 |    <0.001 |
|             Repeater                                 |    <0.001 |
|         periphery_bus_xbar                           |    <0.001 |
|         sync_xing                                    |    <0.001 |
|           Queue                                      |    <0.001 |
|             ram_address_reg_0_1_0_5                  |    <0.001 |
|             ram_address_reg_0_1_12_17                |    <0.001 |
|             ram_address_reg_0_1_18_23                |    <0.001 |
|             ram_address_reg_0_1_24_28                |    <0.001 |
|             ram_address_reg_0_1_6_11                 |    <0.001 |
|             ram_data_reg_0_1_0_5                     |    <0.001 |
|             ram_data_reg_0_1_12_17                   |    <0.001 |
|             ram_data_reg_0_1_18_23                   |    <0.001 |
|             ram_data_reg_0_1_24_29                   |    <0.001 |
|             ram_data_reg_0_1_30_35                   |    <0.001 |
|             ram_data_reg_0_1_36_41                   |    <0.001 |
|             ram_data_reg_0_1_42_47                   |    <0.001 |
|             ram_data_reg_0_1_48_53                   |    <0.001 |
|             ram_data_reg_0_1_54_59                   |    <0.001 |
|             ram_data_reg_0_1_60_63                   |    <0.001 |
|             ram_data_reg_0_1_6_11                    |    <0.001 |
|             ram_mask_reg_0_1_0_5                     |    <0.001 |
|             ram_mask_reg_0_1_6_7                     |    <0.001 |
|             ram_opcode_reg_0_1_0_2                   |    <0.001 |
|             ram_param_reg_0_1_0_2                    |    <0.001 |
|             ram_size_reg_0_1_0_2                     |    <0.001 |
|             ram_source_reg_0_1_0_2                   |    <0.001 |
|           Queue_1                                    |    <0.001 |
|             ram_data_reg_0_1_0_5                     |    <0.001 |
|             ram_data_reg_0_1_12_17                   |    <0.001 |
|             ram_data_reg_0_1_18_23                   |    <0.001 |
|             ram_data_reg_0_1_24_29                   |    <0.001 |
|             ram_data_reg_0_1_30_35                   |    <0.001 |
|             ram_data_reg_0_1_36_41                   |    <0.001 |
|             ram_data_reg_0_1_42_47                   |    <0.001 |
|             ram_data_reg_0_1_48_53                   |    <0.001 |
|             ram_data_reg_0_1_54_59                   |    <0.001 |
|             ram_data_reg_0_1_60_63                   |    <0.001 |
|             ram_data_reg_0_1_6_11                    |    <0.001 |
|             ram_error_reg_0_1_0_0                    |    <0.001 |
|             ram_opcode_reg_0_1_0_2                   |    <0.001 |
|             ram_param_reg_0_1_1_1                    |    <0.001 |
|             ram_size_reg_0_1_0_2                     |    <0.001 |
|             ram_source_reg_0_1_0_2                   |    <0.001 |
|       plic                                           |    <0.001 |
|         LevelGateway_3                               |    <0.001 |
|         Queue                                        |    <0.001 |
|       sbus                                           |     0.002 |
|         coupler_to_slave_named_Error                 |    <0.001 |
|           buffer                                     |    <0.001 |
|             Queue                                    |    <0.001 |
|               ram_opcode_reg_0_1_0_2                 |    <0.001 |
|               ram_size_reg_0_1_0_3                   |    <0.001 |
|               ram_source_reg_0_1_0_2                 |    <0.001 |
|             Queue_1                                  |    <0.001 |
|               ram_data_reg_0_1_60_63                 |    <0.001 |
|               ram_error_reg_0_1_0_0                  |    <0.001 |
|               ram_opcode_reg_0_1_0_2                 |    <0.001 |
|               ram_param_reg_0_1_1_1                  |    <0.001 |
|               ram_size_reg_0_1_0_3                   |    <0.001 |
|               ram_source_reg_0_1_0_2                 |    <0.001 |
|         system_bus_xbar                              |     0.002 |
|       tile                                           |     0.051 |
|         core                                         |     0.019 |
|           _T_1396_reg_r1_0_31_0_5                    |    <0.001 |
|           _T_1396_reg_r1_0_31_12_17                  |    <0.001 |
|           _T_1396_reg_r1_0_31_18_23                  |    <0.001 |
|           _T_1396_reg_r1_0_31_24_29                  |    <0.001 |
|           _T_1396_reg_r1_0_31_30_35                  |    <0.001 |
|           _T_1396_reg_r1_0_31_36_41                  |    <0.001 |
|           _T_1396_reg_r1_0_31_42_47                  |    <0.001 |
|           _T_1396_reg_r1_0_31_48_53                  |    <0.001 |
|           _T_1396_reg_r1_0_31_54_59                  |    <0.001 |
|           _T_1396_reg_r1_0_31_60_63                  |    <0.001 |
|           _T_1396_reg_r1_0_31_6_11                   |    <0.001 |
|           _T_1396_reg_r2_0_31_0_5                    |    <0.001 |
|           _T_1396_reg_r2_0_31_12_17                  |    <0.001 |
|           _T_1396_reg_r2_0_31_18_23                  |    <0.001 |
|           _T_1396_reg_r2_0_31_24_29                  |    <0.001 |
|           _T_1396_reg_r2_0_31_30_35                  |    <0.001 |
|           _T_1396_reg_r2_0_31_36_41                  |    <0.001 |
|           _T_1396_reg_r2_0_31_42_47                  |    <0.001 |
|           _T_1396_reg_r2_0_31_48_53                  |    <0.001 |
|           _T_1396_reg_r2_0_31_54_59                  |    <0.001 |
|           _T_1396_reg_r2_0_31_60_63                  |    <0.001 |
|           _T_1396_reg_r2_0_31_6_11                   |    <0.001 |
|           csr                                        |     0.006 |
|           div                                        |     0.005 |
|           ibuf                                       |    <0.001 |
|         dcache                                       |     0.012 |
|           data                                       |     0.005 |
|           tlb                                        |    <0.001 |
|             pmp                                      |    <0.001 |
|         dcacheArb                                    |    <0.001 |
|         frontend                                     |     0.015 |
|           fq                                         |     0.007 |
|           icache                                     |     0.005 |
|           tlb                                        |     0.002 |
|             pmp                                      |    <0.001 |
|         ptw                                          |     0.002 |
|           arb                                        |    <0.001 |
|         sync_xing                                    |     0.002 |
|           Queue                                      |    <0.001 |
|             ram_address_reg_0_1_0_5                  |    <0.001 |
|             ram_address_reg_0_1_12_17                |    <0.001 |
|             ram_address_reg_0_1_18_23                |    <0.001 |
|             ram_address_reg_0_1_24_29                |    <0.001 |
|             ram_address_reg_0_1_30_31                |    <0.001 |
|             ram_address_reg_0_1_6_11                 |    <0.001 |
|             ram_data_reg_0_1_0_5                     |    <0.001 |
|             ram_data_reg_0_1_12_17                   |    <0.001 |
|             ram_data_reg_0_1_18_23                   |    <0.001 |
|             ram_data_reg_0_1_24_29                   |    <0.001 |
|             ram_data_reg_0_1_30_35                   |    <0.001 |
|             ram_data_reg_0_1_36_41                   |    <0.001 |
|             ram_data_reg_0_1_42_47                   |    <0.001 |
|             ram_data_reg_0_1_48_53                   |    <0.001 |
|             ram_data_reg_0_1_54_59                   |    <0.001 |
|             ram_data_reg_0_1_60_63                   |    <0.001 |
|             ram_data_reg_0_1_6_11                    |    <0.001 |
|             ram_mask_reg_0_1_0_5                     |    <0.001 |
|             ram_mask_reg_0_1_6_7                     |    <0.001 |
|             ram_opcode_reg_0_1_0_2                   |    <0.001 |
|             ram_param_reg_0_1_0_2                    |    <0.001 |
|             ram_size_reg_0_1_0_3                     |    <0.001 |
|             ram_source_reg_0_1_0_0                   |    <0.001 |
|             ram_source_reg_0_1_1_1                   |    <0.001 |
|           Queue_1                                    |    <0.001 |
|             ram_data_reg_0_1_0_5                     |    <0.001 |
|             ram_data_reg_0_1_12_17                   |    <0.001 |
|             ram_data_reg_0_1_18_23                   |    <0.001 |
|             ram_data_reg_0_1_24_29                   |    <0.001 |
|             ram_data_reg_0_1_30_35                   |    <0.001 |
|             ram_data_reg_0_1_36_41                   |    <0.001 |
|             ram_data_reg_0_1_42_47                   |    <0.001 |
|             ram_data_reg_0_1_48_53                   |    <0.001 |
|             ram_data_reg_0_1_54_59                   |    <0.001 |
|             ram_data_reg_0_1_60_63                   |    <0.001 |
|             ram_data_reg_0_1_6_11                    |    <0.001 |
|             ram_error_reg_0_1_0_0                    |    <0.001 |
|             ram_opcode_reg_0_1_0_2                   |    <0.001 |
|             ram_param_reg_0_1_0_0                    |    <0.001 |
|             ram_param_reg_0_1_1_1                    |    <0.001 |
|             ram_sink_reg_0_1_0_2                     |    <0.001 |
|             ram_size_reg_0_1_0_3                     |    <0.001 |
|             ram_source_reg_0_1_0_0                   |    <0.001 |
|             ram_source_reg_0_1_1_1                   |    <0.001 |
|           Queue_2                                    |    <0.001 |
|             ram_address_reg_0_1_0_5                  |    <0.001 |
|             ram_address_reg_0_1_12_17                |    <0.001 |
|             ram_address_reg_0_1_18_23                |    <0.001 |
|             ram_address_reg_0_1_24_29                |    <0.001 |
|             ram_address_reg_0_1_30_31                |    <0.001 |
|             ram_address_reg_0_1_6_11                 |    <0.001 |
|             ram_param_reg_0_1_0_0                    |    <0.001 |
|             ram_param_reg_0_1_1_1                    |    <0.001 |
|             ram_size_reg_0_1_0_3                     |    <0.001 |
|             ram_source_reg_0_1_1_1                   |    <0.001 |
|           Queue_3                                    |    <0.001 |
|             ram_address_reg_0_1_0_5                  |    <0.001 |
|             ram_address_reg_0_1_12_17                |    <0.001 |
|             ram_address_reg_0_1_18_23                |    <0.001 |
|             ram_address_reg_0_1_24_29                |    <0.001 |
|             ram_address_reg_0_1_30_31                |    <0.001 |
|             ram_address_reg_0_1_6_11                 |    <0.001 |
|             ram_data_reg_0_1_0_5                     |    <0.001 |
|             ram_data_reg_0_1_12_17                   |    <0.001 |
|             ram_data_reg_0_1_18_23                   |    <0.001 |
|             ram_data_reg_0_1_24_29                   |    <0.001 |
|             ram_data_reg_0_1_30_35                   |    <0.001 |
|             ram_data_reg_0_1_36_41                   |    <0.001 |
|             ram_data_reg_0_1_42_47                   |    <0.001 |
|             ram_data_reg_0_1_48_53                   |    <0.001 |
|             ram_data_reg_0_1_54_59                   |    <0.001 |
|             ram_data_reg_0_1_60_63                   |    <0.001 |
|             ram_data_reg_0_1_6_11                    |    <0.001 |
|             ram_opcode_reg_0_1_0_2                   |    <0.001 |
|             ram_size_reg_0_1_0_3                     |    <0.001 |
|             ram_source_reg_0_1_0_0                   |    <0.001 |
|             ram_source_reg_0_1_1_1                   |    <0.001 |
|           Queue_4                                    |    <0.001 |
|             ram_sink_reg_0_1_0_2                     |    <0.001 |
|         tlMasterXbar                                 |    <0.001 |
+------------------------------------------------------+-----------+


