
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.098492                       # Number of seconds simulated
sim_ticks                                 98492011041                       # Number of ticks simulated
final_tick                               611101213929                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156727                       # Simulator instruction rate (inst/s)
host_op_rate                                   198264                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1825086                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378728                       # Number of bytes of host memory used
host_seconds                                 53965.69                       # Real time elapsed on the host
sim_insts                                  8457904207                       # Number of instructions simulated
sim_ops                                   10699455885                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3263872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2724736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2740096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2730496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2735872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1703936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       750720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2738560                       # Number of bytes read from this memory
system.physmem.bytes_read::total             19427328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3927552                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3927552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25499                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        21287                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        21407                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        21332                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        21374                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        13312                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         5865                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        21395                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                151776                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           30684                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                30684                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33138444                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27664538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27820490                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     27723020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        50684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     27777603                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        44186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17300246                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        53284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7622141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        49385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27804895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               197247754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50684                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        50684                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        44186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        53284                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        49385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             396377                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39876859                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39876859                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39876859                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33138444                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27664538                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27820490                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     27723020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        50684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     27777603                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        44186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17300246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        53284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7622141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        49385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27804895                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              237124613                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               236191874                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17545743                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15832444                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       918694                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6616518                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6277248                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          970074                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40709                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186058129                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110336405                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17545743                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7247322                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21823818                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2886868                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      12179218                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10676641                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       923118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222006363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.583043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.900907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200182545     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          779643      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1595957      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          671285      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3628561      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3229283      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          626871      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1305770      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9986448      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222006363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074286                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.467147                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184811948                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     13436805                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21743849                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        69050                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1944705                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1539949                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          493                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129378558                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2750                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1944705                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       185014748                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       11804894                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       974809                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21626789                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       640412                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129310404                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          196                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        289788                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       225823                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         5090                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151803232                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    609048233                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    609048233                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17080368                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15019                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7581                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1563666                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30517667                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15439226                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       140559                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       748975                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         129061371                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15062                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124103913                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        67876                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9910891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23751710                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           83                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    222006363                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.559011                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.354462                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177752619     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13336702      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10898057      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4710918      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5938914      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5709933      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3241959      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       256820      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       160441      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222006363                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314012     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2425139     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        70416      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77844810     62.73%     62.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1083825      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29763843     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15404003     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124103913                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.525437                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2809567                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022639                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    473091632                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138990553                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123051194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126913480                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223696                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1169624                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          467                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3237                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        93890                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        10976                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1944705                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       11395875                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       185703                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129076510                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1268                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30517667                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15439226                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7584                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        123724                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           97                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3237                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       535738                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       541486                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1077224                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123240088                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29665487                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       863825                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   77                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45068016                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16148923                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402529                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521780                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123054595                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123051194                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66458484                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        131004743                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520980                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507298                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11574029                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       938839                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    220061658                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534016                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.356246                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177397228     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15606786      7.09%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7306783      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7217116      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1971617      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8342841      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       626553      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457195      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1135539      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    220061658                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1135539                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           348016217                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          260125707                       # The number of ROB writes
system.switch_cpus0.timesIdled                4048033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               14185511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.361919                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.361919                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.423385                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.423385                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609291490                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142886168                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154083522                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus1.numCycles               236191874                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18238023                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     14917433                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1781575                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7507684                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7188750                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1873800                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        78801                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    176905777                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             103526455                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18238023                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9062550                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21691868                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5188695                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4831064                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10880167                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1794019                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    206797001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.961211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       185105133     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1177886      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1857245      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2958997      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1224205      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1364087      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1459669      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          951798      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10697981      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    206797001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077217                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.438315                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       175267569                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6482339                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21624347                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        54891                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3367852                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2988956                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          443                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     126412787                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2829                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3367852                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       175537299                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1656295                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4047496                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21412798                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       775258                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     126336522                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        21818                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        216282                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       290897                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        39567                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    175403174                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    587720640                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    587720640                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    149629408                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25773763                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32044                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17577                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2326951                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12033812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6465527                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       195787                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1473011                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         126161667                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        119363450                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       148713                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16013967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35852480                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2946                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    206797001                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.577201                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269588                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    156467080     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20203307      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11039467      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7534385      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7045396      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2021814      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1580396      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       536224      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       368932      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    206797001                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          27720     12.52%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         85886     38.78%     51.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       107857     48.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     99998003     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1889055      1.58%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14467      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11028077      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6433848      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     119363450                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.505366                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             221463                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001855                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    445894077                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    142209044                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    117446935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     119584913                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       358931                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2158293                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          325                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1315                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       187731                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7436                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3367852                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1065495                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107235                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    126193912                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12033812                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6465527                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17552                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         78956                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1315                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1040302                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1018494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2058796                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    117665161                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10370008                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1698289                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            16802272                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16558553                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6432264                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.498176                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             117447693                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            117446935                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68670892                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        179435268                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.497252                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382706                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     87893089                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107733564                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18460671                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29180                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1819087                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    203429149                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.529588                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382843                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    159696100     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21181930     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8243703      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4440889      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3325819      1.63%     96.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1855757      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1147827      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1024454      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2512670      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    203429149                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     87893089                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107733564                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16153313                       # Number of memory references committed
system.switch_cpus1.commit.loads              9875517                       # Number of loads committed
system.switch_cpus1.commit.membars              14558                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15464836                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         97075685                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2188484                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2512670                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           327110129                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          255756540                       # The number of ROB writes
system.switch_cpus1.timesIdled                2858679                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               29394873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           87893089                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107733564                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     87893089                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.687263                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.687263                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372126                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372126                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       530588411                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      162805788                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      117901528                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29154                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus2.numCycles               236191874                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18292994                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     14962787                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1786401                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7542473                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7212670                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1880954                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        79287                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    177485141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             103837529                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18292994                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9093624                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             21756368                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5200379                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4844075                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         10914976                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1798840                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    207460511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.960957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       185704143     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1180734      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1862735      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2967450      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1227796      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1368751      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1467214      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          954007      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10727681      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    207460511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077450                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.439632                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       175842475                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6499910                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21688513                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        55125                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3374485                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2997405                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          444                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     126787247                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2846                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3374485                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       176112286                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1653239                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4064158                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21477199                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       779141                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     126711297                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        23394                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        216199                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       291645                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        42779                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    175923797                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    589468248                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    589468248                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    150124332                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25799465                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32132                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17616                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2331248                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12066876                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6486805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       196213                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1475932                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         126537369                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32236                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        119739843                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       148895                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     16030587                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     35850535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2960                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    207460511                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.577169                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269567                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    156967939     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20274191      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11073718      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7555651      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7066657      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2028276      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1585568      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       538241      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       370270      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    207460511                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          27868     12.58%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         85396     38.55%     51.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       108251     48.87%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    100311543     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1894849      1.58%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14514      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11064145      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6454792      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     119739843                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.506960                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             221515                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001850                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    447310607                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    142601473                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    117818671                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     119961358                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       358549                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2158719                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          335                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1312                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       188255                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7454                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3374485                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1064470                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       107696                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    126569728                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        50856                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12066876                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6486805                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17612                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         79318                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1312                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1043928                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1019848                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2063776                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    118037841                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10404869                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1702002                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            16858109                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16609917                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6453240                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.499754                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             117819455                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            117818671                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         68889069                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        179988529                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.498826                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382741                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     88183799                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    108089874                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18480164                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29276                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1824143                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    204086026                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.529629                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.382765                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    160205560     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21250985     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8272573      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4459846      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3335288      1.63%     96.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1864605      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1149612      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1028100      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2519457      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    204086026                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     88183799                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     108089874                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16206707                       # Number of memory references committed
system.switch_cpus2.commit.loads              9908157                       # Number of loads committed
system.switch_cpus2.commit.membars              14606                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15515958                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         97396770                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2195723                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2519457                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           328136022                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          256514754                       # The number of ROB writes
system.switch_cpus2.timesIdled                2868709                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               28731363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           88183799                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            108089874                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     88183799                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.678404                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.678404                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.373357                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.373357                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       532286416                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      163320609                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      118260240                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29250                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus3.numCycles               236191874                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18249080                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     14926264                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1785149                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7586633                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7201567                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1876975                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        79055                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    177160327                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             103556768                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18249080                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9078542                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             21703951                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5188464                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4773973                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         10895003                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1797403                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    207002660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.960511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       185298709     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1177836      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1859055      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2961627      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1224289      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1371948      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1459236      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          953139      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10696821      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    207002660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077264                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.438443                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       175523302                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6423992                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         21636729                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        54668                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3363966                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      2990496                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          446                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     126462181                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2861                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3363966                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       175791929                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1663651                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3978729                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         21425935                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       778447                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     126386206                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        24492                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        215597                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       290219                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents        44587                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    175473436                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    587936082                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    587936082                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    149786222                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        25687214                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        32007                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17523                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2322561                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12046541                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6468779                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       195307                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1473027                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         126214084                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        32100                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        119466933                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       148838                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15945570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     35577057                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         2893                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    207002660                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.577128                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269483                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    156620128     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     20231068      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11056699      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7534106      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7047430      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2024389      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1582354      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       537528      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       368958      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    207002660                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          27703     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         84994     38.56%     51.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       107733     48.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    100087512     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1888046      1.58%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        14482      0.01%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11040164      9.24%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6436729      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     119466933                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.505805                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             220430                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001845                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    446305794                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    142193048                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    117547176                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     119687363                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       359627                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2160684                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          328                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1321                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       184405                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         7462                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3363966                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1072424                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       107668                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    126246308                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        48993                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12046541                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6468779                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17511                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         79132                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1321                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1043487                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1017858                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2061345                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    117765442                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     10383224                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1701491                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  124                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            16818284                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16573411                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6435060                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.498601                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             117547985                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            117547176                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         68729499                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        179566582                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.497677                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382752                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     87985106                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    107846451                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18400126                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        29207                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1822736                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    203638694                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.529597                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.382651                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    159853578     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21205688     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8256227      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4447151      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3330329      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1859570      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1147735      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1026048      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2512368      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    203638694                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     87985106                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     107846451                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16170231                       # Number of memory references committed
system.switch_cpus3.commit.loads              9885857                       # Number of loads committed
system.switch_cpus3.commit.membars              14572                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15481054                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         97177398                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2190781                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2512368                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           327372318                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          255857316                       # The number of ROB writes
system.switch_cpus3.timesIdled                2862924                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               29189214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           87985106                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            107846451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     87985106                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.684453                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.684453                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.372515                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.372515                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       531069313                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      162944643                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      117945542                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         29180                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus4.numCycles               236191874                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18264579                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     14938703                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1784387                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7518517                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7197231                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1877374                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        79087                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    177198858                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             103682071                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18264579                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9074605                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             21720450                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5196062                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4835183                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         10897569                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1796744                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    207127202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.961152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       185406752     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1178566      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1858311      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2962724      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1223524      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1367012      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1462949      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          953146      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10714218      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    207127202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077329                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.438974                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       175554239                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6493080                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         21652857                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        54755                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3372268                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      2993488                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          447                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     126596633                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2851                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3372268                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       175825053                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1649118                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4062264                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21440108                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       778388                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     126520871                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents        20128                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        216361                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       292612                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents        39392                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    175657438                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    588576036                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    588576036                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    149870600                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        25786807                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        32107                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        17617                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2339885                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12048655                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6476512                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       195792                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1473160                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         126348986                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        32196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        119554411                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       148607                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16017048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     35827462                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         2972                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    207127202                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.577203                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269648                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    156719415     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     20233970      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11057900      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      7541698      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7058616      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2024621      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1584242      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       537394      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       369346      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    207127202                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          27766     12.56%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         85101     38.50%     51.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       108186     48.94%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    100158136     83.78%     83.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1891787      1.58%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        14490      0.01%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11045739      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6444259      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     119554411                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.506175                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             221053                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001849                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    446605684                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    142399514                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    117634377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     119775464                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       360673                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2157227                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          313                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1310                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       188599                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         7479                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3372268                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1053422                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       107416                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    126381308                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        46410                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12048655                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6476512                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        17598                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         79031                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1310                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1041123                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1019923                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2061046                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    117853509                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     10388788                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1700902                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  126                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            16831351                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16583784                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6442563                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.498974                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             117635197                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            117634377                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         68778502                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        179705642                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.498046                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382729                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     88034679                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    107907224                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     18474349                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        29224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1822038                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    203754934                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.529593                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.382775                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    159951073     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     21212780     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8259041      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4450996      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3330038      1.63%     96.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1860318      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1148895      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1026082      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2515711      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    203754934                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     88034679                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     107907224                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              16179335                       # Number of memory references committed
system.switch_cpus4.commit.loads              9891426                       # Number of loads committed
system.switch_cpus4.commit.membars              14580                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15489796                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         97232136                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2192013                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2515711                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           327620211                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          256135635                       # The number of ROB writes
system.switch_cpus4.timesIdled                2864517                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               29064672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           88034679                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            107907224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     88034679                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.682941                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.682941                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.372725                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.372725                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       531451731                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      163062048                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      118081797                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         29198                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus5.numCycles               236191874                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        17406870                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     15532267                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1382650                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     11525508                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        11336573                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1045427                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        41418                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    183708840                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              98855172                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           17406870                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     12382000                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             22027387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        4542457                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4205832                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11113335                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1357271                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    213094065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.519886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.760851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       191066678     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3352414      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1694024      0.79%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3313129      1.55%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1068902      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3066151      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          485642      0.23%     95.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          792527      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         8254598      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    213094065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073698                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.418538                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       181805129                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6151936                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         21983689                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        17629                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3135678                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1654238                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        16328                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     110608401                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        30970                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3135678                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       182021098                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3874449                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1608954                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         21779551                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       674331                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     110452721                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          146                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         85988                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       523438                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    144773821                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    500607953                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    500607953                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    117429374                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        27344437                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        14851                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         7515                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1525382                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     19879877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3245964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        20866                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       741344                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         109880273                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        14903                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        102889968                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        66265                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     19815418                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     40585136                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          104                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    213094065                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482838                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.095921                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    167991301     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     14204644      6.67%     85.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     15080142      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8765492      4.11%     96.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      4518714      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1133541      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1342312      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        31221      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        26698      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    213094065                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         172083     57.25%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         70192     23.35%     80.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        58297     19.40%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     80703974     78.44%     78.44% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       808173      0.79%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7338      0.01%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     18151813     17.64%     96.87% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3218670      3.13%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     102889968                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.435620                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             300572                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002921                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    419240838                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    129710867                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    100288164                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     103190540                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        81218                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4036072                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          279                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        80443                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3135678                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3064299                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        83774                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    109895245                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         4357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     19879877                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3245964                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         7511                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         37184                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1707                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          279                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       931016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       535379                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1466395                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    101590503                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     17895168                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1299465                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   69                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            21113652                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        15442135                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3218484                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.430119                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             100310575                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            100288164                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         60671060                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        132270438                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.424605                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.458689                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     79871335                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     89944935                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     19954373                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        14799                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1373913                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    209958387                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.428394                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.298073                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    176457250     84.04%     84.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     13166699      6.27%     90.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8454426      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2666600      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4413666      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       862444      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       547528      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       500660      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2889114      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    209958387                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     79871335                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      89944935                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              19009322                       # Number of memory references committed
system.switch_cpus5.commit.loads             15843801                       # Number of loads committed
system.switch_cpus5.commit.membars               7384                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          13798293                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         78611308                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1126981                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2889114                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           316968282                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          222936741                       # The number of ROB writes
system.switch_cpus5.timesIdled                4089554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               23097809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           79871335                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             89944935                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     79871335                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.957154                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.957154                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.338163                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.338163                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       472168235                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      130690723                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      117432857                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         14784                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus6.numCycles               236191874                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        21161882                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17621628                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1923396                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8083065                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7744584                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2276408                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        89416                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    184170755                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             116086789                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           21161882                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10020992                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24197073                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5347752                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       9202811                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles          529                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines         11435307                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1838977                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    220978128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.017081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       196781055     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1483905      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1873515      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2980118      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1247292      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1603101      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1872301      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          855629      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12281212      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    220978128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089596                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491494                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       183088605                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     10389506                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24082301                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        11288                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3406420                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3218822                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          526                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     141883420                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2190                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3406420                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       183273120                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         590256                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      9283487                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23909161                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       515677                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     141012265                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          126                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         74467                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       359782                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    196974686                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    655751328                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    655751328                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    164913462                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        32061215                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        34228                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        17872                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1811353                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13189249                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6904468                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        76920                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1561092                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         137676389                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        34352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        132125062                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       132061                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16626832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     33775984                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1362                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    220978128                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.597910                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319838                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    164987767     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25542363     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     10440060      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5850336      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7924165      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2440703      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2399411      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1291654      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       101669      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    220978128                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         911259     79.12%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        122735     10.66%     89.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       117810     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    111313621     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1806506      1.37%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16355      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12105214      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6883366      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     132125062                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.559397                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1151804                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008718                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    486512117                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    154338209                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    128691667                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     133276866                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        97622                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2470984                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        93436                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3406420                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         449034                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        56710                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    137710748                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       107850                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13189249                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6904468                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        17873                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         49456                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           54                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1141166                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1079252                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2220418                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    129827637                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11910332                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2297425                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18793114                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18361132                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6882782                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549670                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             128692080                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            128691667                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         77103471                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        207099271                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.544861                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372302                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     95943008                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    118223696                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19487590                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        32990                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1939824                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    217571708                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543378                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.363395                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    167533026     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     25358929     11.66%     88.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9207622      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4588864      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4195062      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1762871      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1742161      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       830022      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2353151      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    217571708                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     95943008                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     118223696                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17529293                       # Number of memory references committed
system.switch_cpus6.commit.loads             10718261                       # Number of loads committed
system.switch_cpus6.commit.membars              16458                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17135862                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        106440170                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2441310                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2353151                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           352929180                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          278829021                       # The number of ROB writes
system.switch_cpus6.timesIdled                2791137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               15213746                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           95943008                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            118223696                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     95943008                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.461794                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.461794                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.406208                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.406208                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       584186168                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      179838781                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      131238533                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         32962                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus7.numCycles               236191874                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18289700                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     14960292                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1785862                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7533520                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7210192                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1879285                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        79162                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    177403417                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             103817752                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18289700                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9089477                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             21752843                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5199406                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4785781                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         10910679                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1798354                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    207316653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.961429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       185563810     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1180729      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1862701      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2968280      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1226147      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1368832      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1465512      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          953826      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10726816      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    207316653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077436                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.439548                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       175762110                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6440076                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         21685215                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        55080                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3374169                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      2996555                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          445                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     126766913                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2842                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3374169                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       176032337                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1658666                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4001699                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         21473302                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       776477                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     126689849                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        21832                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        216208                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       292073                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        38934                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    175889054                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    589366195                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    589366195                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    150078345                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        25810611                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        32164                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        17652                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2332622                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12065614                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6484624                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       196065                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1477842                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         126514884                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        32251                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        119708712                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       148309                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16041806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     35877358                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         2987                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    207316653                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577420                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269819                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    156842913     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     20261658      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11070976      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      7552080      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7067119      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2028003      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1586433      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       537995      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       369476      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    207316653                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          27876     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         86102     38.75%     51.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       108215     48.70%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    100290433     83.78%     83.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1894584      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        14510      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11056859      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6452326      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     119708712                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.506828                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             222193                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001856                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    447104579                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    142590239                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    117788480                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     119930905                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       361124                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2160463                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          325                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1322                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       187984                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         7467                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3374169                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1068999                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       107414                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    126547261                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        50051                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12065614                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6484624                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        17636                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         79034                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1322                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1043105                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1020879                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2063984                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    118006990                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10400032                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1701722                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  126                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            16850742                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16605768                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6450710                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.499623                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             117789281                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            117788480                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         68873649                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        179968936                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.498698                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382697                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     88156713                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    108056818                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18490734                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        29264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1823473                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    203942484                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.529840                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.383120                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    160079077     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     21243289     10.42%     88.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8269549      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4454687      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3335603      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1861645      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1151023      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1027293      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2520318      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    203942484                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     88156713                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     108056818                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16201768                       # Number of memory references committed
system.switch_cpus7.commit.loads              9905139                       # Number of loads committed
system.switch_cpus7.commit.membars              14600                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15511264                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         97366936                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2195053                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2520318                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           327969133                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          256469563                       # The number of ROB writes
system.switch_cpus7.timesIdled                2866686                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               28875221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           88156713                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            108056818                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     88156713                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.679227                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.679227                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.373242                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.373242                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       532140989                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      163278123                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      118234419                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         29238                       # number of misc regfile writes
system.l20.replacements                         25538                       # number of replacements
system.l20.tagsinuse                      4095.910294                       # Cycle average of tags in use
system.l20.total_refs                          375471                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29634                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.670277                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.105826                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.713141                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3350.257335                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           730.833992                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002467                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001151                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.817934                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.178426                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46548                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46549                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18876                       # number of Writeback hits
system.l20.Writeback_hits::total                18876                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           68                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   68                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46616                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46617                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46616                       # number of overall hits
system.l20.overall_hits::total                  46617                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25498                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25537                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25499                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25538                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25499                       # number of overall misses
system.l20.overall_misses::total                25538                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     37569878                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  13236619822                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    13274189700                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       438005                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       438005                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     37569878                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  13237057827                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     13274627705                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     37569878                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  13237057827                       # number of overall miss cycles
system.l20.overall_miss_latency::total    13274627705                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72046                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72086                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18876                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18876                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               69                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72115                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72155                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72115                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72155                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.353913                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.354257                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.014493                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.014493                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.353588                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.353933                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.353588                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.353933                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 963330.205128                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519123.845870                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 519802.235971                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       438005                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       438005                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 963330.205128                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519120.664614                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 519799.033010                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 963330.205128                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519120.664614                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 519799.033010                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4662                       # number of writebacks
system.l20.writebacks::total                     4662                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25498                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25537                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25499                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25538                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25499                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25538                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     34768139                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  11405108806                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  11439876945                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       366205                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       366205                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     34768139                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  11405475011                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  11440243150                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     34768139                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  11405475011                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  11440243150                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.353913                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.354257                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.014493                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.014493                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.353588                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.353933                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.353588                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.353933                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 891490.743590                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447294.250765                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 447972.625798                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       366205                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       366205                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 891490.743590                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447291.070669                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 447969.423996                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 891490.743590                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447291.070669                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 447969.423996                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         21326                       # number of replacements
system.l21.tagsinuse                      4095.568119                       # Cycle average of tags in use
system.l21.total_refs                          399671                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25422                       # Sample count of references to valid blocks.
system.l21.avg_refs                         15.721462                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.332143                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.609088                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2561.269020                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1485.357868                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009114                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002834                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.625310                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.362636                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        42638                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42639                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13691                       # number of Writeback hits
system.l21.Writeback_hits::total                13691                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          119                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  119                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        42757                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42758                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        42757                       # number of overall hits
system.l21.overall_hits::total                  42758                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        21286                       # number of ReadReq misses
system.l21.ReadReq_misses::total                21324                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        21287                       # number of demand (read+write) misses
system.l21.demand_misses::total                 21325                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        21287                       # number of overall misses
system.l21.overall_misses::total                21325                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     31997615                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  11286740142                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    11318737757                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       255272                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       255272                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     31997615                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  11286995414                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     11318993029                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     31997615                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  11286995414                       # number of overall miss cycles
system.l21.overall_miss_latency::total    11318993029                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        63924                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              63963                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13691                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13691                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          120                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              120                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        64044                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               64083                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        64044                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              64083                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.332989                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.333380                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.008333                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.008333                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.332381                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.332772                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.332381                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.332772                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 842042.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 530242.419525                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 530798.056509                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       255272                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       255272                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 842042.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 530229.502231                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 530785.136178                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 842042.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 530229.502231                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 530785.136178                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4112                       # number of writebacks
system.l21.writebacks::total                     4112                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        21286                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           21324                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        21287                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            21325                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        21287                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           21325                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     29255703                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   9755337320                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   9784593023                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       182722                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       182722                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     29255703                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   9755520042                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   9784775745                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     29255703                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   9755520042                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   9784775745                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.332989                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.333380                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.008333                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.008333                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.332381                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.332772                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.332381                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.332772                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 769886.921053                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 458298.286198                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 458853.546380                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       182722                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       182722                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 769886.921053                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 458285.340443                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 458840.597655                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 769886.921053                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 458285.340443                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 458840.597655                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         21446                       # number of replacements
system.l22.tagsinuse                      4095.571930                       # Cycle average of tags in use
system.l22.total_refs                          399910                       # Total number of references to valid blocks.
system.l22.sampled_refs                         25542                       # Sample count of references to valid blocks.
system.l22.avg_refs                         15.656957                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.358013                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.653901                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2558.450511                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1488.109505                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009121                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002845                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.624622                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.363308                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        42846                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  42847                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           13723                       # number of Writeback hits
system.l22.Writeback_hits::total                13723                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          118                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  118                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        42964                       # number of demand (read+write) hits
system.l22.demand_hits::total                   42965                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        42964                       # number of overall hits
system.l22.overall_hits::total                  42965                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        21405                       # number of ReadReq misses
system.l22.ReadReq_misses::total                21443                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        21407                       # number of demand (read+write) misses
system.l22.demand_misses::total                 21445                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        21407                       # number of overall misses
system.l22.overall_misses::total                21445                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     30783636                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  10902815090                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    10933598726                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       608946                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       608946                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     30783636                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  10903424036                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     10934207672                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     30783636                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  10903424036                       # number of overall miss cycles
system.l22.overall_miss_latency::total    10934207672                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        64251                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              64290                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        13723                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            13723                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          120                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              120                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        64371                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               64410                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        64371                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              64410                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.333147                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.333536                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.016667                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.016667                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.332557                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.332945                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.332557                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.332945                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 810095.684211                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 509358.331698                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 509891.280418                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       304473                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       304473                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 810095.684211                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 509339.189798                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 509872.122733                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 810095.684211                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 509339.189798                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 509872.122733                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4125                       # number of writebacks
system.l22.writebacks::total                     4125                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        21405                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           21443                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        21407                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            21445                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        21407                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           21445                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     28055236                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   9365574199                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   9393629435                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       465346                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       465346                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     28055236                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   9366039545                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   9394094781                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     28055236                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   9366039545                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   9394094781                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.333147                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.333536                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.016667                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.016667                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.332557                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.332945                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.332557                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.332945                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 738295.684211                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 437541.424854                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 438074.403535                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       232673                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       232673                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 738295.684211                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 437522.284533                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 438055.247424                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 738295.684211                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 437522.284533                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 438055.247424                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         21371                       # number of replacements
system.l23.tagsinuse                      4095.570385                       # Cycle average of tags in use
system.l23.total_refs                          399702                       # Total number of references to valid blocks.
system.l23.sampled_refs                         25467                       # Sample count of references to valid blocks.
system.l23.avg_refs                         15.694899                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           37.356464                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    11.812979                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2559.604371                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1486.796572                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.009120                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002884                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.624903                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.362987                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        42660                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  42661                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           13701                       # number of Writeback hits
system.l23.Writeback_hits::total                13701                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          117                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  117                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        42777                       # number of demand (read+write) hits
system.l23.demand_hits::total                   42778                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        42777                       # number of overall hits
system.l23.overall_hits::total                  42778                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        21330                       # number of ReadReq misses
system.l23.ReadReq_misses::total                21368                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        21332                       # number of demand (read+write) misses
system.l23.demand_misses::total                 21370                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        21332                       # number of overall misses
system.l23.overall_misses::total                21370                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     28130767                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data  11138005237                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total    11166136004                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       971894                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       971894                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     28130767                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data  11138977131                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total     11167107898                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     28130767                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data  11138977131                       # number of overall miss cycles
system.l23.overall_miss_latency::total    11167107898                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        63990                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              64029                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        13701                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            13701                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          119                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              119                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        64109                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               64148                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        64109                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              64148                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.333333                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.333724                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.016807                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.016807                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.332746                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.333136                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.332746                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.333136                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 740283.342105                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 522175.585420                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 522563.459566                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       485947                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       485947                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 740283.342105                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 522172.188777                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 522560.032663                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 740283.342105                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 522172.188777                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 522560.032663                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4117                       # number of writebacks
system.l23.writebacks::total                     4117                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        21330                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           21368                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        21332                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            21370                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        21332                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           21370                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     25399551                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   9605539331                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   9630938882                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       828294                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       828294                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     25399551                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   9606367625                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   9631767176                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     25399551                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   9606367625                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   9631767176                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.333333                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.333724                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.016807                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.016807                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.332746                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.333136                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.332746                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.333136                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 668409.236842                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 450330.020206                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 450717.843598                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       414147                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       414147                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 668409.236842                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 450326.627836                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 450714.420964                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 668409.236842                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 450326.627836                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 450714.420964                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         21414                       # number of replacements
system.l24.tagsinuse                      4095.571034                       # Cycle average of tags in use
system.l24.total_refs                          399721                       # Total number of references to valid blocks.
system.l24.sampled_refs                         25510                       # Sample count of references to valid blocks.
system.l24.avg_refs                         15.669189                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           37.355738                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    11.914351                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2556.131053                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1490.169893                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.009120                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002909                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.624055                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.363811                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        42655                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  42656                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           13725                       # number of Writeback hits
system.l24.Writeback_hits::total                13725                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          118                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  118                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        42773                       # number of demand (read+write) hits
system.l24.demand_hits::total                   42774                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        42773                       # number of overall hits
system.l24.overall_hits::total                  42774                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        21372                       # number of ReadReq misses
system.l24.ReadReq_misses::total                21411                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        21374                       # number of demand (read+write) misses
system.l24.demand_misses::total                 21413                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        21374                       # number of overall misses
system.l24.overall_misses::total                21413                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     30221490                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  11118046633                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    11148268123                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      1323891                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      1323891                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     30221490                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  11119370524                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     11149592014                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     30221490                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  11119370524                       # number of overall miss cycles
system.l24.overall_miss_latency::total    11149592014                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        64027                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              64067                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        13725                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            13725                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          120                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              120                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        64147                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               64187                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        64147                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              64187                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.333797                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.334197                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.016667                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.016667                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.333203                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.333603                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.333203                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.333603                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst       774910                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 520215.545246                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 520679.469572                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 661945.500000                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 661945.500000                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst       774910                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 520228.807149                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 520692.663989                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst       774910                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 520228.807149                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 520692.663989                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4119                       # number of writebacks
system.l24.writebacks::total                     4119                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        21372                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           21411                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        21374                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            21413                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        21374                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           21413                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     27420645                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   9582839836                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   9610260481                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      1180291                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      1180291                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     27420645                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   9584020127                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   9611440772                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     27420645                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   9584020127                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   9611440772                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.333797                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.334197                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.016667                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.016667                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.333203                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.333603                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.333203                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.333603                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 703093.461538                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 448382.923264                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 448846.876886                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 590145.500000                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 590145.500000                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 703093.461538                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 448396.188219                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 448860.074347                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 703093.461538                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 448396.188219                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 448860.074347                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         13346                       # number of replacements
system.l25.tagsinuse                      4095.799225                       # Cycle average of tags in use
system.l25.total_refs                          208249                       # Total number of references to valid blocks.
system.l25.sampled_refs                         17442                       # Sample count of references to valid blocks.
system.l25.avg_refs                         11.939514                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           53.840646                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     7.698240                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2933.536552                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1100.723787                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.013145                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001879                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.716195                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.268731                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        36716                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  36717                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            6407                       # number of Writeback hits
system.l25.Writeback_hits::total                 6407                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           66                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   66                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        36782                       # number of demand (read+write) hits
system.l25.demand_hits::total                   36783                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        36782                       # number of overall hits
system.l25.overall_hits::total                  36783                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        13312                       # number of ReadReq misses
system.l25.ReadReq_misses::total                13346                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        13312                       # number of demand (read+write) misses
system.l25.demand_misses::total                 13346                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        13312                       # number of overall misses
system.l25.overall_misses::total                13346                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     29153995                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   5769853320                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     5799007315                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     29153995                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   5769853320                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      5799007315                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     29153995                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   5769853320                       # number of overall miss cycles
system.l25.overall_miss_latency::total     5799007315                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        50028                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              50063                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         6407                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             6407                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           66                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               66                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        50094                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               50129                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        50094                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              50129                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.266091                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.266584                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.265740                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.266233                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.265740                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.266233                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 857470.441176                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 433432.490986                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 434512.761502                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 857470.441176                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 433432.490986                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 434512.761502                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 857470.441176                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 433432.490986                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 434512.761502                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                1968                       # number of writebacks
system.l25.writebacks::total                     1968                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        13312                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           13346                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        13312                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            13346                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        13312                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           13346                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     26712419                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   4813642101                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   4840354520                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     26712419                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   4813642101                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   4840354520                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     26712419                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   4813642101                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   4840354520                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.266091                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.266584                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.265740                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.266233                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.265740                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.266233                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 785659.382353                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 361601.720328                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 362682.041061                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 785659.382353                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 361601.720328                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 362682.041061                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 785659.382353                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 361601.720328                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 362682.041061                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          5906                       # number of replacements
system.l26.tagsinuse                      4095.214921                       # Cycle average of tags in use
system.l26.total_refs                          278815                       # Total number of references to valid blocks.
system.l26.sampled_refs                         10002                       # Sample count of references to valid blocks.
system.l26.avg_refs                         27.875925                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          121.087449                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    19.634262                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2189.132643                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1765.360568                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.004794                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.534456                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.430996                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999808                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        27798                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  27800                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            8803                       # number of Writeback hits
system.l26.Writeback_hits::total                 8803                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          192                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  192                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        27990                       # number of demand (read+write) hits
system.l26.demand_hits::total                   27992                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        27990                       # number of overall hits
system.l26.overall_hits::total                  27992                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         5865                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 5906                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         5865                       # number of demand (read+write) misses
system.l26.demand_misses::total                  5906                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         5865                       # number of overall misses
system.l26.overall_misses::total                 5906                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     58250464                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   2690401170                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     2748651634                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     58250464                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   2690401170                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      2748651634                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     58250464                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   2690401170                       # number of overall miss cycles
system.l26.overall_miss_latency::total     2748651634                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           43                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        33663                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              33706                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         8803                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             8803                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          192                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              192                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           43                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        33855                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               33898                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           43                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        33855                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              33898                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.174227                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.175221                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.173239                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.174229                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.173239                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.174229                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1420743.024390                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 458721.427110                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 465399.870301                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1420743.024390                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 458721.427110                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 465399.870301                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1420743.024390                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 458721.427110                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 465399.870301                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                3458                       # number of writebacks
system.l26.writebacks::total                     3458                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         5865                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            5906                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         5865                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             5906                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         5865                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            5906                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     55305646                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   2268992694                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   2324298340                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     55305646                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   2268992694                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   2324298340                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     55305646                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   2268992694                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   2324298340                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.174227                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.175221                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.173239                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.174229                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.173239                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.174229                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1348918.195122                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 386870.024552                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 393548.652218                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1348918.195122                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 386870.024552                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 393548.652218                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1348918.195122                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 386870.024552                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 393548.652218                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         21434                       # number of replacements
system.l27.tagsinuse                      4095.569414                       # Cycle average of tags in use
system.l27.total_refs                          399832                       # Total number of references to valid blocks.
system.l27.sampled_refs                         25530                       # Sample count of references to valid blocks.
system.l27.avg_refs                         15.661261                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.334607                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    11.874939                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2558.332538                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1488.027330                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009115                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002899                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.624593                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.363288                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        42777                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  42778                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           13713                       # number of Writeback hits
system.l27.Writeback_hits::total                13713                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          119                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  119                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        42896                       # number of demand (read+write) hits
system.l27.demand_hits::total                   42897                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        42896                       # number of overall hits
system.l27.overall_hits::total                  42897                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        21394                       # number of ReadReq misses
system.l27.ReadReq_misses::total                21432                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        21395                       # number of demand (read+write) misses
system.l27.demand_misses::total                 21433                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        21395                       # number of overall misses
system.l27.overall_misses::total                21433                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     32718568                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  10967255119                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    10999973687                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       380288                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       380288                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     32718568                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  10967635407                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     11000353975                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     32718568                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  10967635407                       # number of overall miss cycles
system.l27.overall_miss_latency::total    11000353975                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        64171                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              64210                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        13713                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            13713                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          120                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              120                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        64291                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               64330                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        64291                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              64330                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.333390                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.333780                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.008333                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.008333                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.332784                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.333173                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.332784                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.333173                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 861014.947368                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 512632.285641                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 513249.985396                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       380288                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       380288                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 861014.947368                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 512626.099883                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 513243.781785                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 861014.947368                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 512626.099883                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 513243.781785                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4123                       # number of writebacks
system.l27.writebacks::total                     4123                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        21394                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           21432                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        21395                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            21433                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        21395                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           21433                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     29987995                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   9430710485                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   9460698480                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       308488                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       308488                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     29987995                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   9431018973                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   9461006968                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     29987995                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   9431018973                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   9461006968                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.333390                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.333780                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.008333                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.008333                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.332784                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.333173                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.332784                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.333173                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 789157.763158                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 440810.997710                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 441428.633819                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       308488                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       308488                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 789157.763158                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 440804.812947                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 441422.431204                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 789157.763158                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 440804.812947                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 441422.431204                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.344432                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010684478                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1733592.586621                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.213225                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   540.131208                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061239                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865595                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926834                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10676588                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10676588                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10676588                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10676588                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10676588                       # number of overall hits
system.cpu0.icache.overall_hits::total       10676588                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     49242687                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     49242687                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     49242687                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     49242687                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     49242687                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     49242687                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10676641                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10676641                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10676641                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10676641                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10676641                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10676641                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 929107.301887                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 929107.301887                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 929107.301887                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 929107.301887                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 929107.301887                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 929107.301887                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     37974857                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37974857                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     37974857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37974857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     37974857                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37974857                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 949371.425000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 949371.425000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 949371.425000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 949371.425000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 949371.425000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 949371.425000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72115                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432105586                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72371                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               5970.700778                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.879031                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.120969                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437027                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562973                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27991482                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27991482                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329906                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329906                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7494                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7494                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43321388                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43321388                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43321388                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43321388                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       259821                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       259821                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          245                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          245                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       260066                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        260066                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       260066                       # number of overall misses
system.cpu0.dcache.overall_misses::total       260066                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  64839428163                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  64839428163                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     26547456                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     26547456                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  64865975619                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  64865975619                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  64865975619                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  64865975619                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28251303                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28251303                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43581454                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43581454                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43581454                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43581454                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009197                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005967                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005967                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005967                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005967                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 249554.224497                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 249554.224497                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 108356.963265                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 108356.963265                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 249421.206997                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 249421.206997                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 249421.206997                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 249421.206997                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18876                       # number of writebacks
system.cpu0.dcache.writebacks::total            18876                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       187775                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       187775                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          176                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          176                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       187951                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       187951                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       187951                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       187951                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72046                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72046                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72115                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72115                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72115                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72115                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16635220912                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16635220912                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5151949                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5151949                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16640372861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16640372861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16640372861                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16640372861                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 230897.217222                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 230897.217222                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74665.927536                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74665.927536                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 230747.734327                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 230747.734327                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 230747.734327                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 230747.734327                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               527.818367                       # Cycle average of tags in use
system.cpu1.icache.total_refs               986983624                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1865753.542533                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.818367                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060606                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.845863                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10880109                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10880109                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10880109                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10880109                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10880109                       # number of overall hits
system.cpu1.icache.overall_hits::total       10880109                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     42220074                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     42220074                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     42220074                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     42220074                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     42220074                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     42220074                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10880167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10880167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10880167                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10880167                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10880167                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10880167                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 727932.310345                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 727932.310345                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 727932.310345                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 727932.310345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 727932.310345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 727932.310345                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     32381784                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     32381784                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     32381784                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     32381784                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     32381784                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     32381784                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 830302.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 830302.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 830302.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 830302.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 830302.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 830302.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 64044                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               175132563                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 64300                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2723.679051                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.296118                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.703882                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915219                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084781                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7541351                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7541351                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6247610                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6247610                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17400                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17400                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14577                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14577                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     13788961                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13788961                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     13788961                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13788961                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       163840                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163840                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          737                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          737                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       164577                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        164577                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       164577                       # number of overall misses
system.cpu1.dcache.overall_misses::total       164577                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38116630053                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38116630053                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     64128482                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     64128482                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38180758535                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38180758535                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38180758535                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38180758535                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7705191                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7705191                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6248347                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6248347                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14577                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14577                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     13953538                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13953538                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     13953538                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13953538                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021264                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000118                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011795                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011795                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011795                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011795                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 232645.447101                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 232645.447101                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87012.865672                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87012.865672                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 231993.282992                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 231993.282992                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 231993.282992                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 231993.282992                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13691                       # number of writebacks
system.cpu1.dcache.writebacks::total            13691                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        99916                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        99916                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          617                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          617                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100533                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100533                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100533                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100533                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        63924                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        63924                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          120                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        64044                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        64044                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        64044                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        64044                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  14265010009                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14265010009                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      8019440                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8019440                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  14273029449                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14273029449                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  14273029449                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14273029449                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004590                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004590                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004590                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004590                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223155.778878                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 223155.778878                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66828.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66828.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 222862.866920                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 222862.866920                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 222862.866920                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 222862.866920                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               527.886345                       # Cycle average of tags in use
system.cpu2.icache.total_refs               987018436                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1865819.349716                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.886345                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060715                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.845972                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10914921                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10914921                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10914921                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10914921                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10914921                       # number of overall hits
system.cpu2.icache.overall_hits::total       10914921                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     36867131                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     36867131                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     36867131                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     36867131                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     36867131                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     36867131                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10914976                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10914976                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10914976                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10914976                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10914976                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10914976                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 670311.472727                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 670311.472727                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 670311.472727                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 670311.472727                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 670311.472727                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 670311.472727                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     31188351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     31188351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     31188351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     31188351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     31188351                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     31188351                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 799701.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 799701.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 799701.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 799701.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 799701.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 799701.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 64371                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               175179869                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 64627                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2710.629752                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.299573                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.700427                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915233                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084767                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7567900                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7567900                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6268276                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6268276                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17443                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17443                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14625                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14625                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     13836176                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13836176                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     13836176                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13836176                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       164961                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       164961                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          730                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          730                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       165691                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        165691                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       165691                       # number of overall misses
system.cpu2.dcache.overall_misses::total       165691                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  37469256949                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  37469256949                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     65575671                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     65575671                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  37534832620                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  37534832620                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  37534832620                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  37534832620                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7732861                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7732861                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6269006                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6269006                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14625                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14625                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     14001867                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14001867                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     14001867                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14001867                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021332                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021332                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000116                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011833                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011833                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011833                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011833                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 227140.093410                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 227140.093410                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 89829.686301                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89829.686301                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 226535.132385                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 226535.132385                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 226535.132385                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 226535.132385                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13723                       # number of writebacks
system.cpu2.dcache.writebacks::total            13723                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       100710                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       100710                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          610                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          610                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       101320                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       101320                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       101320                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       101320                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        64251                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        64251                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          120                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        64371                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        64371                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        64371                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        64371                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  13896344862                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13896344862                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      8322969                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8322969                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  13904667831                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  13904667831                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  13904667831                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  13904667831                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004597                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004597                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004597                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004597                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 216282.156885                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 216282.156885                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69358.075000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69358.075000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 216008.261966                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 216008.261966                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 216008.261966                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 216008.261966                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               527.885307                       # Cycle average of tags in use
system.cpu3.icache.total_refs               986998465                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1865781.597353                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.885307                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060714                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.845970                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     10894950                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10894950                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     10894950                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10894950                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     10894950                       # number of overall hits
system.cpu3.icache.overall_hits::total       10894950                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     35560049                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     35560049                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     35560049                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     35560049                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     35560049                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     35560049                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     10895003                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10895003                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     10895003                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10895003                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     10895003                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10895003                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 670944.320755                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 670944.320755                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 670944.320755                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 670944.320755                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 670944.320755                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 670944.320755                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     28529518                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     28529518                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     28529518                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     28529518                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     28529518                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     28529518                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 731526.102564                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 731526.102564                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 731526.102564                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 731526.102564                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 731526.102564                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 731526.102564                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 64109                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               175148573                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 64365                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               2721.177239                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.308555                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.691445                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.915268                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.084732                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      7550849                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7550849                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6254167                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6254167                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17342                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17342                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        14590                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        14590                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     13805016                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13805016                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     13805016                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13805016                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       164504                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       164504                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          730                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          730                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       165234                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        165234                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       165234                       # number of overall misses
system.cpu3.dcache.overall_misses::total       165234                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  38054191968                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  38054191968                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     68330354                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     68330354                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  38122522322                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  38122522322                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  38122522322                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  38122522322                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      7715353                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7715353                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6254897                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6254897                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        14590                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        14590                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     13970250                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     13970250                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     13970250                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     13970250                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021322                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021322                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000117                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011828                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011828                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011828                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011828                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 231326.849001                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 231326.849001                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 93603.224658                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 93603.224658                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 230718.389206                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 230718.389206                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 230718.389206                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 230718.389206                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        13701                       # number of writebacks
system.cpu3.dcache.writebacks::total            13701                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       100514                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       100514                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          611                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          611                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       101125                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       101125                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       101125                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       101125                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        63990                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        63990                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          119                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        64109                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        64109                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        64109                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        64109                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  14118043552                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  14118043552                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      8576415                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      8576415                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  14126619967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  14126619967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  14126619967                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  14126619967                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.008294                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008294                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004589                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004589                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004589                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004589                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 220628.903766                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 220628.903766                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 72070.714286                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72070.714286                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 220353.148029                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 220353.148029                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 220353.148029                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 220353.148029                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               528.014349                       # Cycle average of tags in use
system.cpu4.icache.total_refs               987001024                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1862266.083019                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.014349                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.060920                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.846177                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     10897509                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       10897509                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     10897509                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        10897509                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     10897509                       # number of overall hits
system.cpu4.icache.overall_hits::total       10897509                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           60                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           60                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           60                       # number of overall misses
system.cpu4.icache.overall_misses::total           60                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     49448252                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     49448252                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     49448252                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     49448252                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     49448252                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     49448252                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     10897569                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     10897569                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     10897569                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     10897569                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     10897569                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     10897569                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000006                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000006                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 824137.533333                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 824137.533333                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 824137.533333                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 824137.533333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 824137.533333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 824137.533333                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           20                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           20                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           20                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     30648404                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     30648404                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     30648404                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     30648404                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     30648404                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     30648404                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 766210.100000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 766210.100000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 766210.100000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 766210.100000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 766210.100000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 766210.100000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 64147                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               175155642                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 64403                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2719.681412                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   234.295992                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    21.704008                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.915219                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.084781                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      7554327                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7554327                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6257684                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6257684                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17407                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17407                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        14599                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        14599                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     13812011                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        13812011                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     13812011                       # number of overall hits
system.cpu4.dcache.overall_hits::total       13812011                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       164156                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       164156                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          731                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          731                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       164887                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        164887                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       164887                       # number of overall misses
system.cpu4.dcache.overall_misses::total       164887                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  37781645189                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  37781645189                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     72007404                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     72007404                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  37853652593                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  37853652593                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  37853652593                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  37853652593                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      7718483                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      7718483                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6258415                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6258415                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        14599                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        14599                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     13976898                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     13976898                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     13976898                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     13976898                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021268                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021268                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000117                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011797                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011797                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011797                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011797                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 230156.955512                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 230156.955512                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 98505.340629                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 98505.340629                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 229573.299247                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 229573.299247                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 229573.299247                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 229573.299247                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        13725                       # number of writebacks
system.cpu4.dcache.writebacks::total            13725                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       100129                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       100129                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          611                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          611                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       100740                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       100740                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       100740                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       100740                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        64027                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        64027                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          120                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        64147                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        64147                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        64147                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        64147                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  14098097529                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  14098097529                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      9012253                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      9012253                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  14107109782                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  14107109782                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  14107109782                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  14107109782                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008295                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008295                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004590                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004590                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004590                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004590                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 220189.881284                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 220189.881284                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 75102.108333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 75102.108333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 219918.465119                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 219918.465119                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 219918.465119                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 219918.465119                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               559.498382                       # Cycle average of tags in use
system.cpu5.icache.total_refs               898929133                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1599518.030249                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.465659                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.032723                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.053631                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843001                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.896632                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11113286                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11113286                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11113286                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11113286                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11113286                       # number of overall hits
system.cpu5.icache.overall_hits::total       11113286                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           49                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           49                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           49                       # number of overall misses
system.cpu5.icache.overall_misses::total           49                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     42484871                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     42484871                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     42484871                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     42484871                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     42484871                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     42484871                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11113335                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11113335                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11113335                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11113335                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11113335                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11113335                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 867038.183673                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 867038.183673                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 867038.183673                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 867038.183673                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 867038.183673                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 867038.183673                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           14                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           14                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     29524214                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     29524214                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     29524214                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     29524214                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     29524214                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     29524214                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 843548.971429                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 843548.971429                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 843548.971429                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 843548.971429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 843548.971429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 843548.971429                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 50094                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               216917713                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 50350                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4308.196882                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   200.298048                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    55.701952                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.782414                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.217586                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     16341476                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       16341476                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3150256                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3150256                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         7439                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         7439                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7392                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7392                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     19491732                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        19491732                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     19491732                       # number of overall hits
system.cpu5.dcache.overall_hits::total       19491732                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       172087                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       172087                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          321                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          321                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       172408                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        172408                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       172408                       # number of overall misses
system.cpu5.dcache.overall_misses::total       172408                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  39101551080                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  39101551080                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     27814248                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     27814248                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  39129365328                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  39129365328                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  39129365328                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  39129365328                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     16513563                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     16513563                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3150577                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3150577                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         7439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         7439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7392                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7392                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     19664140                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     19664140                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     19664140                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     19664140                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010421                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010421                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000102                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008768                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008768                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008768                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008768                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 227219.668424                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 227219.668424                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86648.747664                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86648.747664                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 226957.944689                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 226957.944689                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 226957.944689                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 226957.944689                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6407                       # number of writebacks
system.cpu5.dcache.writebacks::total             6407                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       122059                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       122059                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          255                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          255                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       122314                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       122314                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       122314                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       122314                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        50028                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        50028                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           66                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           66                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        50094                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        50094                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        50094                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        50094                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   8284773355                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8284773355                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4306888                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4306888                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   8289080243                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8289080243                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   8289080243                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8289080243                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003030                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003030                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002547                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002547                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002547                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002547                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 165602.729571                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 165602.729571                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65255.878788                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65255.878788                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 165470.520282                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 165470.520282                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 165470.520282                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 165470.520282                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               497.210231                       # Cycle average of tags in use
system.cpu6.icache.total_refs               985018810                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1977949.417671                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    42.210231                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.067645                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.796811                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11435249                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11435249                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11435249                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11435249                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11435249                       # number of overall hits
system.cpu6.icache.overall_hits::total       11435249                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           57                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           57                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           57                       # number of overall misses
system.cpu6.icache.overall_misses::total           57                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     85370987                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     85370987                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     85370987                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     85370987                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     85370987                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     85370987                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11435306                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11435306                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11435306                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11435306                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11435306                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11435306                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1497736.614035                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1497736.614035                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1497736.614035                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1497736.614035                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1497736.614035                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1497736.614035                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       233365                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs       233365                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           43                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           43                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     58778434                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     58778434                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     58778434                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     58778434                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     58778434                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     58778434                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1366940.325581                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1366940.325581                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1366940.325581                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1366940.325581                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1366940.325581                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1366940.325581                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 33855                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158673871                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 34111                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4651.692152                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.308666                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.691334                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911362                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088638                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9119993                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9119993                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6775796                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6775796                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17607                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17607                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16481                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16481                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15895789                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15895789                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15895789                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15895789                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        87055                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        87055                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         1941                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1941                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        88996                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         88996                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        88996                       # number of overall misses
system.cpu6.dcache.overall_misses::total        88996                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  11991640112                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  11991640112                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    125182588                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    125182588                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  12116822700                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  12116822700                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  12116822700                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  12116822700                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9207048                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9207048                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6777737                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6777737                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16481                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16481                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15984785                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15984785                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15984785                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15984785                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009455                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009455                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000286                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000286                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005568                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005568                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005568                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005568                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 137747.861834                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 137747.861834                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 64493.862957                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 64493.862957                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 136150.194391                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 136150.194391                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 136150.194391                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 136150.194391                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           43                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    21.500000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8803                       # number of writebacks
system.cpu6.dcache.writebacks::total             8803                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        53392                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        53392                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1749                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1749                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        55141                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        55141                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        55141                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        55141                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        33663                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        33663                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          192                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          192                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        33855                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        33855                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        33855                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        33855                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4548519981                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4548519981                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     13981456                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     13981456                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   4562501437                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   4562501437                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   4562501437                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4562501437                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002118                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002118                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 135119.269851                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 135119.269851                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72820.083333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72820.083333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 134765.955900                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 134765.955900                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 134765.955900                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 134765.955900                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               527.884681                       # Cycle average of tags in use
system.cpu7.icache.total_refs               987014137                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1865811.223062                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.884681                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.060713                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.845969                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     10910622                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       10910622                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     10910622                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        10910622                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     10910622                       # number of overall hits
system.cpu7.icache.overall_hits::total       10910622                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           57                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           57                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           57                       # number of overall misses
system.cpu7.icache.overall_misses::total           57                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     40057174                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     40057174                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     40057174                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     40057174                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     40057174                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     40057174                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     10910679                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     10910679                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     10910679                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     10910679                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     10910679                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     10910679                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 702757.438596                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 702757.438596                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 702757.438596                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 702757.438596                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 702757.438596                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 702757.438596                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           18                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           18                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           18                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     33099781                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     33099781                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     33099781                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     33099781                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     33099781                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     33099781                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 848712.333333                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 848712.333333                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 848712.333333                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 848712.333333                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 848712.333333                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 848712.333333                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 64289                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               175171640                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 64545                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2713.945929                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.300262                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.699738                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.915235                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.084765                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7561545                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7561545                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6266362                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6266362                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        17489                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        17489                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        14619                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        14619                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     13827907                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        13827907                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     13827907                       # number of overall hits
system.cpu7.dcache.overall_hits::total       13827907                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       164515                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       164515                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          733                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          733                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       165248                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        165248                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       165248                       # number of overall misses
system.cpu7.dcache.overall_misses::total       165248                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  37519040860                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  37519040860                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     64226802                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     64226802                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  37583267662                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  37583267662                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  37583267662                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  37583267662                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7726060                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7726060                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6267095                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6267095                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        17489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        14619                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        14619                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     13993155                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     13993155                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     13993155                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     13993155                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021294                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021294                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000117                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011809                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011809                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011809                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011809                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 228058.480139                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 228058.480139                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 87621.830832                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 87621.830832                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 227435.537265                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 227435.537265                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 227435.537265                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 227435.537265                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        13713                       # number of writebacks
system.cpu7.dcache.writebacks::total            13713                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       100344                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       100344                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          613                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          613                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       100957                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       100957                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       100957                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       100957                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        64171                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        64171                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          120                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        64291                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        64291                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        64291                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        64291                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  13955856398                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  13955856398                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8113396                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8113396                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  13963969794                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  13963969794                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  13963969794                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  13963969794                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008306                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008306                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004594                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004594                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 217479.179037                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 217479.179037                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 67611.633333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 67611.633333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 217199.449285                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 217199.449285                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 217199.449285                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 217199.449285                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
