

================================================================
== Vitis HLS Report for 'krnl_mmult_Pipeline_readB_readB_inner'
================================================================
* Date:           Mon Dec  4 19:45:10 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        systolic_hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- readB_readB_inner  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1"   --->   Operation 7 'alloca' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten32 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bound29_read = read i76 @_ssdm_op_Read.ap_auto.i76, i76 %bound29"   --->   Operation 10 'read' 'bound29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln221_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln221"   --->   Operation 11 'read' 'sext_ln221_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln212_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln212_1"   --->   Operation 12 'read' 'zext_ln212_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln221_cast = sext i58 %sext_ln221_read"   --->   Operation 13 'sext' 'sext_ln221_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln212_1_cast = zext i12 %zext_ln212_1_read"   --->   Operation 14 'zext' 'zext_ln212_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_19, void @empty_15, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln0 = store i76 0, i76 %indvar_flatten32"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %zext_ln212_1_cast, i64 %j"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %k_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten32_load = load i76 %indvar_flatten32" [krnl_mmult.cpp:221]   --->   Operation 21 'load' 'indvar_flatten32_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.47ns)   --->   "%icmp_ln221 = icmp_eq  i76 %indvar_flatten32_load, i76 %bound29_read" [krnl_mmult.cpp:221]   --->   Operation 22 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.51ns)   --->   "%add_ln221 = add i76 %indvar_flatten32_load, i76 1" [krnl_mmult.cpp:221]   --->   Operation 23 'add' 'add_ln221' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %.split41, void %.preheader3812.preheader.exitStub" [krnl_mmult.cpp:221]   --->   Operation 24 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%k_1_load = load i13 %k_1" [krnl_mmult.cpp:223]   --->   Operation 25 'load' 'k_1_load' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.86ns)   --->   "%icmp_ln223 = icmp_eq  i13 %k_1_load, i13 4096" [krnl_mmult.cpp:223]   --->   Operation 26 'icmp' 'icmp_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.48ns)   --->   "%select_ln221 = select i1 %icmp_ln223, i13 0, i13 %k_1_load" [krnl_mmult.cpp:221]   --->   Operation 27 'select' 'select_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_44 = trunc i13 %select_ln221" [krnl_mmult.cpp:221]   --->   Operation 28 'trunc' 'empty_44' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.88ns)   --->   "%icmp_ln224 = icmp_eq  i4 %empty_44, i4 0" [krnl_mmult.cpp:224]   --->   Operation 29 'icmp' 'icmp_ln224' <Predicate = (!icmp_ln221)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.97ns)   --->   "%add_ln223 = add i13 %select_ln221, i13 1" [krnl_mmult.cpp:223]   --->   Operation 30 'add' 'add_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln221 = store i76 %add_ln221, i76 %indvar_flatten32" [krnl_mmult.cpp:221]   --->   Operation 31 'store' 'store_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.48>
ST_2 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln223 = store i13 %add_ln223, i13 %k_1" [krnl_mmult.cpp:223]   --->   Operation 32 'store' 'store_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln221_cast" [krnl_mmult.cpp:221]   --->   Operation 33 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:224]   --->   Operation 35 'read' 'gmem_addr_read' <Predicate = (!icmp_ln221 & icmp_ln224)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln221)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.32>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%shiftreg_load = load i480 %shiftreg" [krnl_mmult.cpp:221]   --->   Operation 36 'load' 'shiftreg_load' <Predicate = (!icmp_ln221 & !icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%j_load = load i64 %j" [krnl_mmult.cpp:221]   --->   Operation 37 'load' 'j_load' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @readB_readB_inner_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.75ns)   --->   "%select_ln221_1 = select i1 %icmp_ln223, i480 0, i480 %shiftreg_load" [krnl_mmult.cpp:221]   --->   Operation 39 'select' 'select_ln221_1' <Predicate = (!icmp_ln221)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.47ns)   --->   "%add_ln221_1 = add i64 %j_load, i64 1" [krnl_mmult.cpp:221]   --->   Operation 40 'add' 'add_ln221_1' <Predicate = (!icmp_ln221 & icmp_ln223)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.49ns)   --->   "%select_ln221_2 = select i1 %icmp_ln223, i64 %add_ln221_1, i64 %j_load" [krnl_mmult.cpp:221]   --->   Operation 41 'select' 'select_ln221_2' <Predicate = (!icmp_ln221)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln221 = trunc i64 %select_ln221_2" [krnl_mmult.cpp:221]   --->   Operation 42 'trunc' 'trunc_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%shiftreg_cast = zext i480 %select_ln221_1" [krnl_mmult.cpp:221]   --->   Operation 44 'zext' 'shiftreg_cast' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%k_1_cast77 = zext i13 %select_ln221" [krnl_mmult.cpp:221]   --->   Operation 45 'zext' 'k_1_cast77' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [krnl_mmult.cpp:223]   --->   Operation 46 'specloopname' 'specloopname_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.48ns)   --->   "%br_ln224 = br i1 %icmp_ln224, void %.split39._crit_edge, void" [krnl_mmult.cpp:224]   --->   Operation 47 'br' 'br_ln224' <Predicate = (!icmp_ln221)> <Delay = 0.48>
ST_4 : Operation 48 [1/1] (0.48ns)   --->   "%br_ln224 = br void %.split39._crit_edge" [krnl_mmult.cpp:224]   --->   Operation 48 'br' 'br_ln224' <Predicate = (!icmp_ln221 & icmp_ln224)> <Delay = 0.48>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem_addr_read, void, i512 %shiftreg_cast, void %.split41" [krnl_mmult.cpp:224]   --->   Operation 49 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i512 %empty" [krnl_mmult.cpp:224]   --->   Operation 50 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln224_1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty, i32 32, i32 511" [krnl_mmult.cpp:224]   --->   Operation 51 'partselect' 'trunc_ln224_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%localB_0_addr = getelementptr i32 %localB_0, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 52 'getelementptr' 'localB_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%localB_1_addr = getelementptr i32 %localB_1, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 53 'getelementptr' 'localB_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%localB_2_addr = getelementptr i32 %localB_2, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 54 'getelementptr' 'localB_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%localB_3_addr = getelementptr i32 %localB_3, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 55 'getelementptr' 'localB_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%localB_4_addr = getelementptr i32 %localB_4, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 56 'getelementptr' 'localB_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%localB_5_addr = getelementptr i32 %localB_5, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 57 'getelementptr' 'localB_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%localB_6_addr = getelementptr i32 %localB_6, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 58 'getelementptr' 'localB_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%localB_7_addr = getelementptr i32 %localB_7, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 59 'getelementptr' 'localB_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.87ns)   --->   "%switch_ln224 = switch i3 %trunc_ln221, void %branch15, i3 0, void %branch8, i3 1, void %branch9, i3 2, void %branch10, i3 3, void %branch11, i3 4, void %branch12, i3 5, void %branch13, i3 6, void %branch14" [krnl_mmult.cpp:224]   --->   Operation 60 'switch' 'switch_ln224' <Predicate = true> <Delay = 0.87>
ST_4 : Operation 61 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_6_addr" [krnl_mmult.cpp:224]   --->   Operation 61 'store' 'store_ln224' <Predicate = (trunc_ln221 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 62 'br' 'br_ln224' <Predicate = (trunc_ln221 == 6)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_5_addr" [krnl_mmult.cpp:224]   --->   Operation 63 'store' 'store_ln224' <Predicate = (trunc_ln221 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 64 'br' 'br_ln224' <Predicate = (trunc_ln221 == 5)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_4_addr" [krnl_mmult.cpp:224]   --->   Operation 65 'store' 'store_ln224' <Predicate = (trunc_ln221 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 66 'br' 'br_ln224' <Predicate = (trunc_ln221 == 4)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_3_addr" [krnl_mmult.cpp:224]   --->   Operation 67 'store' 'store_ln224' <Predicate = (trunc_ln221 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 68 'br' 'br_ln224' <Predicate = (trunc_ln221 == 3)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_2_addr" [krnl_mmult.cpp:224]   --->   Operation 69 'store' 'store_ln224' <Predicate = (trunc_ln221 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 70 'br' 'br_ln224' <Predicate = (trunc_ln221 == 2)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_1_addr" [krnl_mmult.cpp:224]   --->   Operation 71 'store' 'store_ln224' <Predicate = (trunc_ln221 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 72 'br' 'br_ln224' <Predicate = (trunc_ln221 == 1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_0_addr" [krnl_mmult.cpp:224]   --->   Operation 73 'store' 'store_ln224' <Predicate = (trunc_ln221 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 74 'br' 'br_ln224' <Predicate = (trunc_ln221 == 0)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_7_addr" [krnl_mmult.cpp:224]   --->   Operation 75 'store' 'store_ln224' <Predicate = (trunc_ln221 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 76 'br' 'br_ln224' <Predicate = (trunc_ln221 == 7)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.48ns)   --->   "%store_ln221 = store i64 %select_ln221_2, i64 %j" [krnl_mmult.cpp:221]   --->   Operation 77 'store' 'store_ln221' <Predicate = true> <Delay = 0.48>
ST_4 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln224 = store i480 %trunc_ln224_1, i480 %shiftreg" [krnl_mmult.cpp:224]   --->   Operation 78 'store' 'store_ln224' <Predicate = true> <Delay = 0.48>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten32') [16]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten32' [23]  (0.489 ns)

 <State 2>: 2.82ns
The critical path consists of the following:
	'load' operation ('k_1_load', krnl_mmult.cpp:223) on local variable 'k' [37]  (0 ns)
	'icmp' operation ('icmp_ln223', krnl_mmult.cpp:223) [40]  (0.862 ns)
	'select' operation ('select_ln221', krnl_mmult.cpp:221) [41]  (0.49 ns)
	'add' operation ('add_ln223', krnl_mmult.cpp:223) [94]  (0.975 ns)
	'store' operation ('store_ln223', krnl_mmult.cpp:223) of variable 'add_ln223', krnl_mmult.cpp:223 on local variable 'k' [97]  (0.489 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', krnl_mmult.cpp:221) [30]  (0 ns)
	bus read operation ('gmem_addr_read', krnl_mmult.cpp:224) on port 'gmem' (krnl_mmult.cpp:224) [54]  (7.3 ns)

 <State 4>: 3.32ns
The critical path consists of the following:
	'load' operation ('j_load', krnl_mmult.cpp:221) on local variable 'j' [38]  (0 ns)
	'add' operation ('add_ln221_1', krnl_mmult.cpp:221) [43]  (1.47 ns)
	'select' operation ('select_ln221_2', krnl_mmult.cpp:221) [44]  (0.499 ns)
	blocking operation 1.35 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
