* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Sep 9 2018 00:55:26

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : II_2.N_17_0
T_6_28_wire_logic_cluster/lc_0/out
T_6_28_lc_trk_g3_0
T_6_28_input_2_3
T_6_28_wire_logic_cluster/lc_3/in_2

End 

Net : II_2.VGA_X11lto10_0_a4_1_1
T_6_28_wire_logic_cluster/lc_4/out
T_6_28_lc_trk_g1_4
T_6_28_wire_logic_cluster/lc_0/in_3

End 

Net : II_2.VGA_X11lto10_0_iso
T_6_28_wire_logic_cluster/lc_3/out
T_7_24_sp4_v_t_42
T_4_28_sp4_h_l_0
T_6_28_lc_trk_g3_5
T_6_28_wire_logic_cluster/lc_5/s_r

T_6_28_wire_logic_cluster/lc_3/out
T_6_27_sp4_v_t_38
T_3_27_sp4_h_l_9
T_5_27_lc_trk_g2_4
T_5_27_wire_logic_cluster/lc_5/s_r

T_6_28_wire_logic_cluster/lc_3/out
T_6_27_sp4_v_t_38
T_3_27_sp4_h_l_9
T_5_27_lc_trk_g2_4
T_5_27_wire_logic_cluster/lc_5/s_r

T_6_28_wire_logic_cluster/lc_3/out
T_6_27_sp4_v_t_38
T_3_27_sp4_h_l_9
T_5_27_lc_trk_g2_4
T_5_27_wire_logic_cluster/lc_5/s_r

T_6_28_wire_logic_cluster/lc_3/out
T_6_27_sp4_v_t_38
T_3_27_sp4_h_l_9
T_5_27_lc_trk_g2_4
T_5_27_wire_logic_cluster/lc_5/s_r

T_6_28_wire_logic_cluster/lc_3/out
T_6_27_sp4_v_t_38
T_3_27_sp4_h_l_9
T_5_27_lc_trk_g2_4
T_5_27_wire_logic_cluster/lc_5/s_r

T_6_28_wire_logic_cluster/lc_3/out
T_6_27_sp4_v_t_38
T_3_27_sp4_h_l_9
T_5_27_lc_trk_g2_4
T_5_27_wire_logic_cluster/lc_5/s_r

T_6_28_wire_logic_cluster/lc_3/out
T_6_27_sp4_v_t_38
T_3_27_sp4_h_l_9
T_5_27_lc_trk_g2_4
T_5_27_wire_logic_cluster/lc_5/s_r

T_6_28_wire_logic_cluster/lc_3/out
T_0_28_span12_horz_2
T_5_28_lc_trk_g1_5
T_5_28_wire_logic_cluster/lc_5/s_r

T_6_28_wire_logic_cluster/lc_3/out
T_0_28_span12_horz_2
T_5_28_lc_trk_g1_5
T_5_28_wire_logic_cluster/lc_5/s_r

T_6_28_wire_logic_cluster/lc_3/out
T_6_27_sp12_v_t_22
T_6_29_lc_trk_g3_5
T_6_29_wire_logic_cluster/lc_5/s_r

End 

Net : II_2.VGA_XZ0Z_2
T_5_27_wire_logic_cluster/lc_1/out
T_6_28_lc_trk_g3_1
T_6_28_wire_logic_cluster/lc_4/in_0

T_5_27_wire_logic_cluster/lc_1/out
T_5_27_lc_trk_g3_1
T_5_27_wire_logic_cluster/lc_1/in_1

T_5_27_wire_logic_cluster/lc_1/out
T_5_27_sp4_h_l_7
T_4_27_sp4_v_t_36
T_4_30_lc_trk_g1_4
T_4_30_wire_logic_cluster/lc_2/in_3

End 

Net : II_2.VGA_XZ0Z_0
T_6_28_wire_logic_cluster/lc_6/out
T_6_28_lc_trk_g3_6
T_6_28_wire_logic_cluster/lc_4/in_1

T_6_28_wire_logic_cluster/lc_6/out
T_5_27_lc_trk_g3_6
T_5_27_wire_logic_cluster/lc_0/in_1

T_6_28_wire_logic_cluster/lc_6/out
T_6_28_lc_trk_g3_6
T_6_28_wire_logic_cluster/lc_6/in_3

T_6_28_wire_logic_cluster/lc_6/out
T_6_29_lc_trk_g0_6
T_6_29_wire_logic_cluster/lc_3/in_3

T_6_28_wire_logic_cluster/lc_6/out
T_6_28_sp4_h_l_1
T_5_28_sp4_v_t_42
T_4_30_lc_trk_g1_7
T_4_30_wire_logic_cluster/lc_5/in_3

End 

Net : II_2.VGA_XZ0Z_4
T_5_27_wire_logic_cluster/lc_3/out
T_6_28_lc_trk_g3_3
T_6_28_input_2_4
T_6_28_wire_logic_cluster/lc_4/in_2

T_5_27_wire_logic_cluster/lc_3/out
T_5_27_lc_trk_g1_3
T_5_27_wire_logic_cluster/lc_3/in_1

T_5_27_wire_logic_cluster/lc_3/out
T_5_26_lc_trk_g1_3
T_5_26_wire_logic_cluster/lc_1/in_3

T_5_27_wire_logic_cluster/lc_3/out
T_5_26_lc_trk_g1_3
T_5_26_wire_logic_cluster/lc_3/in_3

T_5_27_wire_logic_cluster/lc_3/out
T_5_26_sp4_v_t_38
T_5_30_lc_trk_g1_3
T_5_30_wire_logic_cluster/lc_4/in_0

End 

Net : II_2.VGA_XZ0Z_8
T_5_27_wire_logic_cluster/lc_7/out
T_6_28_lc_trk_g2_7
T_6_28_wire_logic_cluster/lc_4/in_3

T_5_27_wire_logic_cluster/lc_7/out
T_6_27_lc_trk_g0_7
T_6_27_wire_logic_cluster/lc_2/in_3

T_5_27_wire_logic_cluster/lc_7/out
T_5_27_lc_trk_g3_7
T_5_27_wire_logic_cluster/lc_7/in_1

T_5_27_wire_logic_cluster/lc_7/out
T_5_26_lc_trk_g1_7
T_5_26_wire_logic_cluster/lc_4/in_0

T_5_27_wire_logic_cluster/lc_7/out
T_6_26_lc_trk_g3_7
T_6_26_wire_logic_cluster/lc_3/in_1

End 

Net : II_2.VGA_X12
T_6_28_wire_logic_cluster/lc_1/out
T_6_28_sp4_h_l_7
T_9_28_sp4_v_t_42
T_9_29_lc_trk_g2_2
T_9_29_wire_logic_cluster/lc_7/cen

T_6_28_wire_logic_cluster/lc_1/out
T_6_28_sp4_h_l_7
T_9_28_sp4_v_t_42
T_9_29_lc_trk_g2_2
T_9_29_wire_logic_cluster/lc_7/cen

T_6_28_wire_logic_cluster/lc_1/out
T_6_28_sp4_h_l_7
T_9_28_sp4_v_t_42
T_9_29_lc_trk_g2_2
T_9_29_wire_logic_cluster/lc_7/cen

T_6_28_wire_logic_cluster/lc_1/out
T_6_28_sp4_h_l_7
T_9_28_sp4_v_t_42
T_9_29_lc_trk_g2_2
T_9_29_wire_logic_cluster/lc_7/cen

T_6_28_wire_logic_cluster/lc_1/out
T_6_28_sp4_h_l_7
T_10_28_sp4_h_l_3
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_3/cen

T_6_28_wire_logic_cluster/lc_1/out
T_6_28_sp4_h_l_7
T_10_28_sp4_h_l_3
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_3/cen

T_6_28_wire_logic_cluster/lc_1/out
T_6_28_sp4_h_l_7
T_10_28_sp4_h_l_3
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_3/cen

T_6_28_wire_logic_cluster/lc_1/out
T_6_28_sp4_h_l_7
T_10_28_sp4_h_l_3
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_3/cen

T_6_28_wire_logic_cluster/lc_1/out
T_6_28_sp4_h_l_7
T_10_28_sp4_h_l_3
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_3/cen

T_6_28_wire_logic_cluster/lc_1/out
T_6_28_sp4_h_l_7
T_10_28_sp4_h_l_3
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_3/cen

T_6_28_wire_logic_cluster/lc_1/out
T_6_28_sp4_h_l_7
T_10_28_sp4_h_l_3
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_3/cen

T_6_28_wire_logic_cluster/lc_1/out
T_6_28_sp4_h_l_7
T_10_28_sp4_h_l_7
T_10_28_lc_trk_g0_2
T_10_28_wire_logic_cluster/lc_0/cen

End 

Net : II_2.N_17_0_cascade_
T_6_28_wire_logic_cluster/lc_0/ltout
T_6_28_wire_logic_cluster/lc_1/in_2

End 

Net : II_2.N_15
T_6_27_wire_logic_cluster/lc_2/out
T_6_28_lc_trk_g0_2
T_6_28_wire_logic_cluster/lc_3/in_3

T_6_27_wire_logic_cluster/lc_2/out
T_6_28_lc_trk_g0_2
T_6_28_wire_logic_cluster/lc_1/in_3

End 

Net : II_2.VGA_X_RNIROPI1Z0Z_5_cascade_
T_6_27_wire_logic_cluster/lc_1/ltout
T_6_27_wire_logic_cluster/lc_2/in_2

End 

Net : II_2.VGA_XZ0Z_6
T_5_27_wire_logic_cluster/lc_5/out
T_6_27_lc_trk_g0_5
T_6_27_wire_logic_cluster/lc_1/in_0

T_5_27_wire_logic_cluster/lc_5/out
T_5_27_lc_trk_g1_5
T_5_27_wire_logic_cluster/lc_5/in_1

T_5_27_wire_logic_cluster/lc_5/out
T_5_26_lc_trk_g0_5
T_5_26_wire_logic_cluster/lc_3/in_0

T_5_27_wire_logic_cluster/lc_5/out
T_6_26_lc_trk_g3_5
T_6_26_wire_logic_cluster/lc_2/in_0

T_5_27_wire_logic_cluster/lc_5/out
T_6_26_lc_trk_g3_5
T_6_26_wire_logic_cluster/lc_1/in_1

End 

Net : II_2.VGA_XZ0Z_5
T_5_27_wire_logic_cluster/lc_4/out
T_6_27_lc_trk_g0_4
T_6_27_wire_logic_cluster/lc_1/in_1

T_5_27_wire_logic_cluster/lc_4/out
T_5_27_lc_trk_g3_4
T_5_27_wire_logic_cluster/lc_4/in_1

T_5_27_wire_logic_cluster/lc_4/out
T_5_26_lc_trk_g1_4
T_5_26_input_2_3
T_5_26_wire_logic_cluster/lc_3/in_2

T_5_27_wire_logic_cluster/lc_4/out
T_6_26_lc_trk_g3_4
T_6_26_wire_logic_cluster/lc_0/in_1

End 

Net : II_2.VGA_XZ0Z_7
T_5_27_wire_logic_cluster/lc_6/out
T_6_27_lc_trk_g1_6
T_6_27_input_2_1
T_6_27_wire_logic_cluster/lc_1/in_2

T_5_27_wire_logic_cluster/lc_6/out
T_5_27_lc_trk_g1_6
T_5_27_wire_logic_cluster/lc_6/in_1

T_5_27_wire_logic_cluster/lc_6/out
T_5_26_lc_trk_g0_6
T_5_26_wire_logic_cluster/lc_3/in_1

T_5_27_wire_logic_cluster/lc_6/out
T_6_26_lc_trk_g2_6
T_6_26_input_2_2
T_6_26_wire_logic_cluster/lc_2/in_2

T_5_27_wire_logic_cluster/lc_6/out
T_5_27_sp4_h_l_1
T_8_27_sp4_v_t_36
T_7_29_lc_trk_g0_1
T_7_29_wire_logic_cluster/lc_7/in_0

End 

Net : II_2.VGA_XZ0Z_10
T_5_28_wire_logic_cluster/lc_1/out
T_6_27_lc_trk_g3_1
T_6_27_wire_logic_cluster/lc_1/in_3

T_5_28_wire_logic_cluster/lc_1/out
T_6_28_lc_trk_g0_1
T_6_28_wire_logic_cluster/lc_0/in_1

T_5_28_wire_logic_cluster/lc_1/out
T_6_28_lc_trk_g0_1
T_6_28_wire_logic_cluster/lc_3/in_0

T_5_28_wire_logic_cluster/lc_1/out
T_6_28_lc_trk_g0_1
T_6_28_wire_logic_cluster/lc_1/in_0

T_5_28_wire_logic_cluster/lc_1/out
T_5_28_lc_trk_g3_1
T_5_28_wire_logic_cluster/lc_1/in_1

T_5_28_wire_logic_cluster/lc_1/out
T_5_25_sp4_v_t_42
T_5_26_lc_trk_g3_2
T_5_26_wire_logic_cluster/lc_1/in_0

T_5_28_wire_logic_cluster/lc_1/out
T_6_24_sp4_v_t_38
T_6_26_lc_trk_g3_3
T_6_26_wire_logic_cluster/lc_5/in_1

End 

Net : II_2.VGA_XZ0Z_1
T_6_29_wire_logic_cluster/lc_3/out
T_6_28_lc_trk_g1_3
T_6_28_wire_logic_cluster/lc_0/in_0

T_6_29_wire_logic_cluster/lc_3/out
T_6_25_sp4_v_t_43
T_5_27_lc_trk_g0_6
T_5_27_input_2_0
T_5_27_wire_logic_cluster/lc_0/in_2

T_6_29_wire_logic_cluster/lc_3/out
T_6_29_lc_trk_g1_3
T_6_29_wire_logic_cluster/lc_3/in_1

End 

Net : II_2.VGA_XZ0Z_3
T_5_27_wire_logic_cluster/lc_2/out
T_6_28_lc_trk_g2_2
T_6_28_input_2_0
T_6_28_wire_logic_cluster/lc_0/in_2

T_5_27_wire_logic_cluster/lc_2/out
T_5_27_lc_trk_g1_2
T_5_27_wire_logic_cluster/lc_2/in_1

T_5_27_wire_logic_cluster/lc_2/out
T_5_26_lc_trk_g1_2
T_5_26_input_2_1
T_5_26_wire_logic_cluster/lc_1/in_2

T_5_27_wire_logic_cluster/lc_2/out
T_5_26_sp4_v_t_36
T_4_30_lc_trk_g1_1
T_4_30_wire_logic_cluster/lc_4/in_0

End 

Net : II_2.N_17
T_10_29_wire_logic_cluster/lc_2/out
T_10_29_sp4_h_l_9
T_9_29_lc_trk_g1_1
T_9_29_wire_logic_cluster/lc_2/in_0

T_10_29_wire_logic_cluster/lc_2/out
T_10_29_sp4_h_l_9
T_9_29_lc_trk_g1_1
T_9_29_wire_logic_cluster/lc_0/in_0

T_10_29_wire_logic_cluster/lc_2/out
T_10_26_sp4_v_t_44
T_9_28_lc_trk_g2_1
T_9_28_wire_logic_cluster/lc_1/in_0

T_10_29_wire_logic_cluster/lc_2/out
T_10_26_sp4_v_t_44
T_9_28_lc_trk_g2_1
T_9_28_wire_logic_cluster/lc_3/in_0

T_10_29_wire_logic_cluster/lc_2/out
T_10_26_sp4_v_t_44
T_9_28_lc_trk_g2_1
T_9_28_wire_logic_cluster/lc_5/in_0

T_10_29_wire_logic_cluster/lc_2/out
T_10_26_sp4_v_t_44
T_9_28_lc_trk_g2_1
T_9_28_wire_logic_cluster/lc_7/in_0

T_10_29_wire_logic_cluster/lc_2/out
T_9_29_lc_trk_g3_2
T_9_29_wire_logic_cluster/lc_1/in_0

T_10_29_wire_logic_cluster/lc_2/out
T_9_28_lc_trk_g2_2
T_9_28_wire_logic_cluster/lc_2/in_0

T_10_29_wire_logic_cluster/lc_2/out
T_9_28_lc_trk_g2_2
T_9_28_wire_logic_cluster/lc_4/in_0

T_10_29_wire_logic_cluster/lc_2/out
T_9_28_lc_trk_g2_2
T_9_28_wire_logic_cluster/lc_6/in_0

T_10_29_wire_logic_cluster/lc_2/out
T_9_29_lc_trk_g3_2
T_9_29_wire_logic_cluster/lc_3/in_0

T_10_29_wire_logic_cluster/lc_2/out
T_10_28_lc_trk_g1_2
T_10_28_wire_logic_cluster/lc_6/in_3

End 

Net : II_2.VGA_Y_1_sqmuxa_x_5
T_10_29_wire_logic_cluster/lc_7/out
T_10_29_lc_trk_g1_7
T_10_29_wire_logic_cluster/lc_2/in_0

End 

Net : II_2.VGA_YZ0Z_6
T_9_28_wire_logic_cluster/lc_6/out
T_10_29_lc_trk_g3_6
T_10_29_wire_logic_cluster/lc_7/in_0

T_9_28_wire_logic_cluster/lc_6/out
T_9_28_lc_trk_g1_6
T_9_28_wire_logic_cluster/lc_6/in_1

T_9_28_wire_logic_cluster/lc_6/out
T_9_22_sp12_v_t_23
T_9_30_lc_trk_g3_0
T_9_30_wire_logic_cluster/lc_5/in_0

T_9_28_wire_logic_cluster/lc_6/out
T_10_29_lc_trk_g2_6
T_10_29_wire_logic_cluster/lc_3/in_3

T_9_28_wire_logic_cluster/lc_6/out
T_10_27_sp4_v_t_45
T_10_30_lc_trk_g0_5
T_10_30_wire_logic_cluster/lc_5/in_0

T_9_28_wire_logic_cluster/lc_6/out
T_7_28_sp4_h_l_9
T_6_28_sp4_v_t_38
T_5_30_lc_trk_g0_3
T_5_30_wire_logic_cluster/lc_0/in_3

End 

Net : II_2.N_17_5
T_10_29_wire_logic_cluster/lc_0/out
T_10_29_lc_trk_g3_0
T_10_29_wire_logic_cluster/lc_2/in_1

T_10_29_wire_logic_cluster/lc_0/out
T_10_29_lc_trk_g0_0
T_10_29_wire_logic_cluster/lc_3/in_1

End 

Net : II_2.VGA_YZ0Z_1
T_9_28_wire_logic_cluster/lc_1/out
T_10_29_lc_trk_g2_1
T_10_29_wire_logic_cluster/lc_0/in_3

T_9_28_wire_logic_cluster/lc_1/out
T_9_28_lc_trk_g3_1
T_9_28_wire_logic_cluster/lc_1/in_1

T_9_28_wire_logic_cluster/lc_1/out
T_9_27_lc_trk_g0_1
T_9_27_wire_logic_cluster/lc_0/in_1

T_9_28_wire_logic_cluster/lc_1/out
T_9_26_sp4_v_t_47
T_9_30_lc_trk_g0_2
T_9_30_input_2_0
T_9_30_wire_logic_cluster/lc_0/in_2

T_9_28_wire_logic_cluster/lc_1/out
T_10_24_sp4_v_t_38
T_10_28_sp4_v_t_43
T_10_30_lc_trk_g3_6
T_10_30_wire_logic_cluster/lc_0/in_3

End 

Net : II_2.VGA_YZ0Z_4
T_9_28_wire_logic_cluster/lc_4/out
T_10_29_lc_trk_g2_4
T_10_29_wire_logic_cluster/lc_7/in_1

T_9_28_wire_logic_cluster/lc_4/out
T_9_28_lc_trk_g3_4
T_9_28_wire_logic_cluster/lc_4/in_1

T_9_28_wire_logic_cluster/lc_4/out
T_9_27_sp4_v_t_40
T_9_30_lc_trk_g0_0
T_9_30_wire_logic_cluster/lc_0/in_0

T_9_28_wire_logic_cluster/lc_4/out
T_8_28_sp4_h_l_0
T_7_28_lc_trk_g1_0
T_7_28_wire_logic_cluster/lc_6/in_3

T_9_28_wire_logic_cluster/lc_4/out
T_9_27_sp4_v_t_40
T_9_30_lc_trk_g0_0
T_9_30_wire_logic_cluster/lc_7/in_1

T_9_28_wire_logic_cluster/lc_4/out
T_8_28_sp4_h_l_0
T_11_28_sp4_v_t_37
T_10_30_lc_trk_g1_0
T_10_30_input_2_1
T_10_30_wire_logic_cluster/lc_1/in_2

T_9_28_wire_logic_cluster/lc_4/out
T_8_28_sp4_h_l_0
T_11_28_sp4_v_t_37
T_10_30_lc_trk_g1_0
T_10_30_wire_logic_cluster/lc_2/in_3

End 

Net : II_2.VGA_YZ0Z_7
T_9_28_wire_logic_cluster/lc_7/out
T_10_29_lc_trk_g2_7
T_10_29_input_2_7
T_10_29_wire_logic_cluster/lc_7/in_2

T_9_28_wire_logic_cluster/lc_7/out
T_9_28_lc_trk_g3_7
T_9_28_wire_logic_cluster/lc_7/in_1

T_9_28_wire_logic_cluster/lc_7/out
T_9_23_sp12_v_t_22
T_9_30_lc_trk_g3_2
T_9_30_input_2_5
T_9_30_wire_logic_cluster/lc_5/in_2

T_9_28_wire_logic_cluster/lc_7/out
T_10_29_lc_trk_g2_7
T_10_29_wire_logic_cluster/lc_3/in_0

T_9_28_wire_logic_cluster/lc_7/out
T_10_27_sp4_v_t_47
T_10_30_lc_trk_g0_7
T_10_30_wire_logic_cluster/lc_7/in_0

T_9_28_wire_logic_cluster/lc_7/out
T_9_28_sp4_h_l_3
T_8_28_sp4_v_t_38
T_7_30_lc_trk_g1_3
T_7_30_wire_logic_cluster/lc_6/in_0

End 

Net : II_2.VGA_YZ0Z_11
T_9_29_wire_logic_cluster/lc_3/out
T_10_29_lc_trk_g0_3
T_10_29_wire_logic_cluster/lc_0/in_1

T_9_29_wire_logic_cluster/lc_3/out
T_9_29_lc_trk_g1_3
T_9_29_wire_logic_cluster/lc_3/in_1

T_9_29_wire_logic_cluster/lc_3/out
T_9_30_lc_trk_g1_3
T_9_30_wire_logic_cluster/lc_5/in_3

T_9_29_wire_logic_cluster/lc_3/out
T_9_30_lc_trk_g1_3
T_9_30_wire_logic_cluster/lc_4/in_0

End 

Net : II_2.N_17_4
T_9_30_wire_logic_cluster/lc_2/out
T_10_29_lc_trk_g3_2
T_10_29_wire_logic_cluster/lc_2/in_3

T_9_30_wire_logic_cluster/lc_2/out
T_9_30_lc_trk_g2_2
T_9_30_wire_logic_cluster/lc_1/in_3

T_9_30_wire_logic_cluster/lc_2/out
T_10_29_lc_trk_g3_2
T_10_29_wire_logic_cluster/lc_4/in_3

End 

Net : II_2.VGA_YZ0Z_8
T_9_29_wire_logic_cluster/lc_0/out
T_9_30_lc_trk_g1_0
T_9_30_wire_logic_cluster/lc_2/in_3

T_9_29_wire_logic_cluster/lc_0/out
T_9_29_lc_trk_g3_0
T_9_29_wire_logic_cluster/lc_0/in_1

T_9_29_wire_logic_cluster/lc_0/out
T_9_27_sp4_v_t_45
T_9_30_lc_trk_g1_5
T_9_30_input_2_6
T_9_30_wire_logic_cluster/lc_6/in_2

End 

Net : II_2.VGA_YZ0Z_0
T_10_28_wire_logic_cluster/lc_6/out
T_10_29_lc_trk_g0_6
T_10_29_wire_logic_cluster/lc_7/in_3

T_10_28_wire_logic_cluster/lc_6/out
T_9_28_lc_trk_g3_6
T_9_28_wire_logic_cluster/lc_0/in_1

T_10_28_wire_logic_cluster/lc_6/out
T_10_28_lc_trk_g3_6
T_10_28_wire_logic_cluster/lc_6/in_1

T_10_28_wire_logic_cluster/lc_6/out
T_10_29_lc_trk_g0_6
T_10_29_wire_logic_cluster/lc_4/in_0

T_10_28_wire_logic_cluster/lc_6/out
T_0_28_span12_horz_0
T_4_28_lc_trk_g1_0
T_4_28_wire_logic_cluster/lc_5/in_0

End 

Net : II_2.VGA_YZ0Z_10
T_9_29_wire_logic_cluster/lc_2/out
T_9_30_lc_trk_g1_2
T_9_30_wire_logic_cluster/lc_2/in_1

T_9_29_wire_logic_cluster/lc_2/out
T_9_29_lc_trk_g1_2
T_9_29_wire_logic_cluster/lc_2/in_1

T_9_29_wire_logic_cluster/lc_2/out
T_9_30_lc_trk_g1_2
T_9_30_wire_logic_cluster/lc_4/in_3

End 

Net : II_2.un1_VGA_X_cry_9
T_5_28_wire_logic_cluster/lc_0/cout
T_5_28_wire_logic_cluster/lc_1/in_3

End 

Net : II_2.VGA_Y_cry_10
T_9_29_wire_logic_cluster/lc_2/cout
T_9_29_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_5_28_0_
T_5_28_wire_logic_cluster/carry_in_mux/cout
T_5_28_wire_logic_cluster/lc_0/in_3

Net : II_2.VGA_Y_1_sqmuxa_x_4_cascade_
T_10_29_wire_logic_cluster/lc_1/ltout
T_10_29_wire_logic_cluster/lc_2/in_2

End 

Net : II_2.VGA_YZ0Z_5
T_9_28_wire_logic_cluster/lc_5/out
T_10_29_lc_trk_g2_5
T_10_29_wire_logic_cluster/lc_1/in_0

T_9_28_wire_logic_cluster/lc_5/out
T_9_28_lc_trk_g1_5
T_9_28_wire_logic_cluster/lc_5/in_1

T_9_28_wire_logic_cluster/lc_5/out
T_10_27_sp4_v_t_43
T_9_30_lc_trk_g3_3
T_9_30_wire_logic_cluster/lc_5/in_1

T_9_28_wire_logic_cluster/lc_5/out
T_10_27_sp4_v_t_43
T_10_30_lc_trk_g0_3
T_10_30_wire_logic_cluster/lc_4/in_3

T_9_28_wire_logic_cluster/lc_5/out
T_10_27_sp4_v_t_43
T_10_30_lc_trk_g0_3
T_10_30_wire_logic_cluster/lc_1/in_0

T_9_28_wire_logic_cluster/lc_5/out
T_10_28_sp4_h_l_10
T_6_28_sp4_h_l_10
T_5_24_sp4_v_t_47
T_4_26_lc_trk_g0_1
T_4_26_wire_logic_cluster/lc_1/in_0

End 

Net : II_2.VGA_YZ0Z_3
T_9_28_wire_logic_cluster/lc_3/out
T_10_29_lc_trk_g3_3
T_10_29_wire_logic_cluster/lc_1/in_1

T_9_28_wire_logic_cluster/lc_3/out
T_9_28_lc_trk_g3_3
T_9_28_wire_logic_cluster/lc_3/in_1

T_9_28_wire_logic_cluster/lc_3/out
T_9_27_sp4_v_t_38
T_9_30_lc_trk_g1_6
T_9_30_wire_logic_cluster/lc_0/in_1

T_9_28_wire_logic_cluster/lc_3/out
T_9_27_sp4_v_t_38
T_9_30_lc_trk_g1_6
T_9_30_wire_logic_cluster/lc_4/in_1

T_9_28_wire_logic_cluster/lc_3/out
T_10_29_lc_trk_g3_3
T_10_29_input_2_4
T_10_29_wire_logic_cluster/lc_4/in_2

T_9_28_wire_logic_cluster/lc_3/out
T_9_27_sp4_v_t_38
T_6_27_sp4_h_l_3
T_7_27_lc_trk_g3_3
T_7_27_wire_logic_cluster/lc_0/in_0

T_9_28_wire_logic_cluster/lc_3/out
T_10_27_sp4_v_t_39
T_10_30_lc_trk_g1_7
T_10_30_wire_logic_cluster/lc_3/in_3

End 

Net : II_2.VGA_YZ0Z_9
T_9_29_wire_logic_cluster/lc_1/out
T_10_29_lc_trk_g0_1
T_10_29_input_2_1
T_10_29_wire_logic_cluster/lc_1/in_2

T_9_29_wire_logic_cluster/lc_1/out
T_9_29_lc_trk_g3_1
T_9_29_wire_logic_cluster/lc_1/in_1

T_9_29_wire_logic_cluster/lc_1/out
T_10_29_lc_trk_g0_1
T_10_29_wire_logic_cluster/lc_4/in_1

T_9_29_wire_logic_cluster/lc_1/out
T_9_30_lc_trk_g1_1
T_9_30_wire_logic_cluster/lc_6/in_0

T_9_29_wire_logic_cluster/lc_1/out
T_9_30_lc_trk_g1_1
T_9_30_wire_logic_cluster/lc_1/in_1

End 

Net : II_2.VGA_Y_cry_9
T_9_29_wire_logic_cluster/lc_1/cout
T_9_29_wire_logic_cluster/lc_2/in_3

Net : II_2.VGA_YZ0Z_2
T_9_28_wire_logic_cluster/lc_2/out
T_10_29_lc_trk_g2_2
T_10_29_wire_logic_cluster/lc_1/in_3

T_9_28_wire_logic_cluster/lc_2/out
T_9_28_lc_trk_g1_2
T_9_28_wire_logic_cluster/lc_2/in_1

T_9_28_wire_logic_cluster/lc_2/out
T_9_27_sp4_v_t_36
T_9_30_lc_trk_g1_4
T_9_30_wire_logic_cluster/lc_0/in_3

T_9_28_wire_logic_cluster/lc_2/out
T_9_27_sp4_v_t_36
T_9_30_lc_trk_g1_4
T_9_30_wire_logic_cluster/lc_6/in_3

T_9_28_wire_logic_cluster/lc_2/out
T_7_28_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_30_lc_trk_g2_1
T_10_30_wire_logic_cluster/lc_6/in_3

T_9_28_wire_logic_cluster/lc_2/out
T_4_28_sp12_h_l_0
T_4_28_lc_trk_g0_3
T_4_28_wire_logic_cluster/lc_6/in_1

End 

Net : II_2.VGA_XZ0Z_9
T_5_28_wire_logic_cluster/lc_0/out
T_6_28_lc_trk_g0_0
T_6_28_wire_logic_cluster/lc_3/in_1

T_5_28_wire_logic_cluster/lc_0/out
T_6_28_lc_trk_g0_0
T_6_28_wire_logic_cluster/lc_1/in_1

T_5_28_wire_logic_cluster/lc_0/out
T_5_28_lc_trk_g3_0
T_5_28_wire_logic_cluster/lc_0/in_1

T_5_28_wire_logic_cluster/lc_0/out
T_5_25_sp4_v_t_40
T_5_26_lc_trk_g3_0
T_5_26_wire_logic_cluster/lc_4/in_3

T_5_28_wire_logic_cluster/lc_0/out
T_6_25_sp4_v_t_41
T_6_26_lc_trk_g3_1
T_6_26_input_2_4
T_6_26_wire_logic_cluster/lc_4/in_2

End 

Net : II_2.VGA_Y_cry_8
T_9_29_wire_logic_cluster/lc_0/cout
T_9_29_wire_logic_cluster/lc_1/in_3

Net : bfn_9_29_0_
T_9_29_wire_logic_cluster/carry_in_mux/cout
T_9_29_wire_logic_cluster/lc_0/in_3

Net : II_2.un1_VGA_X_cry_7
T_5_27_wire_logic_cluster/lc_6/cout
T_5_27_wire_logic_cluster/lc_7/in_3

Net : II_2.un1_VGA_X_cry_6
T_5_27_wire_logic_cluster/lc_5/cout
T_5_27_wire_logic_cluster/lc_6/in_3

Net : II_2.un1_VGA_X_cry_5
T_5_27_wire_logic_cluster/lc_4/cout
T_5_27_wire_logic_cluster/lc_5/in_3

Net : II_2.VGA_Y_cry_6
T_9_28_wire_logic_cluster/lc_6/cout
T_9_28_wire_logic_cluster/lc_7/in_3

Net : II_2.un1_VGA_X_cry_4
T_5_27_wire_logic_cluster/lc_3/cout
T_5_27_wire_logic_cluster/lc_4/in_3

Net : II_2.VGA_Y_cry_5
T_9_28_wire_logic_cluster/lc_5/cout
T_9_28_wire_logic_cluster/lc_6/in_3

Net : II_2.un1_VGA_X_cry_3
T_5_27_wire_logic_cluster/lc_2/cout
T_5_27_wire_logic_cluster/lc_3/in_3

Net : II_2.VGA_Y_cry_4
T_9_28_wire_logic_cluster/lc_4/cout
T_9_28_wire_logic_cluster/lc_5/in_3

Net : II_2.un1_VGA_X_cry_2
T_5_27_wire_logic_cluster/lc_1/cout
T_5_27_wire_logic_cluster/lc_2/in_3

Net : II_2.VGA_Y_cry_3
T_9_28_wire_logic_cluster/lc_3/cout
T_9_28_wire_logic_cluster/lc_4/in_3

Net : II_2.un1_VGA_X_cry_1
T_5_27_wire_logic_cluster/lc_0/cout
T_5_27_wire_logic_cluster/lc_1/in_3

Net : II_2.VGA_Y_cry_2
T_9_28_wire_logic_cluster/lc_2/cout
T_9_28_wire_logic_cluster/lc_3/in_3

Net : II_2.VGA_Y_cry_1
T_9_28_wire_logic_cluster/lc_1/cout
T_9_28_wire_logic_cluster/lc_2/in_3

Net : II_2.VGA_Y_cry_0
T_9_28_wire_logic_cluster/lc_0/cout
T_9_28_wire_logic_cluster/lc_1/in_3

Net : FRAME_COUNTER11_3
T_10_27_wire_logic_cluster/lc_6/out
T_10_27_lc_trk_g2_6
T_10_27_wire_logic_cluster/lc_5/in_1

End 

Net : FRAME_COUNTERZ0Z_5
T_10_27_wire_logic_cluster/lc_4/out
T_10_27_lc_trk_g0_4
T_10_27_wire_logic_cluster/lc_6/in_0

T_10_27_wire_logic_cluster/lc_4/out
T_10_25_sp4_v_t_37
T_10_26_lc_trk_g2_5
T_10_26_wire_logic_cluster/lc_4/in_1

T_10_27_wire_logic_cluster/lc_4/out
T_10_27_lc_trk_g0_4
T_10_27_wire_logic_cluster/lc_4/in_0

T_10_27_wire_logic_cluster/lc_4/out
T_10_26_lc_trk_g0_4
T_10_26_wire_logic_cluster/lc_7/in_3

End 

Net : FRAME_COUNTERZ0Z_4
T_10_26_wire_logic_cluster/lc_7/out
T_10_27_lc_trk_g0_7
T_10_27_wire_logic_cluster/lc_6/in_1

T_10_26_wire_logic_cluster/lc_7/out
T_10_26_lc_trk_g2_7
T_10_26_wire_logic_cluster/lc_3/in_0

T_10_26_wire_logic_cluster/lc_7/out
T_10_27_lc_trk_g0_7
T_10_27_input_2_3
T_10_27_wire_logic_cluster/lc_3/in_2

T_10_26_wire_logic_cluster/lc_7/out
T_10_26_lc_trk_g2_7
T_10_26_wire_logic_cluster/lc_7/in_0

End 

Net : FRAME_COUNTERZ0Z_1
T_10_26_wire_logic_cluster/lc_2/out
T_10_27_lc_trk_g0_2
T_10_27_input_2_6
T_10_27_wire_logic_cluster/lc_6/in_2

T_10_26_wire_logic_cluster/lc_2/out
T_10_27_lc_trk_g0_2
T_10_27_wire_logic_cluster/lc_3/in_3

T_10_26_wire_logic_cluster/lc_2/out
T_10_26_lc_trk_g3_2
T_10_26_wire_logic_cluster/lc_6/in_1

T_10_26_wire_logic_cluster/lc_2/out
T_10_26_lc_trk_g2_2
T_10_26_wire_logic_cluster/lc_3/in_3

T_10_26_wire_logic_cluster/lc_2/out
T_10_26_lc_trk_g3_2
T_10_26_wire_logic_cluster/lc_2/in_3

T_10_26_wire_logic_cluster/lc_2/out
T_10_27_lc_trk_g0_2
T_10_27_wire_logic_cluster/lc_5/in_3

End 

Net : FRAME_COUNTERZ0Z_3
T_10_26_wire_logic_cluster/lc_4/out
T_10_27_lc_trk_g1_4
T_10_27_wire_logic_cluster/lc_6/in_3

T_10_26_wire_logic_cluster/lc_4/out
T_10_27_lc_trk_g1_4
T_10_27_wire_logic_cluster/lc_3/in_0

T_10_26_wire_logic_cluster/lc_4/out
T_10_26_lc_trk_g1_4
T_10_26_wire_logic_cluster/lc_6/in_3

T_10_26_wire_logic_cluster/lc_4/out
T_10_26_lc_trk_g1_4
T_10_26_wire_logic_cluster/lc_4/in_3

End 

Net : FRAME_COUNTER11_3_cascade_
T_10_27_wire_logic_cluster/lc_6/ltout
T_10_27_wire_logic_cluster/lc_7/in_2

End 

Net : FRAME_COUNTER_RNO_0Z0Z_4_cascade_
T_10_26_wire_logic_cluster/lc_6/ltout
T_10_26_wire_logic_cluster/lc_7/in_2

End 

Net : FRAME_COUNTERZ0Z_0
T_10_26_wire_logic_cluster/lc_0/out
T_10_26_lc_trk_g0_0
T_10_26_wire_logic_cluster/lc_6/in_0

T_10_26_wire_logic_cluster/lc_0/out
T_10_26_lc_trk_g1_0
T_10_26_input_2_3
T_10_26_wire_logic_cluster/lc_3/in_2

T_10_26_wire_logic_cluster/lc_0/out
T_10_26_lc_trk_g1_0
T_10_26_wire_logic_cluster/lc_2/in_1

T_10_26_wire_logic_cluster/lc_0/out
T_10_27_lc_trk_g0_0
T_10_27_wire_logic_cluster/lc_7/in_1

T_10_26_wire_logic_cluster/lc_0/out
T_10_27_lc_trk_g1_0
T_10_27_input_2_5
T_10_27_wire_logic_cluster/lc_5/in_2

T_10_26_wire_logic_cluster/lc_0/out
T_10_26_lc_trk_g1_0
T_10_26_wire_logic_cluster/lc_0/in_3

T_10_26_wire_logic_cluster/lc_0/out
T_10_27_lc_trk_g1_0
T_10_27_wire_logic_cluster/lc_4/in_3

End 

Net : N_6_cascade_
T_10_27_wire_logic_cluster/lc_3/ltout
T_10_27_wire_logic_cluster/lc_4/in_2

End 

Net : m8_0_1_cascade_
T_10_26_wire_logic_cluster/lc_3/ltout
T_10_26_wire_logic_cluster/lc_4/in_2

End 

Net : FRAME_COUNTERZ0Z_2
T_10_27_wire_logic_cluster/lc_5/out
T_10_26_lc_trk_g1_5
T_10_26_wire_logic_cluster/lc_3/in_1

T_10_27_wire_logic_cluster/lc_5/out
T_10_26_lc_trk_g1_5
T_10_26_wire_logic_cluster/lc_4/in_0

T_10_27_wire_logic_cluster/lc_5/out
T_10_27_lc_trk_g2_5
T_10_27_wire_logic_cluster/lc_7/in_0

T_10_27_wire_logic_cluster/lc_5/out
T_10_27_lc_trk_g2_5
T_10_27_wire_logic_cluster/lc_5/in_0

T_10_27_wire_logic_cluster/lc_5/out
T_10_26_lc_trk_g1_5
T_10_26_wire_logic_cluster/lc_7/in_1

T_10_27_wire_logic_cluster/lc_5/out
T_10_27_lc_trk_g2_5
T_10_27_wire_logic_cluster/lc_4/in_1

End 

Net : PULSE_1HZZ0
T_10_27_wire_logic_cluster/lc_7/out
T_10_27_lc_trk_g1_7
T_10_27_wire_logic_cluster/lc_7/in_3

T_10_27_wire_logic_cluster/lc_7/out
T_10_22_sp12_v_t_22
T_10_10_sp12_v_t_22
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_6/in_3

End 

Net : ADV_G_c_7
T_7_29_wire_logic_cluster/lc_7/out
T_7_28_sp4_v_t_46
T_8_32_sp4_h_l_5
T_11_32_sp4_v_t_40
T_11_33_lc_trk_g0_0
T_11_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_0
T_4_28_wire_logic_cluster/lc_5/out
T_4_27_sp4_v_t_42
T_0_27_span4_horz_7
T_0_27_lc_trk_g0_7
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_1
T_9_27_wire_logic_cluster/lc_0/out
T_6_27_sp12_h_l_0
T_0_27_span12_horz_15
T_0_27_lc_trk_g1_7
T_0_27_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_2
T_4_28_wire_logic_cluster/lc_6/out
T_4_22_sp12_v_t_23
T_0_22_span12_horz_16
T_0_22_lc_trk_g0_0
T_0_22_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_3
T_7_27_wire_logic_cluster/lc_0/out
T_7_25_sp4_v_t_45
T_4_25_sp4_h_l_8
T_3_21_sp4_v_t_36
T_0_21_span4_horz_18
T_0_21_lc_trk_g1_2
T_0_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_5
T_4_26_wire_logic_cluster/lc_1/out
T_3_26_sp4_h_l_10
T_0_26_span4_horz_25
T_0_22_span4_vert_t_12
T_0_25_lc_trk_g1_4
T_0_25_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_6
T_5_30_wire_logic_cluster/lc_0/out
T_5_30_sp4_h_l_5
T_0_30_span4_horz_1
T_0_30_lc_trk_g0_1
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_7
T_7_30_wire_logic_cluster/lc_6/out
T_0_30_span12_horz_7
T_0_30_lc_trk_g1_7
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_VSYNC_c
T_9_30_wire_logic_cluster/lc_7/out
T_9_30_sp4_h_l_3
T_5_30_sp4_h_l_11
T_4_26_sp4_v_t_41
T_4_22_sp4_v_t_37
T_0_22_span4_horz_0
T_0_22_lc_trk_g1_0
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_6_1_wire_logic_cluster/lc_7/out
T_6_1_sp4_h_l_3
T_10_1_sp4_h_l_11
T_14_1_sp4_h_l_7
T_17_0_span4_vert_7
T_17_0_span4_horz_r_1
T_20_0_lc_trk_g0_5
T_16_0_wire_pll/RESET

T_6_1_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_14
T_6_8_sp12_v_t_22
T_6_20_sp12_v_t_22
T_6_26_lc_trk_g2_5
T_6_26_wire_logic_cluster/lc_2/in_1

T_6_1_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_14
T_6_8_sp12_v_t_22
T_6_20_sp12_v_t_22
T_6_26_lc_trk_g2_5
T_6_26_input_2_1
T_6_26_wire_logic_cluster/lc_1/in_2

T_6_1_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_14
T_6_8_sp12_v_t_22
T_6_20_sp12_v_t_22
T_6_26_lc_trk_g2_5
T_6_26_wire_logic_cluster/lc_4/in_1

T_6_1_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_14
T_6_8_sp12_v_t_22
T_6_20_sp12_v_t_22
T_6_26_lc_trk_g2_5
T_6_26_input_2_5
T_6_26_wire_logic_cluster/lc_5/in_2

T_6_1_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_14
T_6_8_sp12_v_t_22
T_6_17_sp4_v_t_36
T_6_21_sp4_v_t_36
T_7_25_sp4_h_l_1
T_10_25_sp4_v_t_43
T_10_28_lc_trk_g1_3
T_10_28_wire_logic_cluster/lc_6/in_0

T_6_1_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_14
T_6_8_sp12_v_t_22
T_7_20_sp12_h_l_1
T_18_20_sp12_v_t_22
T_18_29_sp4_v_t_36
T_18_33_span4_horz_r_0
T_20_33_lc_trk_g0_0
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DEBUG_c_7
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_20
T_3_20_sp12_h_l_0
T_10_20_lc_trk_g1_0
T_10_20_wire_logic_cluster/lc_6/in_1

End 

Net : GB_BUFFER_ADV_CLK_c_g_THRU_CO
T_24_26_wire_logic_cluster/lc_1/out
T_24_26_sp4_h_l_7
T_27_26_sp4_v_t_37
T_27_30_sp4_v_t_37
T_27_33_span4_horz_r_2
T_29_33_lc_trk_g1_2
T_29_33_wire_io_cluster/io_1/D_OUT_0

T_24_26_wire_logic_cluster/lc_1/out
T_24_15_sp12_v_t_22
T_13_15_sp12_h_l_1
T_0_15_span12_horz_1
T_5_15_sp4_h_l_4
T_0_15_span4_horz_7
T_0_15_span4_vert_t_13
T_0_18_lc_trk_g1_5
T_0_18_wire_io_cluster/io_0/D_OUT_0

End 

Net : II_0.ADV_CLK_c
T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_13_sp4_v_t_39
T_0_17_span4_horz_7
T_0_17_lc_trk_g0_7
T_0_17_wire_gbuf/in

End 

Net : ADV_R_c_4
T_7_28_wire_logic_cluster/lc_6/out
T_7_25_sp4_v_t_36
T_4_25_sp4_h_l_1
T_0_25_span4_horz_12
T_0_25_lc_trk_g0_4
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : II_2.VGA_VS_4
T_9_30_wire_logic_cluster/lc_4/out
T_9_30_lc_trk_g0_4
T_9_30_wire_logic_cluster/lc_7/in_3

End 

Net : II_2.VGA_VS_5_cascade_
T_9_30_wire_logic_cluster/lc_6/ltout
T_9_30_wire_logic_cluster/lc_7/in_2

End 

Net : ADV_B_c_0
T_9_28_wire_logic_cluster/lc_0/out
T_8_28_sp4_h_l_8
T_11_28_sp4_v_t_36
T_11_32_sp4_v_t_44
T_11_33_lc_trk_g1_4
T_11_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_1
T_10_30_wire_logic_cluster/lc_0/out
T_7_30_sp12_h_l_0
T_16_30_sp4_h_l_11
T_19_30_sp4_v_t_41
T_19_33_lc_trk_g0_1
T_19_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_2
T_10_30_wire_logic_cluster/lc_6/out
T_9_30_sp12_h_l_0
T_20_30_sp12_v_t_23
T_20_33_lc_trk_g0_3
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : II_2.un15_VGA_VISIBLE
T_9_30_wire_logic_cluster/lc_1/out
T_10_30_lc_trk_g0_1
T_10_30_wire_logic_cluster/lc_0/in_1

T_9_30_wire_logic_cluster/lc_1/out
T_10_30_lc_trk_g0_1
T_10_30_wire_logic_cluster/lc_6/in_1

T_9_30_wire_logic_cluster/lc_1/out
T_10_30_lc_trk_g0_1
T_10_30_wire_logic_cluster/lc_3/in_0

T_9_30_wire_logic_cluster/lc_1/out
T_10_30_lc_trk_g0_1
T_10_30_wire_logic_cluster/lc_2/in_1

T_9_30_wire_logic_cluster/lc_1/out
T_9_27_sp4_v_t_42
T_9_28_lc_trk_g3_2
T_9_28_wire_logic_cluster/lc_0/in_3

T_9_30_wire_logic_cluster/lc_1/out
T_8_30_sp4_h_l_10
T_7_30_lc_trk_g1_2
T_7_30_wire_logic_cluster/lc_6/in_3

T_9_30_wire_logic_cluster/lc_1/out
T_9_26_sp4_v_t_39
T_9_27_lc_trk_g2_7
T_9_27_wire_logic_cluster/lc_0/in_3

T_9_30_wire_logic_cluster/lc_1/out
T_8_30_sp4_h_l_10
T_7_26_sp4_v_t_47
T_7_29_lc_trk_g1_7
T_7_29_wire_logic_cluster/lc_7/in_3

T_9_30_wire_logic_cluster/lc_1/out
T_5_30_sp12_h_l_1
T_5_30_lc_trk_g1_2
T_5_30_wire_logic_cluster/lc_4/in_3

T_9_30_wire_logic_cluster/lc_1/out
T_5_30_sp12_h_l_1
T_5_30_lc_trk_g1_2
T_5_30_wire_logic_cluster/lc_0/in_1

T_9_30_wire_logic_cluster/lc_1/out
T_8_30_sp4_h_l_10
T_7_26_sp4_v_t_47
T_7_28_lc_trk_g2_2
T_7_28_wire_logic_cluster/lc_6/in_0

T_9_30_wire_logic_cluster/lc_1/out
T_5_30_sp12_h_l_1
T_4_30_lc_trk_g0_1
T_4_30_wire_logic_cluster/lc_5/in_0

T_9_30_wire_logic_cluster/lc_1/out
T_5_30_sp12_h_l_1
T_4_30_lc_trk_g0_1
T_4_30_wire_logic_cluster/lc_2/in_1

T_9_30_wire_logic_cluster/lc_1/out
T_5_30_sp12_h_l_1
T_4_30_lc_trk_g0_1
T_4_30_wire_logic_cluster/lc_4/in_1

T_9_30_wire_logic_cluster/lc_1/out
T_8_30_sp4_h_l_10
T_7_26_sp4_v_t_47
T_7_27_lc_trk_g2_7
T_7_27_wire_logic_cluster/lc_0/in_3

T_9_30_wire_logic_cluster/lc_1/out
T_9_27_sp4_v_t_42
T_6_27_sp4_h_l_1
T_5_27_lc_trk_g1_1
T_5_27_wire_logic_cluster/lc_0/in_0

T_9_30_wire_logic_cluster/lc_1/out
T_9_26_sp4_v_t_39
T_6_26_sp4_h_l_8
T_6_26_lc_trk_g0_5
T_6_26_wire_logic_cluster/lc_0/in_3

T_9_30_wire_logic_cluster/lc_1/out
T_9_26_sp4_v_t_39
T_6_26_sp4_h_l_8
T_6_26_lc_trk_g0_5
T_6_26_wire_logic_cluster/lc_1/in_0

T_9_30_wire_logic_cluster/lc_1/out
T_9_27_sp4_v_t_42
T_6_27_sp4_h_l_1
T_5_27_sp4_v_t_36
T_4_28_lc_trk_g2_4
T_4_28_wire_logic_cluster/lc_5/in_3

T_9_30_wire_logic_cluster/lc_1/out
T_9_27_sp4_v_t_42
T_6_27_sp4_h_l_1
T_5_27_sp4_v_t_36
T_4_28_lc_trk_g2_4
T_4_28_wire_logic_cluster/lc_6/in_0

T_9_30_wire_logic_cluster/lc_1/out
T_9_27_sp4_v_t_42
T_6_27_sp4_h_l_1
T_5_23_sp4_v_t_36
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_1/in_3

End 

Net : II_2.un15_VGA_VISIBLE_6
T_9_30_wire_logic_cluster/lc_5/out
T_9_30_lc_trk_g2_5
T_9_30_wire_logic_cluster/lc_1/in_0

T_9_30_wire_logic_cluster/lc_5/out
T_9_30_lc_trk_g2_5
T_9_30_wire_logic_cluster/lc_7/in_0

End 

Net : II_2.un15_VGA_VISIBLElt11_0_cascade_
T_9_30_wire_logic_cluster/lc_0/ltout
T_9_30_wire_logic_cluster/lc_1/in_2

End 

Net : ADV_B_c_3
T_10_30_wire_logic_cluster/lc_3/out
T_4_30_sp12_h_l_1
T_16_30_sp12_h_l_1
T_27_30_sp12_v_t_22
T_27_33_lc_trk_g0_2
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_B_c_4
T_10_30_wire_logic_cluster/lc_2/out
T_11_30_sp4_h_l_4
T_15_30_sp4_h_l_7
T_19_30_sp4_h_l_7
T_23_30_sp4_h_l_10
T_26_30_sp4_v_t_47
T_26_33_lc_trk_g0_7
T_26_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_5
T_10_30_wire_logic_cluster/lc_4/out
T_11_30_sp12_h_l_0
T_18_30_sp4_h_l_9
T_22_30_sp4_h_l_0
T_25_30_sp4_v_t_37
T_25_33_span4_horz_r_2
T_28_33_lc_trk_g1_6
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_6
T_10_30_wire_logic_cluster/lc_5/out
T_10_30_sp12_h_l_1
T_20_30_sp4_h_l_10
T_24_30_sp4_h_l_6
T_27_30_sp4_v_t_43
T_27_33_span4_horz_r_3
T_30_33_lc_trk_g0_7
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_7
T_10_30_wire_logic_cluster/lc_7/out
T_8_30_sp12_h_l_1
T_20_30_sp12_h_l_1
T_31_30_sp12_v_t_22
T_31_33_lc_trk_g1_2
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_CLK_c_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_26_glb2local_2
T_24_26_lc_trk_g0_6
T_24_26_wire_logic_cluster/lc_1/in_3

End 

Net : ADV_G_c_0
T_4_30_wire_logic_cluster/lc_5/out
T_3_30_sp4_h_l_2
T_2_30_sp4_v_t_39
T_2_33_lc_trk_g1_7
T_2_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_1
T_5_27_wire_logic_cluster/lc_0/out
T_4_27_sp4_h_l_8
T_3_27_sp4_v_t_39
T_3_31_sp4_v_t_39
T_3_33_lc_trk_g1_2
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : II_2.un3_VGA_X_O_cry_5
T_6_26_wire_logic_cluster/lc_5/cout
T_6_26_wire_logic_cluster/lc_6/in_3

End 

Net : II_2.un3_VGA_X_O_cry_5_THRU_CO
T_6_26_wire_logic_cluster/lc_6/out
T_6_26_lc_trk_g0_6
T_6_26_wire_logic_cluster/lc_0/in_0

T_6_26_wire_logic_cluster/lc_6/out
T_6_26_lc_trk_g0_6
T_6_26_wire_logic_cluster/lc_1/in_3

T_6_26_wire_logic_cluster/lc_6/out
T_5_26_sp4_h_l_4
T_4_26_lc_trk_g0_4
T_4_26_wire_logic_cluster/lc_1/in_1

T_6_26_wire_logic_cluster/lc_6/out
T_6_25_sp4_v_t_44
T_5_27_lc_trk_g2_1
T_5_27_wire_logic_cluster/lc_0/in_3

T_6_26_wire_logic_cluster/lc_6/out
T_7_27_lc_trk_g3_6
T_7_27_wire_logic_cluster/lc_0/in_1

T_6_26_wire_logic_cluster/lc_6/out
T_7_24_sp4_v_t_40
T_7_28_lc_trk_g0_5
T_7_28_wire_logic_cluster/lc_6/in_1

T_6_26_wire_logic_cluster/lc_6/out
T_5_26_sp4_h_l_4
T_8_26_sp4_v_t_41
T_7_29_lc_trk_g3_1
T_7_29_wire_logic_cluster/lc_7/in_1

T_6_26_wire_logic_cluster/lc_6/out
T_5_26_sp4_h_l_4
T_4_26_sp4_v_t_47
T_4_28_lc_trk_g2_2
T_4_28_wire_logic_cluster/lc_5/in_1

T_6_26_wire_logic_cluster/lc_6/out
T_6_26_sp4_h_l_1
T_9_26_sp4_v_t_36
T_9_27_lc_trk_g2_4
T_9_27_wire_logic_cluster/lc_0/in_0

T_6_26_wire_logic_cluster/lc_6/out
T_5_26_sp4_h_l_4
T_4_26_sp4_v_t_47
T_4_28_lc_trk_g3_2
T_4_28_wire_logic_cluster/lc_6/in_3

T_6_26_wire_logic_cluster/lc_6/out
T_6_26_sp4_h_l_1
T_5_26_sp4_v_t_42
T_5_30_lc_trk_g0_7
T_5_30_wire_logic_cluster/lc_4/in_1

T_6_26_wire_logic_cluster/lc_6/out
T_6_26_sp4_h_l_1
T_9_26_sp4_v_t_43
T_9_28_lc_trk_g2_6
T_9_28_wire_logic_cluster/lc_0/in_0

T_6_26_wire_logic_cluster/lc_6/out
T_6_26_sp4_h_l_1
T_5_26_sp4_v_t_42
T_5_30_lc_trk_g1_7
T_5_30_wire_logic_cluster/lc_0/in_0

T_6_26_wire_logic_cluster/lc_6/out
T_5_26_sp4_h_l_4
T_8_26_sp4_v_t_41
T_7_30_lc_trk_g1_4
T_7_30_wire_logic_cluster/lc_6/in_1

T_6_26_wire_logic_cluster/lc_6/out
T_5_26_sp4_h_l_4
T_4_26_sp4_v_t_47
T_4_30_lc_trk_g0_2
T_4_30_wire_logic_cluster/lc_5/in_1

T_6_26_wire_logic_cluster/lc_6/out
T_5_26_sp4_h_l_4
T_4_26_sp4_v_t_47
T_4_30_lc_trk_g0_2
T_4_30_wire_logic_cluster/lc_2/in_0

T_6_26_wire_logic_cluster/lc_6/out
T_5_26_sp4_h_l_4
T_4_26_sp4_v_t_47
T_4_30_lc_trk_g1_2
T_4_30_wire_logic_cluster/lc_4/in_3

T_6_26_wire_logic_cluster/lc_6/out
T_5_26_sp4_h_l_4
T_8_26_sp4_v_t_41
T_9_30_sp4_h_l_4
T_10_30_lc_trk_g2_4
T_10_30_wire_logic_cluster/lc_4/in_0

T_6_26_wire_logic_cluster/lc_6/out
T_5_26_sp4_h_l_4
T_8_26_sp4_v_t_41
T_9_30_sp4_h_l_4
T_10_30_lc_trk_g2_4
T_10_30_wire_logic_cluster/lc_5/in_3

T_6_26_wire_logic_cluster/lc_6/out
T_5_26_sp4_h_l_4
T_8_26_sp4_v_t_41
T_9_30_sp4_h_l_4
T_10_30_lc_trk_g2_4
T_10_30_wire_logic_cluster/lc_7/in_3

T_6_26_wire_logic_cluster/lc_6/out
T_5_26_sp4_h_l_4
T_8_26_sp4_v_t_41
T_9_30_sp4_h_l_4
T_10_30_lc_trk_g2_4
T_10_30_wire_logic_cluster/lc_0/in_0

T_6_26_wire_logic_cluster/lc_6/out
T_5_26_sp4_h_l_4
T_8_26_sp4_v_t_41
T_9_30_sp4_h_l_4
T_10_30_lc_trk_g2_4
T_10_30_wire_logic_cluster/lc_6/in_0

T_6_26_wire_logic_cluster/lc_6/out
T_5_26_sp4_h_l_4
T_8_26_sp4_v_t_41
T_9_30_sp4_h_l_4
T_10_30_lc_trk_g2_4
T_10_30_wire_logic_cluster/lc_3/in_1

T_6_26_wire_logic_cluster/lc_6/out
T_5_26_sp4_h_l_4
T_8_26_sp4_v_t_41
T_9_30_sp4_h_l_4
T_10_30_lc_trk_g2_4
T_10_30_wire_logic_cluster/lc_2/in_0

End 

Net : II_2.un4_VGA_HS_i_0_0_cascade_
T_5_26_wire_logic_cluster/lc_3/ltout
T_5_26_wire_logic_cluster/lc_4/in_2

End 

Net : II_2.un4_VGA_HS_i_0_1
T_5_26_wire_logic_cluster/lc_1/out
T_5_26_lc_trk_g2_1
T_5_26_wire_logic_cluster/lc_4/in_1

End 

Net : II_2.un4_VGA_HS_i_a4_0_0
T_6_26_wire_logic_cluster/lc_2/out
T_5_26_lc_trk_g2_2
T_5_26_wire_logic_cluster/lc_1/in_1

End 

Net : II_2.un6_VGA_VS
T_10_30_wire_logic_cluster/lc_1/out
T_9_30_lc_trk_g2_1
T_9_30_wire_logic_cluster/lc_6/in_1

End 

Net : II_2.un6_VGA_VSlto11_3
T_10_29_wire_logic_cluster/lc_3/out
T_10_30_lc_trk_g1_3
T_10_30_wire_logic_cluster/lc_1/in_3

End 

Net : II_2.un6_VGA_VSlto11_4
T_10_29_wire_logic_cluster/lc_4/out
T_10_30_lc_trk_g0_4
T_10_30_wire_logic_cluster/lc_1/in_1

End 

Net : LED_c
T_10_20_wire_logic_cluster/lc_6/out
T_10_14_sp12_v_t_23
T_10_2_sp12_v_t_23
T_11_2_sp12_h_l_0
T_22_0_span12_vert_3
T_22_0_lc_trk_g0_3
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_G_c_2
T_4_30_wire_logic_cluster/lc_2/out
T_4_29_sp4_v_t_36
T_4_33_lc_trk_g1_1
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_8
T_5_26_wire_logic_cluster/lc_4/out
T_4_26_sp4_h_l_0
T_0_26_span4_horz_13
T_0_22_span4_vert_t_14
T_0_18_span4_vert_t_14
T_0_21_lc_trk_g0_6
T_0_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_3
T_4_30_wire_logic_cluster/lc_4/out
T_3_30_sp4_h_l_0
T_2_30_sp4_v_t_37
T_2_33_span4_horz_r_2
T_3_33_lc_trk_g0_6
T_3_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : TVP_CLK_c
T_16_0_wire_pll/outcoreb
T_16_0_span4_horz_r_0
T_12_0_span4_horz_r_0
T_13_0_lc_trk_g1_4
T_16_0_wire_pll/REFERENCECLK

End 

Net : TVP_VSYNC_c_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

End 

Net : TVP_VSYNC_ibuf_gb_io_gb_input
T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span12_vert_0
T_4_1_sp12_h_l_0
T_3_1_sp12_v_t_23
T_3_9_sp4_v_t_37
T_0_13_span4_horz_13
T_0_13_span4_vert_t_14
T_0_16_lc_trk_g1_6
T_0_16_wire_gbuf/in

End 

Net : ADV_G_c_4
T_5_30_wire_logic_cluster/lc_4/out
T_5_29_sp4_v_t_40
T_5_33_lc_trk_g1_5
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_5
T_6_26_wire_logic_cluster/lc_0/out
T_6_26_sp4_h_l_5
T_9_26_sp4_v_t_40
T_9_30_sp4_v_t_40
T_9_33_lc_trk_g0_0
T_9_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_6
T_6_26_wire_logic_cluster/lc_1/out
T_7_26_sp4_h_l_2
T_10_26_sp4_v_t_42
T_10_30_sp4_v_t_42
T_10_33_lc_trk_g1_2
T_10_33_wire_io_cluster/io_1/D_OUT_0

End 

