TimeQuest Timing Analyzer report for ampel
Tue Jan 24 15:07:18 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 12. Slow Model Setup: 'clk'
 13. Slow Model Setup: 'teiler:clock|toggler'
 14. Slow Model Setup: 'teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]'
 15. Slow Model Hold: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 16. Slow Model Hold: 'teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]'
 17. Slow Model Hold: 'clk'
 18. Slow Model Hold: 'teiler:clock|toggler'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Slow Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 21. Slow Model Minimum Pulse Width: 'teiler:clock|toggler'
 22. Slow Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]'
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 31. Fast Model Setup: 'clk'
 32. Fast Model Setup: 'teiler:clock|toggler'
 33. Fast Model Setup: 'teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]'
 34. Fast Model Hold: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 35. Fast Model Hold: 'clk'
 36. Fast Model Hold: 'teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]'
 37. Fast Model Hold: 'teiler:clock|toggler'
 38. Fast Model Minimum Pulse Width: 'clk'
 39. Fast Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 40. Fast Model Minimum Pulse Width: 'teiler:clock|toggler'
 41. Fast Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]'
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ampel                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------+
; Clock Name                                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                            ;
+--------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------+
; clk                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                            ;
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] } ;
; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] }           ;
; teiler:clock|toggler                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { teiler:clock|toggler }                                                           ;
+--------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                       ;
+------------+-----------------+--------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                     ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------+---------------------------------------------------------------+
; 232.34 MHz ; 232.34 MHz      ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ;                                                               ;
; 505.56 MHz ; 380.08 MHz      ; clk                                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 982.32 MHz ; 450.05 MHz      ; teiler:clock|toggler                                                           ; limit due to high minimum pulse width violation (tch)         ;
+------------+-----------------+--------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -3.304 ; -58.247       ;
; clk                                                                            ; -0.978 ; -3.362        ;
; teiler:clock|toggler                                                           ; -0.018 ; -0.018        ;
; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; 1.884  ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                 ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -2.584 ; -32.079       ;
; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; -1.632 ; -1.632        ;
; clk                                                                            ; -1.298 ; -4.744        ;
; teiler:clock|toggler                                                           ; 0.623  ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                  ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; clk                                                                            ; -1.631 ; -8.963        ;
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.611 ; -23.218       ;
; teiler:clock|toggler                                                           ; -0.611 ; -9.776        ;
; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; -0.611 ; -1.222        ;
+--------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -3.304 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.342      ;
; -3.304 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.342      ;
; -3.304 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.342      ;
; -3.304 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.342      ;
; -3.304 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.342      ;
; -3.304 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.342      ;
; -3.304 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.342      ;
; -3.304 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.342      ;
; -3.276 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.314      ;
; -3.276 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.314      ;
; -3.276 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.314      ;
; -3.276 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.314      ;
; -3.276 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.314      ;
; -3.276 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.314      ;
; -3.276 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.314      ;
; -3.276 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.314      ;
; -3.176 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.176 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.176 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.176 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.176 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.176 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.176 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.176 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.166 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.267      ;
; -3.166 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.267      ;
; -3.166 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.267      ;
; -3.166 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.267      ;
; -3.166 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.267      ;
; -3.166 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.267      ;
; -3.166 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.267      ;
; -3.166 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.267      ;
; -3.152 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.190      ;
; -3.152 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.190      ;
; -3.152 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.190      ;
; -3.152 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.190      ;
; -3.152 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.190      ;
; -3.152 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.190      ;
; -3.152 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.190      ;
; -3.152 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.190      ;
; -3.137 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.175      ;
; -3.137 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.175      ;
; -3.137 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.175      ;
; -3.137 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.175      ;
; -3.137 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.175      ;
; -3.137 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.175      ;
; -3.137 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.175      ;
; -3.137 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.175      ;
; -3.114 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.152      ;
; -3.114 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.152      ;
; -3.114 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.152      ;
; -3.114 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.152      ;
; -3.114 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.152      ;
; -3.114 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.152      ;
; -3.114 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.152      ;
; -3.114 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.152      ;
; -3.032 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.133      ;
; -3.032 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.133      ;
; -3.032 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.133      ;
; -3.032 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.133      ;
; -3.032 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.133      ;
; -3.032 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.133      ;
; -3.032 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.133      ;
; -3.032 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.133      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.063     ; 3.983      ;
; -3.007 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.063     ; 3.982      ;
; -3.006 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.063     ; 3.981      ;
; -3.006 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.063     ; 3.981      ;
; -3.004 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.042      ;
; -3.004 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.042      ;
; -3.004 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.042      ;
; -3.004 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.042      ;
; -3.004 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.042      ;
; -3.004 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.042      ;
; -3.004 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.042      ;
; -3.004 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.042      ;
; -3.003 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.063     ; 3.978      ;
; -3.000 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.063     ; 3.975      ;
; -3.000 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.038      ;
; -3.000 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.038      ;
; -3.000 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.038      ;
; -3.000 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.038      ;
; -3.000 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.038      ;
; -3.000 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.038      ;
; -3.000 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.038      ;
; -3.000 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.038      ;
; -2.980 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.063     ; 3.955      ;
; -2.979 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.063     ; 3.954      ;
; -2.978 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.063     ; 3.953      ;
; -2.978 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.063     ; 3.953      ;
; -2.975 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.063     ; 3.950      ;
; -2.972 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.063     ; 3.947      ;
; -2.927 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.028      ;
; -2.927 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.028      ;
; -2.927 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.028      ;
; -2.927 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.028      ;
; -2.927 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.028      ;
; -2.927 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.028      ;
; -2.927 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.028      ;
; -2.927 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.063      ; 4.028      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                        ; Launch Clock                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.978 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 2.016      ;
; -0.943 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.981      ;
; -0.863 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.901      ;
; -0.804 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.842      ;
; -0.769 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.807      ;
; -0.745 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.783      ;
; -0.724 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.762      ;
; -0.689 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.727      ;
; -0.689 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.727      ;
; -0.644 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.682      ;
; -0.256 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.294      ;
; -0.256 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.294      ;
; -0.246 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.284      ;
; -0.212 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.250      ;
; -0.212 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.250      ;
; 0.706  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 2.032      ; 2.141      ;
; 0.880  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 2.032      ; 1.967      ;
; 0.960  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 2.032      ; 1.887      ;
; 1.040  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 2.032      ; 1.807      ;
; 1.120  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 2.032      ; 1.727      ;
; 1.206  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 2.032      ; 2.141      ;
; 1.380  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 2.032      ; 1.967      ;
; 1.460  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 2.032      ; 1.887      ;
; 1.540  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 2.032      ; 1.807      ;
; 1.550  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 2.032      ; 1.297      ;
; 1.620  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 2.032      ; 1.727      ;
; 2.050  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 2.032      ; 1.297      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'teiler:clock|toggler'                                                                                              ;
+--------+-------------------+-------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+----------------------+----------------------+--------------+------------+------------+
; -0.018 ; current_state.s35 ; current_state.s4  ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 1.056      ;
; 0.111  ; current_state.s0  ; current_state.s05 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.927      ;
; 0.112  ; current_state.s5  ; current_state.s0  ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.926      ;
; 0.116  ; current_state.s3  ; current_state.s35 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.922      ;
; 0.118  ; current_state.s1  ; current_state.s2  ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.920      ;
; 0.126  ; current_state.s05 ; current_state.s1  ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.912      ;
; 0.126  ; current_state.s2  ; current_state.s3  ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.912      ;
; 0.129  ; current_state.s4  ; current_state.s5  ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.909      ;
+--------+-------------------+-------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]'                                                                                                   ;
+-------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 1.884 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; 0.500        ; 1.800      ; 0.731      ;
; 2.384 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; 1.000        ; 1.800      ; 0.731      ;
+-------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -2.584 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.219      ; 1.198      ;
; -2.084 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.219      ; 1.198      ;
; -1.991 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.219      ; 1.791      ;
; -1.911 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.219      ; 1.871      ;
; -1.831 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.219      ; 1.951      ;
; -1.778 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.219      ; 2.004      ;
; -1.778 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.219      ; 2.004      ;
; -1.778 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.219      ; 2.004      ;
; -1.778 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.219      ; 2.004      ;
; -1.778 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.219      ; 2.004      ;
; -1.778 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.219      ; 2.004      ;
; -1.778 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.219      ; 2.004      ;
; -1.526 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.282      ; 2.319      ;
; -1.526 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.282      ; 2.319      ;
; -1.525 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.282      ; 2.320      ;
; -1.524 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.282      ; 2.321      ;
; -1.522 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.282      ; 2.323      ;
; -1.491 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.219      ; 1.791      ;
; -1.411 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.219      ; 1.871      ;
; -1.331 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.219      ; 1.951      ;
; -1.278 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.219      ; 2.004      ;
; -1.278 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.219      ; 2.004      ;
; -1.278 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.219      ; 2.004      ;
; -1.278 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.219      ; 2.004      ;
; -1.278 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.219      ; 2.004      ;
; -1.278 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.219      ; 2.004      ;
; -1.278 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.219      ; 2.004      ;
; -1.231 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.282      ; 2.614      ;
; -1.231 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.282      ; 2.614      ;
; -1.231 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.282      ; 2.614      ;
; -1.026 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.282      ; 2.319      ;
; -1.026 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.282      ; 2.319      ;
; -1.025 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.282      ; 2.320      ;
; -1.024 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.282      ; 2.321      ;
; -1.022 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.282      ; 2.323      ;
; -0.731 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.282      ; 2.614      ;
; -0.731 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.282      ; 2.614      ;
; -0.731 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.282      ; 2.614      ;
; 0.620  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.950  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.236      ;
; 0.950  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.236      ;
; 0.954  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.240      ;
; 0.955  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.241      ;
; 0.985  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.271      ;
; 0.989  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.275      ;
; 0.990  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.276      ;
; 1.024  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.310      ;
; 1.025  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.311      ;
; 1.025  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.311      ;
; 1.154  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.440      ;
; 1.194  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.195  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.195  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.237  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.412  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.698      ;
; 1.412  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.698      ;
; 1.416  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.702      ;
; 1.417  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.703      ;
; 1.451  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.737      ;
; 1.452  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.738      ;
; 1.454  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.455  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.741      ;
; 1.455  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.741      ;
; 1.492  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.778      ;
; 1.492  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.778      ;
; 1.496  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.782      ;
; 1.531  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.817      ;
; 1.532  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.818      ;
; 1.534  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.820      ;
; 1.535  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.821      ;
; 1.535  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.821      ;
; 1.572  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.858      ;
; 1.572  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.858      ;
; 1.611  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.897      ;
; 1.614  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.063      ; 1.963      ;
; 1.614  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.900      ;
; 1.615  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.901      ;
; 1.615  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.901      ;
; 1.626  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.912      ;
; 1.627  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.913      ;
; 1.627  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.913      ;
; 1.652  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.938      ;
; 1.652  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.938      ;
; 1.667  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.953      ;
; 1.675  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.063      ; 2.024      ;
; 1.691  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.977      ;
; 1.694  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.980      ;
; 1.694  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.063      ; 2.043      ;
; 1.695  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.981      ;
; 1.706  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.992      ;
; 1.706  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.992      ;
; 1.719  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.005      ;
; 1.732  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.018      ;
; 1.747  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.033      ;
; 1.754  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.063      ; 2.103      ;
; 1.755  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.063      ; 2.104      ;
; 1.774  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.060      ;
; 1.774  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.063      ; 2.123      ;
; 1.775  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.061      ;
; 1.786  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.072      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]'                                                                                                     ;
+--------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -1.632 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; 0.000        ; 1.800      ; 0.731      ;
; -1.132 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; -0.500       ; 1.800      ; 0.731      ;
+--------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                        ; Launch Clock                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.298 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 2.032      ; 1.297      ;
; -0.868 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 2.032      ; 1.727      ;
; -0.798 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 2.032      ; 1.297      ;
; -0.788 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 2.032      ; 1.807      ;
; -0.708 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 2.032      ; 1.887      ;
; -0.628 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 2.032      ; 1.967      ;
; -0.454 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 2.032      ; 2.141      ;
; -0.368 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 2.032      ; 1.727      ;
; -0.288 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 2.032      ; 1.807      ;
; -0.208 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 2.032      ; 1.887      ;
; -0.128 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 2.032      ; 1.967      ;
; 0.046  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 2.032      ; 2.141      ;
; 0.964  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.250      ;
; 0.964  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.250      ;
; 0.998  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.284      ;
; 1.008  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.294      ;
; 1.008  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.294      ;
; 1.396  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.682      ;
; 1.441  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.727      ;
; 1.441  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.727      ;
; 1.476  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.762      ;
; 1.497  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.783      ;
; 1.521  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.807      ;
; 1.556  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.842      ;
; 1.615  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.901      ;
; 1.695  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.981      ;
; 1.730  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 2.016      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'teiler:clock|toggler'                                                                                              ;
+-------+-------------------+-------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+----------------------+----------------------+--------------+------------+------------+
; 0.623 ; current_state.s4  ; current_state.s5  ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.909      ;
; 0.626 ; current_state.s05 ; current_state.s1  ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; current_state.s2  ; current_state.s3  ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.912      ;
; 0.634 ; current_state.s1  ; current_state.s2  ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.920      ;
; 0.636 ; current_state.s3  ; current_state.s35 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.922      ;
; 0.640 ; current_state.s5  ; current_state.s0  ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.926      ;
; 0.641 ; current_state.s0  ; current_state.s05 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.927      ;
; 0.770 ; current_state.s35 ; current_state.s4  ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 1.056      ;
+-------+-------------------+-------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[5]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[5]|clk                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                          ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[16]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[16]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[17]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[17]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[18]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[18]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita1|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita1|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita1|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita1|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita2|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita2|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita2|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita2|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita3|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita3|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita3|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita3|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita4|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita4|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita4|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita4|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita5|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita5|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita5|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita5|cout                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'teiler:clock|toggler'                                                                         ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s0               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s0               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s05              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s05              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s1               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s1               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s2               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s2               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s3               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s3               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s35              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s35              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s4               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s4               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s5               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s5               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; clock|toggler|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; clock|toggler|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s05|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s05|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s0|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s0|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s1|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s1|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s2|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s2|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s35|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s35|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s3|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s3|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s4|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s4|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s5|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s5|clk           ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]'                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Fall       ; teiler:clock|toggler                                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Fall       ; teiler:clock|toggler                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Fall       ; clock|toggler|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Fall       ; clock|toggler|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Fall       ; rtl~0|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Fall       ; rtl~0|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Rise       ; rtl~0|datac                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Rise       ; rtl~0|datac                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; light0[*]  ; teiler:clock|toggler ; 8.028 ; 8.028 ; Rise       ; teiler:clock|toggler ;
;  light0[0] ; teiler:clock|toggler ; 8.028 ; 8.028 ; Rise       ; teiler:clock|toggler ;
;  light0[1] ; teiler:clock|toggler ; 7.567 ; 7.567 ; Rise       ; teiler:clock|toggler ;
;  light0[2] ; teiler:clock|toggler ; 7.433 ; 7.433 ; Rise       ; teiler:clock|toggler ;
; light1[*]  ; teiler:clock|toggler ; 8.225 ; 8.225 ; Rise       ; teiler:clock|toggler ;
;  light1[0] ; teiler:clock|toggler ; 8.225 ; 8.225 ; Rise       ; teiler:clock|toggler ;
;  light1[1] ; teiler:clock|toggler ; 7.362 ; 7.362 ; Rise       ; teiler:clock|toggler ;
;  light1[2] ; teiler:clock|toggler ; 7.938 ; 7.938 ; Rise       ; teiler:clock|toggler ;
; light2[*]  ; teiler:clock|toggler ; 8.021 ; 8.021 ; Rise       ; teiler:clock|toggler ;
;  light2[0] ; teiler:clock|toggler ; 7.624 ; 7.624 ; Rise       ; teiler:clock|toggler ;
;  light2[1] ; teiler:clock|toggler ; 7.775 ; 7.775 ; Rise       ; teiler:clock|toggler ;
;  light2[2] ; teiler:clock|toggler ; 8.021 ; 8.021 ; Rise       ; teiler:clock|toggler ;
; light3[*]  ; teiler:clock|toggler ; 7.948 ; 7.948 ; Rise       ; teiler:clock|toggler ;
;  light3[0] ; teiler:clock|toggler ; 7.900 ; 7.900 ; Rise       ; teiler:clock|toggler ;
;  light3[1] ; teiler:clock|toggler ; 7.352 ; 7.352 ; Rise       ; teiler:clock|toggler ;
;  light3[2] ; teiler:clock|toggler ; 7.948 ; 7.948 ; Rise       ; teiler:clock|toggler ;
+------------+----------------------+-------+-------+------------+----------------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; light0[*]  ; teiler:clock|toggler ; 6.808 ; 6.808 ; Rise       ; teiler:clock|toggler ;
;  light0[0] ; teiler:clock|toggler ; 7.406 ; 7.406 ; Rise       ; teiler:clock|toggler ;
;  light0[1] ; teiler:clock|toggler ; 7.188 ; 7.188 ; Rise       ; teiler:clock|toggler ;
;  light0[2] ; teiler:clock|toggler ; 6.808 ; 6.808 ; Rise       ; teiler:clock|toggler ;
; light1[*]  ; teiler:clock|toggler ; 7.141 ; 7.141 ; Rise       ; teiler:clock|toggler ;
;  light1[0] ; teiler:clock|toggler ; 7.659 ; 7.659 ; Rise       ; teiler:clock|toggler ;
;  light1[1] ; teiler:clock|toggler ; 7.141 ; 7.141 ; Rise       ; teiler:clock|toggler ;
;  light1[2] ; teiler:clock|toggler ; 7.362 ; 7.362 ; Rise       ; teiler:clock|toggler ;
; light2[*]  ; teiler:clock|toggler ; 7.002 ; 7.002 ; Rise       ; teiler:clock|toggler ;
;  light2[0] ; teiler:clock|toggler ; 7.002 ; 7.002 ; Rise       ; teiler:clock|toggler ;
;  light2[1] ; teiler:clock|toggler ; 7.396 ; 7.396 ; Rise       ; teiler:clock|toggler ;
;  light2[2] ; teiler:clock|toggler ; 7.396 ; 7.396 ; Rise       ; teiler:clock|toggler ;
; light3[*]  ; teiler:clock|toggler ; 7.131 ; 7.131 ; Rise       ; teiler:clock|toggler ;
;  light3[0] ; teiler:clock|toggler ; 7.334 ; 7.334 ; Rise       ; teiler:clock|toggler ;
;  light3[1] ; teiler:clock|toggler ; 7.131 ; 7.131 ; Rise       ; teiler:clock|toggler ;
;  light3[2] ; teiler:clock|toggler ; 7.372 ; 7.372 ; Rise       ; teiler:clock|toggler ;
+------------+----------------------+-------+-------+------------+----------------------+


+---------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.743 ; -12.195       ;
; clk                                                                            ; 0.222  ; 0.000         ;
; teiler:clock|toggler                                                           ; 0.553  ; 0.000         ;
; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; 1.078  ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                 ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -1.096 ; -14.093       ;
; clk                                                                            ; -0.809 ; -3.745        ;
; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; -0.698 ; -0.698        ;
; teiler:clock|toggler                                                           ; 0.241  ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                  ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; clk                                                                            ; -1.380 ; -7.380        ;
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500 ; -19.000       ;
; teiler:clock|toggler                                                           ; -0.500 ; -8.000        ;
; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; -0.500 ; -1.000        ;
+--------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -0.743 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.775      ;
; -0.743 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.775      ;
; -0.743 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.775      ;
; -0.743 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.775      ;
; -0.743 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.775      ;
; -0.743 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.775      ;
; -0.743 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.775      ;
; -0.743 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.775      ;
; -0.725 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.757      ;
; -0.725 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.757      ;
; -0.725 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.757      ;
; -0.725 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.757      ;
; -0.725 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.757      ;
; -0.725 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.757      ;
; -0.725 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.757      ;
; -0.725 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.757      ;
; -0.660 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.720      ;
; -0.660 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.720      ;
; -0.660 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.720      ;
; -0.660 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.720      ;
; -0.660 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.720      ;
; -0.660 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.720      ;
; -0.660 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.720      ;
; -0.660 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.720      ;
; -0.657 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.717      ;
; -0.657 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.717      ;
; -0.657 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.717      ;
; -0.657 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.717      ;
; -0.657 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.717      ;
; -0.657 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.717      ;
; -0.657 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.717      ;
; -0.657 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.717      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.656 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.688      ;
; -0.645 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.677      ;
; -0.645 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.677      ;
; -0.645 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.677      ;
; -0.645 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.677      ;
; -0.645 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.677      ;
; -0.645 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.677      ;
; -0.645 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.677      ;
; -0.645 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.677      ;
; -0.609 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.641      ;
; -0.609 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.641      ;
; -0.609 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.641      ;
; -0.609 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.641      ;
; -0.609 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.641      ;
; -0.609 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.641      ;
; -0.609 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.641      ;
; -0.609 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.641      ;
; -0.598 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.028     ; 1.602      ;
; -0.597 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.028     ; 1.601      ;
; -0.597 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.028     ; 1.601      ;
; -0.596 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.028     ; 1.600      ;
; -0.593 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.028     ; 1.597      ;
; -0.590 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.028     ; 1.594      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.640      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.640      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.640      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.640      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.640      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.640      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.640      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.640      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.028     ; 1.584      ;
; -0.579 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.639      ;
; -0.579 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.639      ;
; -0.579 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.639      ;
; -0.579 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.639      ;
; -0.579 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.639      ;
; -0.579 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.639      ;
; -0.579 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.639      ;
; -0.579 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.028      ; 1.639      ;
; -0.579 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.028     ; 1.583      ;
; -0.579 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.028     ; 1.583      ;
; -0.578 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.028     ; 1.582      ;
; -0.575 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.028     ; 1.579      ;
; -0.572 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.028     ; 1.576      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                        ; Launch Clock                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.222 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.810      ;
; 0.241 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.791      ;
; 0.276 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.756      ;
; 0.316 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.716      ;
; 0.331 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.701      ;
; 0.335 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.697      ;
; 0.351 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.681      ;
; 0.370 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.662      ;
; 0.370 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.662      ;
; 0.386 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.646      ;
; 0.510 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.522      ;
; 0.510 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.522      ;
; 0.516 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.516      ;
; 0.524 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.508      ;
; 0.524 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.508      ;
; 0.850 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 1.037      ; 0.860      ;
; 0.944 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 1.037      ; 0.766      ;
; 0.979 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 1.037      ; 0.731      ;
; 1.014 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 1.037      ; 0.696      ;
; 1.049 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 1.037      ; 0.661      ;
; 1.189 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 1.037      ; 0.521      ;
; 1.350 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 1.037      ; 0.860      ;
; 1.444 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 1.037      ; 0.766      ;
; 1.479 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 1.037      ; 0.731      ;
; 1.514 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 1.037      ; 0.696      ;
; 1.549 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 1.037      ; 0.661      ;
; 1.689 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 1.037      ; 0.521      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'teiler:clock|toggler'                                                                                             ;
+-------+-------------------+-------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+----------------------+----------------------+--------------+------------+------------+
; 0.553 ; current_state.s35 ; current_state.s4  ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.479      ;
; 0.607 ; current_state.s0  ; current_state.s05 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.425      ;
; 0.608 ; current_state.s5  ; current_state.s0  ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.424      ;
; 0.629 ; current_state.s3  ; current_state.s35 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.403      ;
; 0.634 ; current_state.s1  ; current_state.s2  ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.398      ;
; 0.638 ; current_state.s05 ; current_state.s1  ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.394      ;
; 0.638 ; current_state.s2  ; current_state.s3  ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.394      ;
; 0.639 ; current_state.s4  ; current_state.s5  ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.393      ;
+-------+-------------------+-------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]'                                                                                                   ;
+-------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 1.078 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; 0.500        ; 0.772      ; 0.367      ;
; 1.578 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; 1.000        ; 0.772      ; 0.367      ;
+-------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -1.096 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.316      ; 0.513      ;
; -0.903 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.316      ; 0.706      ;
; -0.868 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.316      ; 0.741      ;
; -0.833 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.316      ; 0.776      ;
; -0.798 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.316      ; 0.811      ;
; -0.763 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.316      ; 0.846      ;
; -0.749 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.316      ; 0.860      ;
; -0.749 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.316      ; 0.860      ;
; -0.749 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.316      ; 0.860      ;
; -0.749 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.316      ; 0.860      ;
; -0.749 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.316      ; 0.860      ;
; -0.694 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.344      ; 0.943      ;
; -0.693 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.344      ; 0.944      ;
; -0.692 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.344      ; 0.945      ;
; -0.692 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.344      ; 0.945      ;
; -0.690 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.344      ; 0.947      ;
; -0.596 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.316      ; 0.513      ;
; -0.542 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.344      ; 1.095      ;
; -0.542 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.344      ; 1.095      ;
; -0.542 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.344      ; 1.095      ;
; -0.403 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.316      ; 0.706      ;
; -0.368 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.316      ; 0.741      ;
; -0.333 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.316      ; 0.776      ;
; -0.298 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.316      ; 0.811      ;
; -0.263 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.316      ; 0.846      ;
; -0.249 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.316      ; 0.860      ;
; -0.249 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.316      ; 0.860      ;
; -0.249 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.316      ; 0.860      ;
; -0.249 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.316      ; 0.860      ;
; -0.249 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.316      ; 0.860      ;
; -0.194 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.344      ; 0.943      ;
; -0.193 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.344      ; 0.944      ;
; -0.192 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.344      ; 0.945      ;
; -0.192 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.344      ; 0.945      ;
; -0.190 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.344      ; 0.947      ;
; -0.042 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.344      ; 1.095      ;
; -0.042 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.344      ; 1.095      ;
; -0.042 ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.344      ; 1.095      ;
; 0.240  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.364  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.375  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.436  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.588      ;
; 0.436  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.588      ;
; 0.438  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.590      ;
; 0.440  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.592      ;
; 0.448  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.600      ;
; 0.502  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.505  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.505  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.515  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.537  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.689      ;
; 0.538  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.690      ;
; 0.540  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.692      ;
; 0.550  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.702      ;
; 0.550  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.702      ;
; 0.551  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.572  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.724      ;
; 0.573  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.725      ;
; 0.574  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.726      ;
; 0.574  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.726      ;
; 0.576  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.728      ;
; 0.585  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.737      ;
; 0.586  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.587  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.588  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.740      ;
; 0.588  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.740      ;
; 0.594  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.028      ; 0.774      ;
; 0.607  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.759      ;
; 0.608  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.609  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.761      ;
; 0.620  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.772      ;
; 0.621  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.773      ;
; 0.622  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.623  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.775      ;
; 0.629  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.028      ; 0.809      ;
; 0.634  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.634  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.028      ; 0.814      ;
; 0.642  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.644  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.644  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.656  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.657  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.658  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.810      ;
; 0.664  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.028      ; 0.844      ;
; 0.669  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.821      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                        ; Launch Clock                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.809 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 1.037      ; 0.521      ;
; -0.669 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 1.037      ; 0.661      ;
; -0.634 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 1.037      ; 0.696      ;
; -0.599 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 1.037      ; 0.731      ;
; -0.564 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 1.037      ; 0.766      ;
; -0.470 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 1.037      ; 0.860      ;
; -0.309 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 1.037      ; 0.521      ;
; -0.169 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 1.037      ; 0.661      ;
; -0.134 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 1.037      ; 0.696      ;
; -0.099 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 1.037      ; 0.731      ;
; -0.064 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 1.037      ; 0.766      ;
; 0.030  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 1.037      ; 0.860      ;
; 0.356  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.508      ;
; 0.364  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.370  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.494  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.646      ;
; 0.510  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.662      ;
; 0.529  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.681      ;
; 0.545  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.697      ;
; 0.549  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.701      ;
; 0.564  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.716      ;
; 0.604  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.756      ;
; 0.639  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.791      ;
; 0.658  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.810      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]'                                                                                                     ;
+--------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.698 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; 0.000        ; 0.772      ; 0.367      ;
; -0.198 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; -0.500       ; 0.772      ; 0.367      ;
+--------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'teiler:clock|toggler'                                                                                              ;
+-------+-------------------+-------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+----------------------+----------------------+--------------+------------+------------+
; 0.241 ; current_state.s4  ; current_state.s5  ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; current_state.s05 ; current_state.s1  ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; current_state.s2  ; current_state.s3  ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.394      ;
; 0.246 ; current_state.s1  ; current_state.s2  ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.398      ;
; 0.251 ; current_state.s3  ; current_state.s35 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.403      ;
; 0.272 ; current_state.s5  ; current_state.s0  ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.424      ;
; 0.273 ; current_state.s0  ; current_state.s05 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.425      ;
; 0.327 ; current_state.s35 ; current_state.s4  ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.479      ;
+-------+-------------------+-------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[5]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[5]|clk                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                          ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[16]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[16]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[17]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[17]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[18]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[18]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita1|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita1|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita1|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita1|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita2|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita2|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita2|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita2|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita3|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita3|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita3|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita3|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita4|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita4|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita4|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita4|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita5|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita5|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita5|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita5|cout                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'teiler:clock|toggler'                                                                         ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s0               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s0               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s05              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s05              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s35              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s35              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s4               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s4               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s5               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s5               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; clock|toggler|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; clock|toggler|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s05|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s05|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s0|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s0|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s1|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s1|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s2|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s2|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s35|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s35|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s3|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s3|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s4|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s4|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s5|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s5|clk           ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]'                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Fall       ; teiler:clock|toggler                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Fall       ; teiler:clock|toggler                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Fall       ; clock|toggler|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Fall       ; clock|toggler|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Fall       ; rtl~0|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Fall       ; rtl~0|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Rise       ; rtl~0|datac                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] ; Rise       ; rtl~0|datac                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; light0[*]  ; teiler:clock|toggler ; 4.081 ; 4.081 ; Rise       ; teiler:clock|toggler ;
;  light0[0] ; teiler:clock|toggler ; 4.081 ; 4.081 ; Rise       ; teiler:clock|toggler ;
;  light0[1] ; teiler:clock|toggler ; 3.928 ; 3.928 ; Rise       ; teiler:clock|toggler ;
;  light0[2] ; teiler:clock|toggler ; 3.838 ; 3.838 ; Rise       ; teiler:clock|toggler ;
; light1[*]  ; teiler:clock|toggler ; 4.144 ; 4.144 ; Rise       ; teiler:clock|toggler ;
;  light1[0] ; teiler:clock|toggler ; 4.144 ; 4.144 ; Rise       ; teiler:clock|toggler ;
;  light1[1] ; teiler:clock|toggler ; 3.854 ; 3.854 ; Rise       ; teiler:clock|toggler ;
;  light1[2] ; teiler:clock|toggler ; 4.025 ; 4.025 ; Rise       ; teiler:clock|toggler ;
; light2[*]  ; teiler:clock|toggler ; 4.032 ; 4.032 ; Rise       ; teiler:clock|toggler ;
;  light2[0] ; teiler:clock|toggler ; 3.865 ; 3.865 ; Rise       ; teiler:clock|toggler ;
;  light2[1] ; teiler:clock|toggler ; 3.945 ; 3.945 ; Rise       ; teiler:clock|toggler ;
;  light2[2] ; teiler:clock|toggler ; 4.032 ; 4.032 ; Rise       ; teiler:clock|toggler ;
; light3[*]  ; teiler:clock|toggler ; 4.035 ; 4.035 ; Rise       ; teiler:clock|toggler ;
;  light3[0] ; teiler:clock|toggler ; 4.018 ; 4.018 ; Rise       ; teiler:clock|toggler ;
;  light3[1] ; teiler:clock|toggler ; 3.844 ; 3.844 ; Rise       ; teiler:clock|toggler ;
;  light3[2] ; teiler:clock|toggler ; 4.035 ; 4.035 ; Rise       ; teiler:clock|toggler ;
+------------+----------------------+-------+-------+------------+----------------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; light0[*]  ; teiler:clock|toggler ; 3.645 ; 3.645 ; Rise       ; teiler:clock|toggler ;
;  light0[0] ; teiler:clock|toggler ; 3.861 ; 3.861 ; Rise       ; teiler:clock|toggler ;
;  light0[1] ; teiler:clock|toggler ; 3.795 ; 3.795 ; Rise       ; teiler:clock|toggler ;
;  light0[2] ; teiler:clock|toggler ; 3.645 ; 3.645 ; Rise       ; teiler:clock|toggler ;
; light1[*]  ; teiler:clock|toggler ; 3.754 ; 3.754 ; Rise       ; teiler:clock|toggler ;
;  light1[0] ; teiler:clock|toggler ; 3.947 ; 3.947 ; Rise       ; teiler:clock|toggler ;
;  light1[1] ; teiler:clock|toggler ; 3.754 ; 3.754 ; Rise       ; teiler:clock|toggler ;
;  light1[2] ; teiler:clock|toggler ; 3.828 ; 3.828 ; Rise       ; teiler:clock|toggler ;
; light2[*]  ; teiler:clock|toggler ; 3.645 ; 3.645 ; Rise       ; teiler:clock|toggler ;
;  light2[0] ; teiler:clock|toggler ; 3.645 ; 3.645 ; Rise       ; teiler:clock|toggler ;
;  light2[1] ; teiler:clock|toggler ; 3.812 ; 3.812 ; Rise       ; teiler:clock|toggler ;
;  light2[2] ; teiler:clock|toggler ; 3.839 ; 3.839 ; Rise       ; teiler:clock|toggler ;
; light3[*]  ; teiler:clock|toggler ; 3.744 ; 3.744 ; Rise       ; teiler:clock|toggler ;
;  light3[0] ; teiler:clock|toggler ; 3.821 ; 3.821 ; Rise       ; teiler:clock|toggler ;
;  light3[1] ; teiler:clock|toggler ; 3.744 ; 3.744 ; Rise       ; teiler:clock|toggler ;
;  light3[2] ; teiler:clock|toggler ; 3.838 ; 3.838 ; Rise       ; teiler:clock|toggler ;
+------------+----------------------+-------+-------+------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                            ;
+---------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                                                           ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                ; -3.304  ; -2.584  ; N/A      ; N/A     ; -1.631              ;
;  clk                                                                            ; -0.978  ; -1.298  ; N/A      ; N/A     ; -1.631              ;
;  teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; 1.078   ; -1.632  ; N/A      ; N/A     ; -0.611              ;
;  teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -3.304  ; -2.584  ; N/A      ; N/A     ; -0.611              ;
;  teiler:clock|toggler                                                           ; -0.018  ; 0.241   ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS                                                                 ; -61.627 ; -38.455 ; 0.0      ; 0.0     ; -43.179             ;
;  clk                                                                            ; -3.362  ; -4.744  ; N/A      ; N/A     ; -8.963              ;
;  teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; 0.000   ; -1.632  ; N/A      ; N/A     ; -1.222              ;
;  teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -58.247 ; -32.079 ; N/A      ; N/A     ; -23.218             ;
;  teiler:clock|toggler                                                           ; -0.018  ; 0.000   ; N/A      ; N/A     ; -9.776              ;
+---------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; light0[*]  ; teiler:clock|toggler ; 8.028 ; 8.028 ; Rise       ; teiler:clock|toggler ;
;  light0[0] ; teiler:clock|toggler ; 8.028 ; 8.028 ; Rise       ; teiler:clock|toggler ;
;  light0[1] ; teiler:clock|toggler ; 7.567 ; 7.567 ; Rise       ; teiler:clock|toggler ;
;  light0[2] ; teiler:clock|toggler ; 7.433 ; 7.433 ; Rise       ; teiler:clock|toggler ;
; light1[*]  ; teiler:clock|toggler ; 8.225 ; 8.225 ; Rise       ; teiler:clock|toggler ;
;  light1[0] ; teiler:clock|toggler ; 8.225 ; 8.225 ; Rise       ; teiler:clock|toggler ;
;  light1[1] ; teiler:clock|toggler ; 7.362 ; 7.362 ; Rise       ; teiler:clock|toggler ;
;  light1[2] ; teiler:clock|toggler ; 7.938 ; 7.938 ; Rise       ; teiler:clock|toggler ;
; light2[*]  ; teiler:clock|toggler ; 8.021 ; 8.021 ; Rise       ; teiler:clock|toggler ;
;  light2[0] ; teiler:clock|toggler ; 7.624 ; 7.624 ; Rise       ; teiler:clock|toggler ;
;  light2[1] ; teiler:clock|toggler ; 7.775 ; 7.775 ; Rise       ; teiler:clock|toggler ;
;  light2[2] ; teiler:clock|toggler ; 8.021 ; 8.021 ; Rise       ; teiler:clock|toggler ;
; light3[*]  ; teiler:clock|toggler ; 7.948 ; 7.948 ; Rise       ; teiler:clock|toggler ;
;  light3[0] ; teiler:clock|toggler ; 7.900 ; 7.900 ; Rise       ; teiler:clock|toggler ;
;  light3[1] ; teiler:clock|toggler ; 7.352 ; 7.352 ; Rise       ; teiler:clock|toggler ;
;  light3[2] ; teiler:clock|toggler ; 7.948 ; 7.948 ; Rise       ; teiler:clock|toggler ;
+------------+----------------------+-------+-------+------------+----------------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; light0[*]  ; teiler:clock|toggler ; 3.645 ; 3.645 ; Rise       ; teiler:clock|toggler ;
;  light0[0] ; teiler:clock|toggler ; 3.861 ; 3.861 ; Rise       ; teiler:clock|toggler ;
;  light0[1] ; teiler:clock|toggler ; 3.795 ; 3.795 ; Rise       ; teiler:clock|toggler ;
;  light0[2] ; teiler:clock|toggler ; 3.645 ; 3.645 ; Rise       ; teiler:clock|toggler ;
; light1[*]  ; teiler:clock|toggler ; 3.754 ; 3.754 ; Rise       ; teiler:clock|toggler ;
;  light1[0] ; teiler:clock|toggler ; 3.947 ; 3.947 ; Rise       ; teiler:clock|toggler ;
;  light1[1] ; teiler:clock|toggler ; 3.754 ; 3.754 ; Rise       ; teiler:clock|toggler ;
;  light1[2] ; teiler:clock|toggler ; 3.828 ; 3.828 ; Rise       ; teiler:clock|toggler ;
; light2[*]  ; teiler:clock|toggler ; 3.645 ; 3.645 ; Rise       ; teiler:clock|toggler ;
;  light2[0] ; teiler:clock|toggler ; 3.645 ; 3.645 ; Rise       ; teiler:clock|toggler ;
;  light2[1] ; teiler:clock|toggler ; 3.812 ; 3.812 ; Rise       ; teiler:clock|toggler ;
;  light2[2] ; teiler:clock|toggler ; 3.839 ; 3.839 ; Rise       ; teiler:clock|toggler ;
; light3[*]  ; teiler:clock|toggler ; 3.744 ; 3.744 ; Rise       ; teiler:clock|toggler ;
;  light3[0] ; teiler:clock|toggler ; 3.821 ; 3.821 ; Rise       ; teiler:clock|toggler ;
;  light3[1] ; teiler:clock|toggler ; 3.744 ; 3.744 ; Rise       ; teiler:clock|toggler ;
;  light3[2] ; teiler:clock|toggler ; 3.838 ; 3.838 ; Rise       ; teiler:clock|toggler ;
+------------+----------------------+-------+-------+------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                            ; clk                                                                            ; 15       ; 0        ; 0        ; 0        ;
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk                                                                            ; 6        ; 6        ; 0        ; 0        ;
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 711      ; 0        ; 0        ; 0        ;
; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 49       ; 49       ; 0        ; 0        ;
; teiler:clock|toggler                                                           ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; 0        ; 0        ; 1        ; 1        ;
; teiler:clock|toggler                                                           ; teiler:clock|toggler                                                           ; 8        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                            ; clk                                                                            ; 15       ; 0        ; 0        ; 0        ;
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk                                                                            ; 6        ; 6        ; 0        ; 0        ;
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 711      ; 0        ; 0        ; 0        ;
; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 49       ; 49       ; 0        ; 0        ;
; teiler:clock|toggler                                                           ; teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]           ; 0        ; 0        ; 1        ; 1        ;
; teiler:clock|toggler                                                           ; teiler:clock|toggler                                                           ; 8        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 36    ; 36   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 24 15:07:17 2017
Info: Command: quartus_sta ampel -c ampel
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ampel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name teiler:clock|toggler teiler:clock|toggler
    Info (332105): create_clock -period 1.000 -name teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita5  from: cin  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.304
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.304       -58.247 teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -0.978        -3.362 clk 
    Info (332119):    -0.018        -0.018 teiler:clock|toggler 
    Info (332119):     1.884         0.000 teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -2.584
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.584       -32.079 teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -1.632        -1.632 teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] 
    Info (332119):    -1.298        -4.744 clk 
    Info (332119):     0.623         0.000 teiler:clock|toggler 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -8.963 clk 
    Info (332119):    -0.611       -23.218 teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -0.611        -9.776 teiler:clock|toggler 
    Info (332119):    -0.611        -1.222 teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita5  from: cin  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.743
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.743       -12.195 teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):     0.222         0.000 clk 
    Info (332119):     0.553         0.000 teiler:clock|toggler 
    Info (332119):     1.078         0.000 teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -1.096
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.096       -14.093 teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -0.809        -3.745 clk 
    Info (332119):    -0.698        -0.698 teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] 
    Info (332119):     0.241         0.000 teiler:clock|toggler 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -7.380 clk 
    Info (332119):    -0.500       -19.000 teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -0.500        -8.000 teiler:clock|toggler 
    Info (332119):    -0.500        -1.000 teiler:clock|lpm_counter:counter12|cntr_6rj:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 295 megabytes
    Info: Processing ended: Tue Jan 24 15:07:18 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


