Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Calculator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Calculator.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Calculator"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Calculator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "HalfAdder.v" in library work
Compiling verilog file "FullAdder.v" in library work
Module <HalfAdder> compiled
Compiling verilog file "Seven_SegmentDisplay.v" in library work
Module <FullAdder> compiled
Compiling verilog file "seg_scroll.v" in library work
Module <Seven_SegmentDisplay> compiled
Compiling verilog file "FourBitAdder.v" in library work
Module <seg_scroll> compiled
Compiling verilog file "Division.v" in library work
Module <FourBitAdder> compiled
Compiling verilog file "binary_to_bcd.v" in library work
Module <Division> compiled
Compiling verilog file "Calculator.v" in library work
Module <binary_to_bcd> compiled
Module <Calculator> compiled
No errors in compilation
Analysis of file <"Calculator.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Calculator> in library <work>.

Analyzing hierarchy for module <binary_to_bcd> in library <work>.

Analyzing hierarchy for module <seg_scroll> in library <work>.

Analyzing hierarchy for module <Seven_SegmentDisplay> in library <work>.

Analyzing hierarchy for module <Division> in library <work>.

Analyzing hierarchy for module <FourBitAdder> in library <work>.

Analyzing hierarchy for module <HalfAdder> in library <work>.

Analyzing hierarchy for module <FullAdder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Calculator>.
Module <Calculator> is correct for synthesis.
 
Analyzing module <binary_to_bcd> in library <work>.
Module <binary_to_bcd> is correct for synthesis.
 
Analyzing module <seg_scroll> in library <work>.
Module <seg_scroll> is correct for synthesis.
 
Analyzing module <Seven_SegmentDisplay> in library <work>.
Module <Seven_SegmentDisplay> is correct for synthesis.
 
Analyzing module <Division> in library <work>.
Module <Division> is correct for synthesis.
 
Analyzing module <FourBitAdder> in library <work>.
Module <FourBitAdder> is correct for synthesis.
 
Analyzing module <HalfAdder> in library <work>.
Module <HalfAdder> is correct for synthesis.
 
Analyzing module <FullAdder> in library <work>.
Module <FullAdder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <Division> has a constant value of 100 during circuit operation. The register is replaced by logic.

Synthesizing Unit <binary_to_bcd>.
    Related source file is "binary_to_bcd.v".
WARNING:Xst:646 - Signal <z> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit adder for signal <$add0000> created at line 40.
    Found 4-bit adder for signal <$add0001> created at line 40.
    Found 4-bit adder for signal <$add0002> created at line 40.
    Found 4-bit adder for signal <$add0003> created at line 40.
    Found 4-bit adder for signal <$add0004> created at line 42.
    Found 4-bit adder for signal <$add0005> created at line 40.
    Found 4-bit adder for signal <$add0006> created at line 42.
    Found 4-bit adder for signal <$add0007> created at line 40.
    Found 4-bit adder for signal <$add0008> created at line 42.
    Found 4-bit adder for signal <$add0009> created at line 40.
    Found 4-bit adder for signal <$add0010> created at line 42.
    Found 4-bit adder for signal <$add0011> created at line 44.
    Found 4-bit adder for signal <$add0012> created at line 40.
    Found 4-bit adder for signal <$add0013> created at line 42.
    Found 4-bit adder for signal <$add0014> created at line 44.
    Found 4-bit adder for signal <$add0015> created at line 40.
    Found 4-bit adder for signal <$add0016> created at line 42.
    Found 4-bit adder for signal <$add0017> created at line 44.
    Found 4-bit adder for signal <$add0018> created at line 40.
    Found 4-bit adder for signal <$add0019> created at line 42.
    Found 4-bit adder for signal <$add0020> created at line 44.
    Found 4-bit adder for signal <$add0021> created at line 46.
    Found 4-bit adder for signal <$add0022> created at line 40.
    Found 4-bit adder for signal <$add0023> created at line 42.
    Found 4-bit adder for signal <$add0024> created at line 44.
    Found 4-bit adder for signal <$add0025> created at line 46.
    Found 4-bit adder for signal <$add0026> created at line 40.
    Found 4-bit adder for signal <$add0027> created at line 42.
    Found 4-bit adder for signal <$add0028> created at line 44.
    Found 4-bit adder for signal <$add0029> created at line 46.
    Found 4-bit adder for signal <$add0030> created at line 40.
    Found 4-bit adder for signal <$add0031> created at line 42.
    Found 4-bit adder for signal <$add0032> created at line 44.
    Found 4-bit adder for signal <$add0033> created at line 46.
    Found 4-bit adder for signal <$add0034> created at line 48.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0000> created at line 39.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0001> created at line 39.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0002> created at line 39.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0003> created at line 41.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0004> created at line 39.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0005> created at line 41.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0006> created at line 39.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0007> created at line 41.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0008> created at line 39.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0009> created at line 43.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0010> created at line 41.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0011> created at line 39.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0012> created at line 43.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0013> created at line 41.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0014> created at line 39.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0015> created at line 43.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0016> created at line 41.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0017> created at line 39.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0018> created at line 45.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0019> created at line 43.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0020> created at line 41.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0021> created at line 39.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0022> created at line 45.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0023> created at line 43.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0024> created at line 41.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0025> created at line 39.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0026> created at line 45.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0027> created at line 43.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0028> created at line 41.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0029> created at line 39.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0030> created at line 47.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0031> created at line 45.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0032> created at line 43.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0033> created at line 41.
    Found 4-bit comparator greater for signal <z_35_1$cmp_gt0034> created at line 39.
    Summary:
	inferred  35 Adder/Subtractor(s).
	inferred  35 Comparator(s).
Unit <binary_to_bcd> synthesized.


Synthesizing Unit <seg_scroll>.
    Related source file is "seg_scroll.v".
    Found 24-bit register for signal <msg_array>.
    Found 27-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
	inferred  24 D-type flip-flop(s).
Unit <seg_scroll> synthesized.


Synthesizing Unit <Seven_SegmentDisplay>.
    Related source file is "Seven_SegmentDisplay.v".
    Found 16x7-bit ROM for signal <numberbox_out>.
    Found 18-bit up counter for signal <delayclk>.
    Found 4-bit register for signal <number>.
    Found 4-bit 4-to-1 multiplexer for signal <number$mux0000> created at line 61.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Seven_SegmentDisplay> synthesized.


Synthesizing Unit <Division>.
    Related source file is "Division.v".
WARNING:Xst:646 - Signal <b1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <a1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <A> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <Quotient>.
    Found 8-bit register for signal <Reminder>.
    Found 4-bit adder for signal <old_A_10$addsub0000> created at line 53.
    Found 4-bit adder for signal <old_A_13$addsub0000> created at line 53.
    Found 4-bit adder for signal <old_A_4$addsub0000> created at line 53.
    Found 4-bit adder for signal <old_A_7$addsub0000> created at line 53.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
Unit <Division> synthesized.


Synthesizing Unit <HalfAdder>.
    Related source file is "HalfAdder.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <s>.
Unit <HalfAdder> synthesized.


Synthesizing Unit <FullAdder>.
    Related source file is "FullAdder.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <s>.
    Found 1-bit xor2 for signal <cout$xor0000> created at line 33.
Unit <FullAdder> synthesized.


Synthesizing Unit <FourBitAdder>.
    Related source file is "FourBitAdder.v".
Unit <FourBitAdder> synthesized.


Synthesizing Unit <Calculator>.
    Related source file is "Calculator.v".
WARNING:Xst:653 - Signal <scroll_datain> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000.
WARNING:Xst:646 - Signal <cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clr1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bcdout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Reminder> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 16-bit latch for signal <B>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit adder carry out for signal <addition$addsub0000> created at line 61.
    Found 4x4-bit multiplier for signal <multiplication>.
    Found 6-bit subtractor for signal <substraction$sub0000> created at line 62.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <Calculator> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 45
 4-bit adder                                           : 39
 4-bit adder carry out                                 : 1
 4-bit subtractor                                      : 4
 6-bit subtractor                                      : 1
# Counters                                             : 2
 18-bit up counter                                     : 1
 27-bit up counter                                     : 1
# Registers                                            : 27
 1-bit register                                        : 24
 4-bit register                                        : 1
 8-bit register                                        : 2
# Latches                                              : 17
 1-bit latch                                           : 16
 16-bit latch                                          : 1
# Comparators                                          : 35
 4-bit comparator greater                              : 35
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <b1> is unconnected in block <Calculator>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <Quotient_4> in Unit <b4> is equivalent to the following 3 FFs/Latches, which will be removed : <Quotient_5> <Quotient_6> <Quotient_7> 

Synthesizing (advanced) Unit <Seven_SegmentDisplay>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_numberbox_out> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <Seven_SegmentDisplay> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 45
 3-bit adder                                           : 4
 4-bit adder                                           : 35
 4-bit adder carry out                                 : 1
 4-bit subtractor                                      : 4
 6-bit subtractor                                      : 1
# Counters                                             : 2
 18-bit up counter                                     : 1
 27-bit up counter                                     : 1
# Registers                                            : 44
 Flip-Flops                                            : 44
# Latches                                              : 17
 1-bit latch                                           : 16
 16-bit latch                                          : 1
# Comparators                                          : 35
 4-bit comparator greater                              : 35
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Reminder_4> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reminder_5> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reminder_6> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reminder_7> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Quotient_4> in Unit <Division> is equivalent to the following 3 FFs/Latches, which will be removed : <Quotient_5> <Quotient_6> <Quotient_7> 
INFO:Xst:2261 - The FF/Latch <15> in Unit <LPM_LATCH_1> is equivalent to the following 10 FFs/Latches, which will be removed : <14> <13> <12> <11> <10> <9> <8> <7> <6> <5> 
WARNING:Xst:1710 - FF/Latch <15> (without init value) has a constant value of 0 in block <LPM_LATCH_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Calculator> ...

Optimizing unit <binary_to_bcd> ...

Optimizing unit <seg_scroll> ...

Optimizing unit <Seven_SegmentDisplay> ...

Optimizing unit <Division> ...
WARNING:Xst:2677 - Node <B_0> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <B_1> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <B_2> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <B_3> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <B_4> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <b4/Reminder_3> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <b4/Reminder_2> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <b4/Reminder_1> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <b4/Reminder_0> of sequential type is unconnected in block <Calculator>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Calculator, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Calculator.ngr
Top Level Output File Name         : Calculator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 225
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 43
#      LUT2                        : 12
#      LUT3                        : 26
#      LUT4                        : 41
#      MUXCY                       : 43
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 94
#      FD                          : 4
#      FDC                         : 47
#      FDCP                        : 20
#      FDP                         : 2
#      FDS                         : 5
#      LD                          : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 11
#      OBUF                        : 19
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       67  out of    960     6%  
 Number of Slice Flip Flops:             94  out of   1920     4%  
 Number of 4 input LUTs:                124  out of   1920     6%  
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of     83    37%  
 Number of MULT18X18SIOs:                 1  out of      4    25%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
B_and0000(B_and00001:O)            | NONE(*)(x_0)           | 16    |
clk                                | BUFGP                  | 54    |
b2/q_261                           | BUFG                   | 24    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clr                                | IBUF                   | 69    |
N0(XST_GND:G)                      | NONE(b2/msg_array_0)   | 20    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.242ns (Maximum Frequency: 235.738MHz)
   Minimum input arrival time before clock: 15.238ns
   Maximum output required time after clock: 6.281ns
   Maximum combinational path delay: 10.573ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.242ns (frequency: 235.738MHz)
  Total number of paths / destination ports: 561 / 49
-------------------------------------------------------------------------
Delay:               4.242ns (Levels of Logic = 27)
  Source:            b2/q_1 (FF)
  Destination:       b2/q_26 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: b2/q_1 to b2/q_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.514   0.509  b2/q_1 (b2/Q_1)
     LUT1:I0->O            1   0.612   0.000  b2/Mcount_q_cy<1>_rt (b2/Mcount_q_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  b2/Mcount_q_cy<1> (b2/Mcount_q_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  b2/Mcount_q_cy<2> (b2/Mcount_q_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  b2/Mcount_q_cy<3> (b2/Mcount_q_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  b2/Mcount_q_cy<4> (b2/Mcount_q_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  b2/Mcount_q_cy<5> (b2/Mcount_q_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<6> (b2/Mcount_q_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<7> (b2/Mcount_q_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<8> (b2/Mcount_q_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<9> (b2/Mcount_q_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<10> (b2/Mcount_q_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<11> (b2/Mcount_q_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<12> (b2/Mcount_q_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<13> (b2/Mcount_q_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<14> (b2/Mcount_q_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<15> (b2/Mcount_q_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<16> (b2/Mcount_q_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<17> (b2/Mcount_q_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<18> (b2/Mcount_q_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<19> (b2/Mcount_q_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<20> (b2/Mcount_q_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<21> (b2/Mcount_q_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<22> (b2/Mcount_q_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<23> (b2/Mcount_q_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  b2/Mcount_q_cy<24> (b2/Mcount_q_cy<24>)
     MUXCY:CI->O           0   0.051   0.000  b2/Mcount_q_cy<25> (b2/Mcount_q_cy<25>)
     XORCY:CI->O           1   0.699   0.000  b2/Mcount_q_xor<26> (b2/Result<26>)
     FDC:D                     0.268          b2/q_26
    ----------------------------------------
    Total                      4.242ns (3.733ns logic, 0.509ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'b2/q_261'
  Clock period: 1.162ns (frequency: 860.622MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               1.162ns (Levels of Logic = 0)
  Source:            b2/msg_array_1 (FF)
  Destination:       b2/msg_array_21 (FF)
  Source Clock:      b2/q_261 rising
  Destination Clock: b2/q_261 rising

  Data Path: b2/msg_array_1 to b2/msg_array_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             2   0.514   0.380  b2/msg_array_1 (b2/msg_array_1)
     FDC:D                     0.268          b2/msg_array_21
    ----------------------------------------
    Total                      1.162ns (0.782ns logic, 0.380ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 875 / 9
-------------------------------------------------------------------------
Offset:              15.238ns (Levels of Logic = 14)
  Source:            sw<1> (PAD)
  Destination:       b4/Quotient_0 (FF)
  Destination Clock: clk rising

  Data Path: sw<1> to b4/Quotient_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.106   1.028  sw_1_IBUF (sw_1_IBUF)
     LUT3:I1->O            2   0.612   0.410  b4/Msub__old_A_3_cy<1>11 (b4/Msub__old_A_3_cy<1>)
     LUT3:I2->O            2   0.612   0.449  b4/Msub__old_A_3_xor<3>11 (b4/_old_A_3<3>)
     LUT3:I1->O            2   0.612   0.532  b4/_old_A_4<0>1 (b4/_old_A_4<0>)
     LUT4:I0->O            3   0.612   0.454  b4/Msub__old_A_6_cy<1>11 (b4/Msub__old_A_6_cy<1>)
     LUT4:I3->O            4   0.612   0.568  b4/Msub__old_A_6_xor<3>11 (b4/_old_A_6<3>)
     LUT3:I1->O            2   0.612   0.532  b4/_old_A_7<0>1 (b4/_old_A_7<0>)
     LUT4:I0->O            2   0.612   0.383  b4/Msub__old_A_9_cy<1>11 (b4/Msub__old_A_9_cy<1>)
     LUT4:I3->O            2   0.612   0.532  b4/Msub__old_A_9_xor<3>11_SW0 (N26)
     LUT4:I0->O            4   0.612   0.568  b4/Msub__old_A_9_xor<3>11 (b4/_old_A_9<3>)
     LUT4:I1->O            1   0.612   0.000  b4/Msub__old_A_12_cy<1>112 (b4/Msub__old_A_12_cy<1>111)
     MUXF5:I0->O           1   0.278   0.360  b4/Msub__old_A_12_cy<1>11_f5 (b4/Msub__old_A_12_cy<1>)
     LUT4:I3->O            1   0.612   0.426  b4/Quotient_mux00001_SW0 (N20)
     LUT4:I1->O            1   0.612   0.000  b4/Quotient_mux00001 (b4/Quotient_mux0000)
     FDS:D                     0.268          b4/Quotient_0
    ----------------------------------------
    Total                     15.238ns (8.996ns logic, 6.242ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 48 / 19
-------------------------------------------------------------------------
Offset:              6.281ns (Levels of Logic = 3)
  Source:            b4/Quotient_4 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clk rising

  Data Path: b4/Quotient_4 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.514   0.449  b4/Quotient_4 (b4/Quotient_4)
     LUT3:I1->O            4   0.612   0.568  led<5>_SW1 (N11)
     LUT4:I1->O            1   0.612   0.357  led<5> (led_5_OBUF)
     OBUF:I->O                 3.169          led_5_OBUF (led<5>)
    ----------------------------------------
    Total                      6.281ns (4.907ns logic, 1.374ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 172 / 8
-------------------------------------------------------------------------
Delay:               10.573ns (Levels of Logic = 4)
  Source:            sw<0> (PAD)
  Destination:       led<7> (PAD)

  Data Path: sw<0> to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.106   0.959  sw_0_IBUF (sw_0_IBUF)
     MULT18X18SIO:B0->P7    1   3.861   0.509  Mmult_multiplication (multiplication<7>)
     LUT4:I0->O            1   0.612   0.357  led<7> (led_7_OBUF)
     OBUF:I->O                 3.169          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                     10.573ns (8.748ns logic, 1.825ns route)
                                       (82.7% logic, 17.3% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.07 secs
 
--> 

Total memory usage is 4513676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :    6 (   0 filtered)

