// Seed: 3801563296
module module_0 (
    output tri id_0,
    output wor id_1
);
  supply1 id_3;
  assign id_1 = id_3 * 1 ? id_3 : 1'd0 | 1'b0 | id_3 | 1 ? {1, 1} : 1;
  wire id_4;
  wire id_5;
  assign id_3 = 1'h0;
  wire id_6;
  id_7(
      .id_0(id_0), .id_1(id_1), .id_2(id_6)
  );
  wire id_8;
  supply1 id_9 = 1;
  wire id_10;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  wand  id_2,
    output tri   id_3,
    output logic id_4
);
  initial begin
    id_1 <= id_0;
    id_4 = #id_6 1;
  end
  and (id_3, id_2, id_0);
  module_0(
      id_3, id_3
  );
endmodule
