{"vcs1":{"timestamp_begin":1742442823.913233838, "rt":1.65, "ut":0.23, "st":0.24}}
{"vcselab":{"timestamp_begin":1742442825.644240178, "rt":0.85, "ut":0.24, "st":0.15}}
{"link":{"timestamp_begin":1742442826.569993384, "rt":0.29, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742442823.220703594}
{"VCS_COMP_START_TIME": 1742442823.220703594}
{"VCS_COMP_END_TIME": 1742442827.894176603}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+tb3 +notimingchecks"}
{"vcs1": {"peak_mem": 330024}}
{"stitch_vcselab": {"peak_mem": 231524}}
