void odm_ConfigRFReg_8188E(struct odm_dm_struct *pDM_Odm, u32 Addr,\r\nu32 Data, enum ODM_RF_RADIO_PATH RF_PATH,\r\nu32 RegAddr)\r\n{\r\nif (Addr == 0xffe) {\r\nODM_sleep_ms(50);\r\n} else if (Addr == 0xfd) {\r\nODM_delay_ms(5);\r\n} else if (Addr == 0xfc) {\r\nODM_delay_ms(1);\r\n} else if (Addr == 0xfb) {\r\nODM_delay_us(50);\r\n} else if (Addr == 0xfa) {\r\nODM_delay_us(5);\r\n} else if (Addr == 0xf9) {\r\nODM_delay_us(1);\r\n} else {\r\nODM_SetRFReg(pDM_Odm, RF_PATH, RegAddr, bRFRegOffsetMask, Data);\r\nODM_delay_us(1);\r\n}\r\n}\r\nvoid odm_ConfigRF_RadioA_8188E(struct odm_dm_struct *pDM_Odm, u32 Addr, u32 Data)\r\n{\r\nu32 content = 0x1000;\r\nu32 maskforPhySet = (u32)(content&0xE000);\r\nodm_ConfigRFReg_8188E(pDM_Odm, Addr, Data, ODM_RF_PATH_A, Addr|maskforPhySet);\r\nODM_RT_TRACE(pDM_Odm, ODM_COMP_INIT, ODM_DBG_TRACE, ("===> ODM_ConfigRFWithHeaderFile: [RadioA] %08X %08X\n", Addr, Data));\r\n}\r\nvoid odm_ConfigRF_RadioB_8188E(struct odm_dm_struct *pDM_Odm, u32 Addr, u32 Data)\r\n{\r\nu32 content = 0x1001;\r\nu32 maskforPhySet = (u32)(content&0xE000);\r\nodm_ConfigRFReg_8188E(pDM_Odm, Addr, Data, ODM_RF_PATH_B, Addr|maskforPhySet);\r\nODM_RT_TRACE(pDM_Odm, ODM_COMP_INIT, ODM_DBG_TRACE, ("===> ODM_ConfigRFWithHeaderFile: [RadioB] %08X %08X\n", Addr, Data));\r\n}\r\nvoid odm_ConfigMAC_8188E(struct odm_dm_struct *pDM_Odm, u32 Addr, u8 Data)\r\n{\r\nODM_Write1Byte(pDM_Odm, Addr, Data);\r\nODM_RT_TRACE(pDM_Odm, ODM_COMP_INIT, ODM_DBG_TRACE, ("===> ODM_ConfigMACWithHeaderFile: [MAC_REG] %08X %08X\n", Addr, Data));\r\n}\r\nvoid odm_ConfigBB_AGC_8188E(struct odm_dm_struct *pDM_Odm, u32 Addr, u32 Bitmask, u32 Data)\r\n{\r\nODM_SetBBReg(pDM_Odm, Addr, Bitmask, Data);\r\nODM_delay_us(1);\r\nODM_RT_TRACE(pDM_Odm, ODM_COMP_INIT, ODM_DBG_TRACE,\r\n("===> ODM_ConfigBBWithHeaderFile: [AGC_TAB] %08X %08X\n",\r\nAddr, Data));\r\n}\r\nvoid odm_ConfigBB_PHY_REG_PG_8188E(struct odm_dm_struct *pDM_Odm, u32 Addr,\r\nu32 Bitmask, u32 Data)\r\n{\r\nif (Addr == 0xfe) {\r\nODM_sleep_ms(50);\r\n} else if (Addr == 0xfd) {\r\nODM_delay_ms(5);\r\n} else if (Addr == 0xfc) {\r\nODM_delay_ms(1);\r\n} else if (Addr == 0xfb) {\r\nODM_delay_us(50);\r\n} else if (Addr == 0xfa) {\r\nODM_delay_us(5);\r\n} else if (Addr == 0xf9) {\r\nODM_delay_us(1);\r\n} else{\r\nODM_RT_TRACE(pDM_Odm, ODM_COMP_INIT, ODM_DBG_LOUD,\r\n("===> @@@@@@@ ODM_ConfigBBWithHeaderFile: [PHY_REG] %08X %08X %08X\n",\r\nAddr, Bitmask, Data));\r\nstorePwrIndexDiffRateOffset(pDM_Odm->Adapter, Addr, Bitmask, Data);\r\n}\r\n}\r\nvoid odm_ConfigBB_PHY_8188E(struct odm_dm_struct *pDM_Odm, u32 Addr, u32 Bitmask, u32 Data)\r\n{\r\nif (Addr == 0xfe) {\r\nODM_sleep_ms(50);\r\n} else if (Addr == 0xfd) {\r\nODM_delay_ms(5);\r\n} else if (Addr == 0xfc) {\r\nODM_delay_ms(1);\r\n} else if (Addr == 0xfb) {\r\nODM_delay_us(50);\r\n} else if (Addr == 0xfa) {\r\nODM_delay_us(5);\r\n} else if (Addr == 0xf9) {\r\nODM_delay_us(1);\r\n} else {\r\nif (Addr == 0xa24)\r\npDM_Odm->RFCalibrateInfo.RegA24 = Data;\r\nODM_SetBBReg(pDM_Odm, Addr, Bitmask, Data);\r\nODM_delay_us(1);\r\nODM_RT_TRACE(pDM_Odm, ODM_COMP_INIT, ODM_DBG_TRACE,\r\n("===> ODM_ConfigBBWithHeaderFile: [PHY_REG] %08X %08X\n",\r\nAddr, Data));\r\n}\r\n}
