// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// CTRL
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of dc0
//        bit 7~0 - dc0[7:0] (Read/Write)
//        others  - reserved
// 0x14 : reserved
// 0x18 : Data signal of dc1
//        bit 7~0 - dc1[7:0] (Read/Write)
//        others  - reserved
// 0x1c : reserved
// 0x20 : Data signal of dc2
//        bit 7~0 - dc2[7:0] (Read/Write)
//        others  - reserved
// 0x24 : reserved
// 0x28 : Data signal of dc3
//        bit 7~0 - dc3[7:0] (Read/Write)
//        others  - reserved
// 0x2c : reserved
// 0x30 : Data signal of dc4
//        bit 7~0 - dc4[7:0] (Read/Write)
//        others  - reserved
// 0x34 : reserved
// 0x38 : Data signal of dc5
//        bit 7~0 - dc5[7:0] (Read/Write)
//        others  - reserved
// 0x3c : reserved
// 0x40 : Data signal of res
//        bit 7~0 - res[7:0] (Read/Write)
//        others  - reserved
// 0x44 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XHLS_GPIO_CTRL_ADDR_DC0_DATA 0x10
#define XHLS_GPIO_CTRL_BITS_DC0_DATA 8
#define XHLS_GPIO_CTRL_ADDR_DC1_DATA 0x18
#define XHLS_GPIO_CTRL_BITS_DC1_DATA 8
#define XHLS_GPIO_CTRL_ADDR_DC2_DATA 0x20
#define XHLS_GPIO_CTRL_BITS_DC2_DATA 8
#define XHLS_GPIO_CTRL_ADDR_DC3_DATA 0x28
#define XHLS_GPIO_CTRL_BITS_DC3_DATA 8
#define XHLS_GPIO_CTRL_ADDR_DC4_DATA 0x30
#define XHLS_GPIO_CTRL_BITS_DC4_DATA 8
#define XHLS_GPIO_CTRL_ADDR_DC5_DATA 0x38
#define XHLS_GPIO_CTRL_BITS_DC5_DATA 8
#define XHLS_GPIO_CTRL_ADDR_RES_DATA 0x40
#define XHLS_GPIO_CTRL_BITS_RES_DATA 8

