/**********************************************************************************************************************
 * \file scr_irq_sdcc.h
 * \copyright Copyright (C) Infineon Technologies AG 2019
 *
 * Use of this file is subject to the terms of use agreed between (i) you or the company in which ordinary course of
 * business you are acting and (ii) Infineon Technologies AG or its licensees. If and as long as no such terms of use
 * are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization obtaining a copy of the software and
 * accompanying documentation covered by this license (the "Software") to use, reproduce, display, distribute, execute,
 * and transmit the Software, and to prepare derivative works of the Software, and to permit third-parties to whom the
 * Software is furnished to do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including the above license grant, this restriction
 * and the following disclaimer, must be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are solely in the form of
 * machine-executable object code generated by a source language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
 * WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT SHALL THE
 * COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN
 * CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *********************************************************************************************************************/
#ifndef SCR_IRQ_SDCC_H
#define SCR_IRQ_SDCC_H

#include "scr_generic_defs.h"

__sfr __at (ADDR_SCR_IEN0) SCR_IEN0;
#define EX0                 (0x1)
#define ET0                 (0x2)
#define EX1                 (0x4)
#define ET1                 (0x8)
#define ES                  (0x10)
#define ET2                 (0x20)
#define EA                  (0x80)
__sfr __at (ADDR_SCR_IEN1) SCR_IEN1;
#define ECAN                (0x1)
#define ESSC                (0x2)
#define EX2                 (0x4)
#define EXM                 (0x8)
#define ECCIP0              (0x10)
#define ECCIP1              (0x20)
#define ECCIP2              (0x40)
#define ECCIP3              (0x80)
__sfr __at (ADDR_SCR_NMICON) SCR_NMICON;
#define NMIWDT              (0x1)
#define NMIRAMECC           (0x2)
#define NMIEXTNMI           (0x4)
#define NMIOCDS             (0x8)
#define NMIMAINC            (0x10)
#define NMIOSCCLK           (0x20)
#define SCRINTTC            (0x80)

__sfr __at (ADDR_SCR_NMISR) SCR_NMISR;
#define FNMIWDT             (0x1)
#define FNMIRAMECC          (0x2)
#define FNMIEXTNMI          (0x4)
#define FNMIOCDS            (0x8)
#define FNMIMAINC           (0x10)
#define FNMIOSCCLK          (0x20)

__sfr __at (ADDR_SCR_IRCON0) SCR_IRCON0;


#define XINTR1               (1)   /* SCR Interrupt Node 01 */
#define XINTR2               (2)   /* SCR Interrupt Node 02 */
#define XINTR3               (3)   /* SCR Interrupt Node 03 */
#define XINTR4               (4)   /* SCR Interrupt Node 04 */
#define XINTR5               (5)   /* SCR Interrupt Node 05 */
#define XINTR6               (6)   /* SCR Interrupt Node 06 */
#define XINTR7               (7)   /* SCR Interrupt Node 07 */
#define XINTR8               (8)   /* SCR Interrupt Node 08 */
#define XINTR9               (9)   /* SCR Interrupt Node 09 */
#define XINTR10              (10)  /* SCR Interrupt Node 10*/
#define XINTR11              (11)  /* SCR Interrupt Node 11 */
#define XINTR12              (12)  /* SCR Interrupt Node 12 */
#define XINTR13              (13)  /* SCR Interrupt Node 13 */

#endif
