============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/Mysoftware/TD_RELEASE/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     hwi7
   Run Date =   Thu Nov 21 09:07:47 2019

   Run on =     DESKTOP-9202K4D
============================================================
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[0]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5014 WARNING: the net's pin: pin "seg[0]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[1]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5014 WARNING: the net's pin: pin "seg[1]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[2]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5014 WARNING: the net's pin: pin "seg[2]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[3]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5014 WARNING: the net's pin: pin "seg[3]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[4]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5014 WARNING: the net's pin: pin "seg[4]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[5]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5014 WARNING: the net's pin: pin "seg[5]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[6]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5014 WARNING: the net's pin: pin "seg[6]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[7]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5014 WARNING: the net's pin: pin "seg[7]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "sel[0]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(8)
SYN-5014 WARNING: the net's pin: pin "sel[0]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(8)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "sel[1]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(8)
SYN-5014 WARNING: the net's pin: pin "sel[1]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(8)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "sel[2]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(8)
SYN-5014 WARNING: the net's pin: pin "sel[2]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(8)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "sel[3]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(8)
SYN-5014 WARNING: the net's pin: pin "sel[3]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(8)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model eglm35
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |0      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 16/4 useful/useless nets, 17/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 16/1 useful/useless nets, 17/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 16/1 useful/useless nets, 17/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 16/0 useful/useless nets, 17/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 0/17 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |0     |0     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 17 instances
RUN-1001 : 0 mslices, 0 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 16 nets
RUN-1001 : 15 nets have 2 pins
RUN-1001 : 1 nets have [11 - 20] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 16 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 30, tnet num: 15, tinst num: 16, tnode num: 30, tedge num: 15.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 3 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002995s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 17 instances
RUN-1001 : 0 mslices, 0 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 16 nets
RUN-1001 : 15 nets have 2 pins
RUN-1001 : 1 nets have [11 - 20] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003583s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.072868s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (107.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.292397s wall, 4.890625s user + 0.406250s system = 5.296875s CPU (100.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.452786s wall, 5.046875s user + 0.406250s system = 5.453125s CPU (100.0%)

RUN-1004 : used memory is 309 MB, reserved memory is 255 MB, peak memory is 728 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 17
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 16, pip num: 24
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 65 valid insts, and 155 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[0]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5014 WARNING: the net's pin: pin "seg[0]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[1]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5014 WARNING: the net's pin: pin "seg[1]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[2]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5014 WARNING: the net's pin: pin "seg[2]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[3]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5014 WARNING: the net's pin: pin "seg[3]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[4]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5014 WARNING: the net's pin: pin "seg[4]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[5]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5014 WARNING: the net's pin: pin "seg[5]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[6]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5014 WARNING: the net's pin: pin "seg[6]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "seg[7]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5014 WARNING: the net's pin: pin "seg[7]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(6)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "sel[0]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5014 WARNING: the net's pin: pin "sel[0]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "sel[1]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5014 WARNING: the net's pin: pin "sel[1]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "sel[2]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5014 WARNING: the net's pin: pin "sel[2]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "sel[3]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5014 WARNING: the net's pin: pin "sel[3]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v(7)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model eglm35
SYN-1014 : Optimize round 1
SYN-1032 : 3/0 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |0      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 15/3 useful/useless nets, 16/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 15/1 useful/useless nets, 16/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 15/1 useful/useless nets, 16/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 15/0 useful/useless nets, 16/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 0/16 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |0     |0     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 16 instances
RUN-1001 : 0 mslices, 0 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 15 nets
RUN-1001 : 14 nets have 2 pins
RUN-1001 : 1 nets have [11 - 20] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 15 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 28, tnet num: 14, tinst num: 15, tnode num: 28, tedge num: 14.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 3 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002366s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 16 instances
RUN-1001 : 0 mslices, 0 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 15 nets
RUN-1001 : 14 nets have 2 pins
RUN-1001 : 1 nets have [11 - 20] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.070084s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.305775s wall, 1.125000s user + 0.187500s system = 1.312500s CPU (100.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.459947s wall, 1.328125s user + 0.187500s system = 1.515625s CPU (103.8%)

RUN-1004 : used memory is 313 MB, reserved memory is 256 MB, peak memory is 728 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 16
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 15, pip num: 24
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 61 valid insts, and 152 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v
HDL-8007 ERROR: port 'd_num' is already defined in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(8)
HDL-8007 ERROR: 'u_num' is not declared in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(11)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v
HDL-8007 ERROR: port 'd_num' is already defined in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(8)
HDL-8007 ERROR: 'u_num' is not declared in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(11)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v
HDL-8007 ERROR: port 'd_num' is already defined in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(8)
HDL-8007 ERROR: 'u_num' is not declared in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(11)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-8007 ERROR: port 'd_num' is already defined in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(8)
HDL-8007 ERROR: 'u_num' is not declared in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(11)
HDL-1007 : Verilog file 'nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-8007 ERROR: port 'd_num' is already defined in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(8)
HDL-8007 ERROR: 'u_num' is not declared in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(11)
HDL-1007 : Verilog file 'nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-8007 ERROR: port 'd_num' is already defined in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(8)
HDL-8007 ERROR: 'u_num' is not declared in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(11)
HDL-1007 : Verilog file 'nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-8007 ERROR: port 'd_num' is already defined in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(8)
HDL-8007 ERROR: 'u_num' is not declared in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(11)
HDL-1007 : Verilog file 'nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-8007 ERROR: 'seg' is not declared in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(11)
HDL-1007 : Verilog file 'nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-8007 ERROR: 'seg' is not declared in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(11)
HDL-1007 : Verilog file 'nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
RUN-1002 : start command "elaborate -top nitu_dre"
HDL-1007 : elaborate module nitu_dre in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(1)
HDL-1200 : Current top model is nitu_dre
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[0]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[0]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[1]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[1]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[2]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[2]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[3]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[3]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[4]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[4]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[5]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[5]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[6]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[6]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[7]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[7]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[0]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[0]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(10)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[1]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[1]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(10)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[2]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[2]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(10)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[3]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[3]" in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model nitu_dre
SYN-1014 : Optimize round 1
SYN-1032 : 19/0 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: nitu_dre***

IO Statistics
#IO                    30
  #input               18
  #output              12
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |nitu_dre |0      |0      |0      |
+-------------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 31/19 useful/useless nets, 32/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 31/1 useful/useless nets, 32/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 31/1 useful/useless nets, 32/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "nitu_dre" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 31/0 useful/useless nets, 32/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "nitu_dre" (AL_USER_NORMAL) with 0/32 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: nitu_dre***

IO Statistics
#IO                    30
  #input               18
  #output              12
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |nitu_dre |0     |0     |0     |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model nitu_dre
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 0 mslices, 0 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 31 nets
RUN-1001 : 30 nets have 2 pins
RUN-1001 : 1 nets have [11 - 20] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 31 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model nitu_dre.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 60, tnet num: 30, tinst num: 31, tnode num: 60, tedge num: 30.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 3 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 30 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004334s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 0 mslices, 0 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 31 nets
RUN-1001 : 30 nets have 2 pins
RUN-1001 : 1 nets have [11 - 20] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003072s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.075214s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (103.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.266300s wall, 1.031250s user + 0.234375s system = 1.265625s CPU (99.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.424651s wall, 1.234375s user + 0.234375s system = 1.468750s CPU (103.1%)

RUN-1004 : used memory is 332 MB, reserved memory is 280 MB, peak memory is 730 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: nitu_dre***

IO Statistics
#IO                    30
  #input               18
  #output              12
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 31, pip num: 24
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 133 valid insts, and 200 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v
HDL-8007 ERROR: syntax error near '(' in nitu_dre.v(13)
HDL-5007 WARNING: empty statement in always construct in nitu_dre.v(13)
HDL-5007 WARNING: potential always loop found in nitu_dre.v(13)
HDL-8007 ERROR: ignore module module due to previous errors in nitu_dre.v(17)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v
HDL-8007 ERROR: syntax error near '(' in nitu_dre.v(18)
HDL-5007 WARNING: empty statement in always construct in nitu_dre.v(18)
HDL-5007 WARNING: potential always loop found in nitu_dre.v(18)
HDL-8007 ERROR: ignore module module due to previous errors in nitu_dre.v(22)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v
HDL-8007 ERROR: syntax error near '(' in nitu_dre.v(19)
HDL-5007 WARNING: empty statement in always construct in nitu_dre.v(19)
HDL-5007 WARNING: potential always loop found in nitu_dre.v(19)
HDL-8007 ERROR: ignore module module due to previous errors in nitu_dre.v(23)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v
HDL-8007 ERROR: 'Cut_1ms' is not declared in nitu_dre.v(22)
HDL-8007 ERROR: 'Cut_1ms' is not declared in nitu_dre.v(24)
HDL-8007 ERROR: 'Cut_1ms' is not declared in nitu_dre.v(25)
HDL-8007 ERROR: 'Cut_1ms' is not declared in nitu_dre.v(27)
HDL-8007 ERROR: ignore module module due to previous errors in nitu_dre.v(32)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v
HDL-8007 ERROR: 'Cut_1ms_Max' is not declared in nitu_dre.v(26)
HDL-8007 ERROR: ignore module module due to previous errors in nitu_dre.v(34)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
RUN-1002 : start command "elaborate -top nitu_dre"
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is nitu_dre
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[0]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[0]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[1]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[1]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[2]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[2]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[3]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[3]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[4]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[4]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[5]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[5]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[6]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[6]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[7]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[7]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[0]" in nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[0]" in nitu_dre.v(10)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[1]" in nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[1]" in nitu_dre.v(10)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[2]" in nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[2]" in nitu_dre.v(10)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[3]" in nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[3]" in nitu_dre.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model nitu_dre
SYN-1014 : Optimize round 1
SYN-1032 : 19/0 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: nitu_dre***

IO Statistics
#IO                    30
  #input               18
  #output              12
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |nitu_dre |0      |0      |0      |
+-------------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 31/19 useful/useless nets, 32/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 31/1 useful/useless nets, 32/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 31/1 useful/useless nets, 32/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "nitu_dre" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 31/0 useful/useless nets, 32/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "nitu_dre" (AL_USER_NORMAL) with 0/32 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: nitu_dre***

IO Statistics
#IO                    30
  #input               18
  #output              12
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |nitu_dre |0     |0     |0     |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model nitu_dre
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 0 mslices, 0 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 31 nets
RUN-1001 : 30 nets have 2 pins
RUN-1001 : 1 nets have [11 - 20] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 31 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model nitu_dre.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 60, tnet num: 30, tinst num: 31, tnode num: 60, tedge num: 30.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 3 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 30 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003884s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (402.2%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 0 mslices, 0 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 31 nets
RUN-1001 : 30 nets have 2 pins
RUN-1001 : 1 nets have [11 - 20] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.075971s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.347013s wall, 1.093750s user + 0.312500s system = 1.406250s CPU (104.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.509101s wall, 1.250000s user + 0.328125s system = 1.578125s CPU (104.6%)

RUN-1004 : used memory is 289 MB, reserved memory is 274 MB, peak memory is 730 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: nitu_dre***

IO Statistics
#IO                    30
  #input               18
  #output              12
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 31, pip num: 24
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 133 valid insts, and 200 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-8007 ERROR: 'Cut_1ms_Max' is not declared in nitu_dre.v(33)
HDL-8007 ERROR: 'c_state' is not declared in nitu_dre.v(38)
HDL-8007 ERROR: 'c_state' is not declared in nitu_dre.v(40)
HDL-8007 ERROR: ignore module module due to previous errors in nitu_dre.v(43)
HDL-1007 : Verilog file 'nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
RUN-1002 : start command "elaborate -top nitu_dre"
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is nitu_dre
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[0]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[0]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[1]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[1]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[2]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[2]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[3]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[3]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[4]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[4]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[5]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[5]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[6]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[6]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[7]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[7]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[0]" in nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[0]" in nitu_dre.v(10)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[1]" in nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[1]" in nitu_dre.v(10)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[2]" in nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[2]" in nitu_dre.v(10)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[3]" in nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[3]" in nitu_dre.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model nitu_dre
SYN-1014 : Optimize round 1
SYN-1032 : 19/0 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: nitu_dre***

IO Statistics
#IO                    30
  #input               18
  #output              12
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |nitu_dre |0      |0      |0      |
+-------------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 31/19 useful/useless nets, 32/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 31/1 useful/useless nets, 32/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 31/1 useful/useless nets, 32/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "nitu_dre" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 31/0 useful/useless nets, 32/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "nitu_dre" (AL_USER_NORMAL) with 0/32 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: nitu_dre***

IO Statistics
#IO                    30
  #input               18
  #output              12
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |nitu_dre |0     |0     |0     |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model nitu_dre
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 0 mslices, 0 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 31 nets
RUN-1001 : 30 nets have 2 pins
RUN-1001 : 1 nets have [11 - 20] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 31 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model nitu_dre.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 60, tnet num: 30, tinst num: 31, tnode num: 60, tedge num: 30.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 3 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 30 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004428s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 0 mslices, 0 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 31 nets
RUN-1001 : 30 nets have 2 pins
RUN-1001 : 1 nets have [11 - 20] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002354s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.071987s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.320333s wall, 1.000000s user + 0.343750s system = 1.343750s CPU (101.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.483204s wall, 1.171875s user + 0.343750s system = 1.515625s CPU (102.2%)

RUN-1004 : used memory is 318 MB, reserved memory is 310 MB, peak memory is 730 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: nitu_dre***

IO Statistics
#IO                    30
  #input               18
  #output              12
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 31, pip num: 24
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 133 valid insts, and 200 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-8007 ERROR: syntax error near 'endmodule' in nitu_dre.v(51)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in nitu_dre.v(51)
HDL-1007 : Verilog file 'nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v
HDL-8007 ERROR: 'S4' is not declared in nitu_dre.v(64)
HDL-8007 ERROR: ignore module module due to previous errors in nitu_dre.v(72)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
RUN-1002 : start command "elaborate -top nitu_dre"
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is nitu_dre
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[0]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[0]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[1]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[1]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[2]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[2]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[3]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[3]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[4]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[4]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[5]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[5]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[6]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[6]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "seg[7]" in nitu_dre.v(9)
SYN-5014 WARNING: the net's pin: pin "seg[7]" in nitu_dre.v(9)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[0]" in nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[0]" in nitu_dre.v(10)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[1]" in nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[1]" in nitu_dre.v(10)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[2]" in nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[2]" in nitu_dre.v(10)
SYN-5013 WARNING: Undriven net: model "nitu_dre" / net "sel[3]" in nitu_dre.v(10)
SYN-5014 WARNING: the net's pin: pin "sel[3]" in nitu_dre.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model nitu_dre
SYN-1014 : Optimize round 1
SYN-1032 : 19/0 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: nitu_dre***

IO Statistics
#IO                    30
  #input               18
  #output              12
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |nitu_dre |0      |0      |0      |
+-------------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 31/19 useful/useless nets, 32/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 31/1 useful/useless nets, 32/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 31/1 useful/useless nets, 32/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "nitu_dre" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 31/0 useful/useless nets, 32/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "nitu_dre" (AL_USER_NORMAL) with 0/32 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: nitu_dre***

IO Statistics
#IO                    30
  #input               18
  #output              12
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |nitu_dre |0     |0     |0     |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model nitu_dre
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 0 mslices, 0 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 31 nets
RUN-1001 : 30 nets have 2 pins
RUN-1001 : 1 nets have [11 - 20] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 31 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model nitu_dre.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 60, tnet num: 30, tinst num: 31, tnode num: 60, tedge num: 30.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 3 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 30 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004362s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 0 mslices, 0 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 31 nets
RUN-1001 : 30 nets have 2 pins
RUN-1001 : 1 nets have [11 - 20] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002153s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.073231s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (85.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.298124s wall, 1.015625s user + 0.265625s system = 1.281250s CPU (98.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.460689s wall, 1.156250s user + 0.281250s system = 1.437500s CPU (98.4%)

RUN-1004 : used memory is 315 MB, reserved memory is 299 MB, peak memory is 730 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: nitu_dre***

IO Statistics
#IO                    30
  #input               18
  #output              12
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 31, pip num: 24
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 133 valid insts, and 200 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-8007 ERROR: procedural assignment to a non-register 'sel' is not permitted in nitu_dre.v(76)
HDL-8007 ERROR: 'o_num' is not declared in nitu_dre.v(77)
HDL-8007 ERROR: procedural assignment to a non-register 'sel' is not permitted in nitu_dre.v(81)
HDL-8007 ERROR: 'o_num' is not declared in nitu_dre.v(82)
HDL-8007 ERROR: procedural assignment to a non-register 'sel' is not permitted in nitu_dre.v(86)
HDL-8007 ERROR: 'o_num' is not declared in nitu_dre.v(87)
HDL-8007 ERROR: procedural assignment to a non-register 'sel' is not permitted in nitu_dre.v(91)
HDL-8007 ERROR: 'o_num' is not declared in nitu_dre.v(92)
HDL-8007 ERROR: procedural assignment to a non-register 'sel' is not permitted in nitu_dre.v(96)
HDL-8007 ERROR: 'o_num' is not declared in nitu_dre.v(97)
HDL-8007 ERROR: ignore module module due to previous errors in nitu_dre.v(103)
HDL-1007 : Verilog file 'nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-8007 ERROR: procedural assignment to a non-register 'sel' is not permitted in nitu_dre.v(76)
HDL-8007 ERROR: procedural assignment to a non-register 'seg' is not permitted in nitu_dre.v(77)
HDL-8007 ERROR: procedural assignment to a non-register 'sel' is not permitted in nitu_dre.v(81)
HDL-8007 ERROR: procedural assignment to a non-register 'seg' is not permitted in nitu_dre.v(82)
HDL-8007 ERROR: procedural assignment to a non-register 'sel' is not permitted in nitu_dre.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'seg' is not permitted in nitu_dre.v(87)
HDL-8007 ERROR: procedural assignment to a non-register 'sel' is not permitted in nitu_dre.v(91)
HDL-8007 ERROR: procedural assignment to a non-register 'seg' is not permitted in nitu_dre.v(92)
HDL-8007 ERROR: procedural assignment to a non-register 'sel' is not permitted in nitu_dre.v(96)
HDL-8007 ERROR: procedural assignment to a non-register 'seg' is not permitted in nitu_dre.v(97)
HDL-8007 ERROR: ignore module module due to previous errors in nitu_dre.v(103)
HDL-1007 : Verilog file 'nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-8007 ERROR: procedural assignment to a non-register 'sel' is not permitted in nitu_dre.v(76)
HDL-8007 ERROR: procedural assignment to a non-register 'seg' is not permitted in nitu_dre.v(77)
HDL-8007 ERROR: procedural assignment to a non-register 'sel' is not permitted in nitu_dre.v(81)
HDL-8007 ERROR: procedural assignment to a non-register 'seg' is not permitted in nitu_dre.v(82)
HDL-8007 ERROR: procedural assignment to a non-register 'sel' is not permitted in nitu_dre.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'seg' is not permitted in nitu_dre.v(87)
HDL-8007 ERROR: procedural assignment to a non-register 'sel' is not permitted in nitu_dre.v(91)
HDL-8007 ERROR: procedural assignment to a non-register 'seg' is not permitted in nitu_dre.v(92)
HDL-8007 ERROR: procedural assignment to a non-register 'sel' is not permitted in nitu_dre.v(96)
HDL-8007 ERROR: procedural assignment to a non-register 'seg' is not permitted in nitu_dre.v(97)
HDL-8007 ERROR: ignore module module due to previous errors in nitu_dre.v(103)
HDL-1007 : Verilog file 'nitu_dre.v' ignored due to errors
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
RUN-1002 : start command "elaborate -top nitu_dre"
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is nitu_dre
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1011 : Flatten model nitu_dre
SYN-1014 : Optimize round 1
SYN-1032 : 105/1 useful/useless nets, 56/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 4 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 111/0 useful/useless nets, 62/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: nitu_dre***

IO Statistics
#IO                    46
  #input               34
  #output              12
  #inout                0

Gate Statistics
#Basic gates           29
  #and                  4
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               0
  #MX21                 4
  #FADD                 0
  #DFF                 18
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               3
#MACRO_MUX             26

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |nitu_dre |11     |18     |5      |
+-------------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 46 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 157/0 useful/useless nets, 109/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 185/0 useful/useless nets, 137/0 useful/useless insts
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 185/0 useful/useless nets, 137/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 239/0 useful/useless nets, 191/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 51 (2.69), #lev = 3 (1.27)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 88 instances into 52 LUTs, name keeping = 59%.
SYN-1001 : Packing model "nitu_dre" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 202/0 useful/useless nets, 154/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 18 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 18 adder to BLE ...
SYN-4008 : Packed 18 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 52 LUT to BLE ...
SYN-4008 : Packed 52 LUT and 18 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 34 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "nitu_dre" (AL_USER_NORMAL) with 52/115 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: nitu_dre***

IO Statistics
#IO                    46
  #input               34
  #output              12
  #inout                0

Utilization Statistics
#lut                   80   out of  19600    0.41%
#reg                   18   out of  19600    0.09%
#le                    80
  #lut only            62   out of     80   77.50%
  #reg only             0   out of     80    0.00%
  #lut&reg             18   out of     80   22.50%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   46   out of    188   24.47%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |nitu_dre |80    |80    |18    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model nitu_dre
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 89 instances
RUN-1001 : 20 mslices, 20 lslices, 46 pads, 0 brams, 0 dsps
RUN-1001 : There are total 163 nets
RUN-1001 : 139 nets have 2 pins
RUN-1001 : 17 nets have [3 - 5] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 87 instances, 40 slices, 2 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model nitu_dre.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 423, tnet num: 161, tinst num: 87, tnode num: 463, tedge num: 574.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 161 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 22 clock pins, and constraint 40 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.011701s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 35791.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(104): len = 25524, overlap = 0
PHY-3002 : Step(105): len = 20545.7, overlap = 0
PHY-3002 : Step(106): len = 18185.1, overlap = 0
PHY-3002 : Step(107): len = 17490.7, overlap = 0
PHY-3002 : Step(108): len = 17174, overlap = 0
PHY-3002 : Step(109): len = 16809.9, overlap = 0
PHY-3002 : Step(110): len = 16314.6, overlap = 0
PHY-3002 : Step(111): len = 15990.9, overlap = 0
PHY-3002 : Step(112): len = 15744.4, overlap = 0
PHY-3002 : Step(113): len = 15629.5, overlap = 0
PHY-3002 : Step(114): len = 15503.3, overlap = 0
PHY-3002 : Step(115): len = 15256.1, overlap = 0
PHY-3002 : Step(116): len = 15122.8, overlap = 0
PHY-3002 : Step(117): len = 15082.5, overlap = 0
PHY-3002 : Step(118): len = 14953.9, overlap = 0
PHY-3002 : Step(119): len = 14777.9, overlap = 0
PHY-3002 : Step(120): len = 14584.5, overlap = 0
PHY-3002 : Step(121): len = 14546.2, overlap = 0
PHY-3002 : Step(122): len = 14546.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009777s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(123): len = 14504.8, overlap = 0
PHY-3002 : Step(124): len = 14513.7, overlap = 0
PHY-3002 : Step(125): len = 14533.9, overlap = 0
PHY-3002 : Step(126): len = 14552.2, overlap = 0
PHY-3002 : Step(127): len = 14521, overlap = 0
PHY-3002 : Step(128): len = 14510.4, overlap = 0
PHY-3002 : Step(129): len = 14505.7, overlap = 0
PHY-3002 : Step(130): len = 14505.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(131): len = 14486.7, overlap = 0.5
PHY-3002 : Step(132): len = 14486.7, overlap = 0.5
PHY-3002 : Step(133): len = 14477.2, overlap = 0.5
PHY-3002 : Step(134): len = 14477.2, overlap = 0.5
PHY-3002 : Step(135): len = 14474.8, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.068311s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (183.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(136): len = 14735.6, overlap = 1.5
PHY-3002 : Step(137): len = 14594.5, overlap = 1.75
PHY-3002 : Step(138): len = 14565.6, overlap = 1.75
PHY-3002 : Step(139): len = 14547.3, overlap = 1.75
PHY-3002 : Step(140): len = 14546.6, overlap = 1.5
PHY-3002 : Step(141): len = 14541.5, overlap = 1.75
PHY-3002 : Step(142): len = 14528.1, overlap = 1.75
PHY-3002 : Step(143): len = 14497.2, overlap = 1.75
PHY-3002 : Step(144): len = 14497.2, overlap = 1.75
PHY-3002 : Step(145): len = 14488.3, overlap = 1.75
PHY-3002 : Step(146): len = 14488.3, overlap = 1.75
PHY-3002 : Step(147): len = 14484.9, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 14901.8, Over = 0
PHY-3001 : Final: Len = 14901.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 17752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024122s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (194.3%)

RUN-1003 : finish command "place" in  2.057315s wall, 2.906250s user + 1.093750s system = 4.000000s CPU (194.4%)

RUN-1004 : used memory is 345 MB, reserved memory is 332 MB, peak memory is 730 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 37 to 32
PHY-1001 : Pin misalignment score is improved from 32 to 32
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 89 instances
RUN-1001 : 20 mslices, 20 lslices, 46 pads, 0 brams, 0 dsps
RUN-1001 : There are total 163 nets
RUN-1001 : 139 nets have 2 pins
RUN-1001 : 17 nets have [3 - 5] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 17752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023695s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (131.9%)

PHY-1001 : End global routing;  0.102474s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (137.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.002557s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 20336, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20336
PHY-1001 : End Routed; 0.734389s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (125.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.077391s wall, 2.078125s user + 0.359375s system = 2.437500s CPU (117.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.269498s wall, 2.296875s user + 0.390625s system = 2.687500s CPU (118.4%)

RUN-1004 : used memory is 350 MB, reserved memory is 336 MB, peak memory is 738 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: nitu_dre***

IO Statistics
#IO                    46
  #input               34
  #output              12
  #inout                0

Utilization Statistics
#lut                   80   out of  19600    0.41%
#reg                   18   out of  19600    0.09%
#le                    80
  #lut only            62   out of     80   77.50%
  #reg only             0   out of     80    0.00%
  #lut&reg             18   out of     80   22.50%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   46   out of    188   24.47%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 89
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 163, pip num: 941
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 517 valid insts, and 2884 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.361968s wall, 6.062500s user + 0.015625s system = 6.078125s CPU (446.3%)

RUN-1004 : used memory is 371 MB, reserved memory is 357 MB, peak memory is 738 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v
HDL-8007 ERROR: 'src_num' is not declared in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(5)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v
HDL-8007 ERROR: syntax error near 'endcase' in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(9)
HDL-8007 ERROR: Verilog 2000 keyword endcase used in incorrect context in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(9)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(13)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v
HDL-8007 ERROR: procedural assignment to a non-register 'ed_num' is not permitted in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(13)
HDL-8007 ERROR: procedural assignment to a non-register 'ed_num' is not permitted in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(14)
HDL-8007 ERROR: procedural assignment to a non-register 'ed_num' is not permitted in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(15)
HDL-8007 ERROR: procedural assignment to a non-register 'ed_num' is not permitted in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(16)
HDL-8007 ERROR: procedural assignment to a non-register 'ed_num' is not permitted in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(17)
HDL-8007 ERROR: procedural assignment to a non-register 'ed_num' is not permitted in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(18)
HDL-8007 ERROR: procedural assignment to a non-register 'ed_num' is not permitted in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(19)
HDL-8007 ERROR: procedural assignment to a non-register 'ed_num' is not permitted in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(20)
HDL-8007 ERROR: procedural assignment to a non-register 'ed_num' is not permitted in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(21)
HDL-8007 ERROR: procedural assignment to a non-register 'ed_num' is not permitted in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(22)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(27)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v
HDL-8007 ERROR: 'dat' is not declared in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-8007 ERROR: port 'k_dat' is not defined in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(3)
HDL-8007 ERROR: port 'h_dat' is not defined in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(4)
HDL-8007 ERROR: port 'd_dat' is not defined in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(5)
HDL-8007 ERROR: port 'u_dat' is not defined in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(6)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(8)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v
HDL-8007 ERROR: 'dat' is not declared in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(8)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v
HDL-8007 ERROR: 'dat' is not declared in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(8)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v
HDL-8007 ERROR: syntax error near 'end' in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(16)
HDL-8007 ERROR: Verilog 2000 keyword end used in incorrect context in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(16)
HDL-8007 ERROR: ignore module module due to previous errors in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(18)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top data_handling"
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-1200 : Current top model is data_handling
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1016 : Merged 9 instances.
SYN-1011 : Flatten model data_handling
SYN-1014 : Optimize round 1
SYN-1032 : 363/102 useful/useless nets, 230/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 1, 107 better
SYN-1014 : Optimize round 2
SYN-1032 : 291/31 useful/useless nets, 172/0 useful/useless insts
SYN-1019 : Optimized 85 mux instances.
SYN-1016 : Merged 24 instances.
SYN-1015 : Optimize round 2, 141 better
SYN-1014 : Optimize round 3
SYN-1032 : 91/114 useful/useless nets, 58/2 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 3, 35 better
SYN-1014 : Optimize round 4
SYN-1032 : 53/26 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 4, 32 better
SYN-1014 : Optimize round 5
SYN-1032 : 15/25 useful/useless nets, 12/0 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 5, 11 better
SYN-1014 : Optimize round 6
SYN-1032 : 3/7 useful/useless nets, 2/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 6, 2 better
SYN-1014 : Optimize round 7
SYN-1032 : 2/1 useful/useless nets, 1/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 7, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: data_handling***

IO Statistics
#IO                    17
  #input                1
  #output              16
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |data_handling |0      |0      |0      |
+------------------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 17 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19/1 useful/useless nets, 19/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 19/1 useful/useless nets, 19/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 19/1 useful/useless nets, 19/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "data_handling" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 19/0 useful/useless nets, 19/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "data_handling" (AL_USER_NORMAL) with 0/19 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: data_handling***

IO Statistics
#IO                    17
  #input                1
  #output              16
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |data_handling |0     |0     |0     |
+---------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model data_handling
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 19 instances
RUN-1001 : 0 mslices, 0 lslices, 17 pads, 0 brams, 0 dsps
RUN-1001 : There are total 19 nets
RUN-1001 : 18 nets have 2 pins
RUN-1001 : 1 nets have [11 - 20] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 18 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model data_handling.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 36, tnet num: 18, tinst num: 18, tnode num: 36, tedge num: 20.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 7 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 18 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003740s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 19 instances
RUN-1001 : 0 mslices, 0 lslices, 17 pads, 0 brams, 0 dsps
RUN-1001 : There are total 19 nets
RUN-1001 : 18 nets have 2 pins
RUN-1001 : 1 nets have [11 - 20] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027050s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.5%)

PHY-1001 : End global routing;  0.109062s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 5% nets.
PHY-1002 : len = 424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 424
PHY-1001 : End Routed; 0.005831s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.590211s wall, 1.187500s user + 0.437500s system = 1.625000s CPU (102.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.795537s wall, 1.421875s user + 0.437500s system = 1.859375s CPU (103.6%)

RUN-1004 : used memory is 426 MB, reserved memory is 409 MB, peak memory is 740 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: data_handling***

IO Statistics
#IO                    17
  #input                1
  #output              16
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 19
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 19, pip num: 44
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 99 valid insts, and 219 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-8007 ERROR: syntax error near 'endmodule' in ../../rtl/eglm35.v(12)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in ../../rtl/eglm35.v(12)
HDL-1007 : Verilog file '../../rtl/eglm35.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-8007 ERROR: syntax error near 'endmodule' in ../../rtl/eglm35.v(12)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in ../../rtl/eglm35.v(12)
HDL-1007 : Verilog file '../../rtl/eglm35.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-8007 ERROR: syntax error near ',' in ../../rtl/eglm35.v(12)
HDL-8007 ERROR: ignore module module due to previous errors in ../../rtl/eglm35.v(15)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-8007 ERROR: syntax error near ',' in ../../rtl/eglm35.v(12)
HDL-8007 ERROR: syntax error near ',' in ../../rtl/eglm35.v(13)
HDL-8007 ERROR: ignore module module due to previous errors in ../../rtl/eglm35.v(20)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-5007 WARNING: data object 'k_dat' is already declared in ../../rtl/eglm35.v(12)
HDL-1007 : previous declaration of 'k_dat' is from here in ../../rtl/eglm35.v(11)
HDL-5007 WARNING: second declaration of 'k_dat' ignored in ../../rtl/eglm35.v(12)
HDL-5007 WARNING: data object 'k_dat' is already declared in ../../rtl/eglm35.v(13)
HDL-1007 : previous declaration of 'k_dat' is from here in ../../rtl/eglm35.v(11)
HDL-5007 WARNING: second declaration of 'k_dat' ignored in ../../rtl/eglm35.v(13)
HDL-5007 WARNING: data object 'k_dat' is already declared in ../../rtl/eglm35.v(14)
HDL-1007 : previous declaration of 'k_dat' is from here in ../../rtl/eglm35.v(11)
HDL-5007 WARNING: second declaration of 'k_dat' ignored in ../../rtl/eglm35.v(14)
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-5007 WARNING: data object 'k_dat' is already declared in ../../rtl/eglm35.v(16)
HDL-1007 : previous declaration of 'k_dat' is from here in ../../rtl/eglm35.v(11)
HDL-5007 WARNING: second declaration of 'k_dat' ignored in ../../rtl/eglm35.v(16)
HDL-5007 WARNING: data object 'h_dat' is already declared in ../../rtl/eglm35.v(17)
HDL-1007 : previous declaration of 'h_dat' is from here in ../../rtl/eglm35.v(12)
HDL-5007 WARNING: second declaration of 'h_dat' ignored in ../../rtl/eglm35.v(17)
HDL-5007 WARNING: data object 'd_dat' is already declared in ../../rtl/eglm35.v(18)
HDL-1007 : previous declaration of 'd_dat' is from here in ../../rtl/eglm35.v(13)
HDL-5007 WARNING: second declaration of 'd_dat' ignored in ../../rtl/eglm35.v(18)
HDL-5007 WARNING: data object 'u_dat' is already declared in ../../rtl/eglm35.v(19)
HDL-1007 : previous declaration of 'u_dat' is from here in ../../rtl/eglm35.v(14)
HDL-5007 WARNING: second declaration of 'u_dat' ignored in ../../rtl/eglm35.v(19)
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(23)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(53)
HDL-8007 ERROR: net 'd_num[7]' is constantly driven from multiple places in ../../rtl/eglm35.v(41)
HDL-8007 ERROR: another driver from here in ../../rtl/eglm35.v(46)
HDL-1007 : module 'eglm35' remains a black box, due to errors in its contents in ../../rtl/eglm35.v(1)
HDL-8007 ERROR: eglm35 is a black box in ../../rtl/eglm35.v(1)
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(23)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'd_num[7]' does not have a driver in ../../rtl/eglm35.v(18)
HDL-5007 WARNING: net 'u_num[7]' does not have a driver in ../../rtl/eglm35.v(19)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "K_num" in ../../rtl/eglm35.v(54)
SYN-5014 WARNING: the net's pin: pin "k_num[0]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "d_num[0]" in ../../rtl/eglm35.v(18)
SYN-5014 WARNING: the net's pin: pin "d_num[0]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "d_num[1]" in ../../rtl/eglm35.v(18)
SYN-5014 WARNING: the net's pin: pin "d_num[1]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "d_num[2]" in ../../rtl/eglm35.v(18)
SYN-5014 WARNING: the net's pin: pin "d_num[2]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "d_num[3]" in ../../rtl/eglm35.v(18)
SYN-5014 WARNING: the net's pin: pin "d_num[3]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "d_num[4]" in ../../rtl/eglm35.v(18)
SYN-5014 WARNING: the net's pin: pin "d_num[4]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "d_num[5]" in ../../rtl/eglm35.v(18)
SYN-5014 WARNING: the net's pin: pin "d_num[5]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "d_num[6]" in ../../rtl/eglm35.v(18)
SYN-5014 WARNING: the net's pin: pin "d_num[6]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "d_num[7]" in ../../rtl/eglm35.v(18)
SYN-5014 WARNING: the net's pin: pin "d_num[7]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "u_num[0]" in ../../rtl/eglm35.v(19)
SYN-5014 WARNING: the net's pin: pin "u_num[0]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "u_num[1]" in ../../rtl/eglm35.v(19)
SYN-5014 WARNING: the net's pin: pin "u_num[1]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "u_num[2]" in ../../rtl/eglm35.v(19)
SYN-5014 WARNING: the net's pin: pin "u_num[2]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "u_num[3]" in ../../rtl/eglm35.v(19)
SYN-5014 WARNING: the net's pin: pin "u_num[3]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "u_num[4]" in ../../rtl/eglm35.v(19)
SYN-5014 WARNING: the net's pin: pin "u_num[4]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "u_num[5]" in ../../rtl/eglm35.v(19)
SYN-5014 WARNING: the net's pin: pin "u_num[5]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "u_num[6]" in ../../rtl/eglm35.v(19)
SYN-5014 WARNING: the net's pin: pin "u_num[6]" in ../../rtl/eglm35.v(51)
SYN-5013 WARNING: Undriven net: model "eglm35" / net "u_num[7]" in ../../rtl/eglm35.v(19)
SYN-5014 WARNING: the net's pin: pin "u_num[7]" in ../../rtl/eglm35.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 306 instances.
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b0", d: "n0[0]", q: "ed_num[0]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b1", d: "n0[1]", q: "ed_num[1]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b2", d: "n0[2]", q: "ed_num[2]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b3", d: "n0[3]", q: "ed_num[3]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b4", d: "n0[4]", q: "ed_num[4]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b5", d: "n0[5]", q: "ed_num[5]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b6", d: "n0[6]", q: "ed_num[6]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b7", d: "n0[7]", q: "ed_num[7]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 9 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 879/1459 useful/useless nets, 523/714 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 13 distributor mux.
SYN-1016 : Merged 48 instances.
SYN-1015 : Optimize round 1, 2088 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 3 inv instances.
SYN-1032 : 821/42 useful/useless nets, 480/0 useful/useless insts
SYN-1019 : Optimized 216 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 2, 293 better
SYN-1014 : Optimize round 3
SYN-1032 : 360/279 useful/useless nets, 232/5 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1015 : Optimize round 3, 30 better
SYN-1014 : Optimize round 4
SYN-1032 : 326/25 useful/useless nets, 213/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 4, 24 better
SYN-1014 : Optimize round 5
SYN-1032 : 293/25 useful/useless nets, 195/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 24 better
SYN-1014 : Optimize round 6
SYN-1032 : 259/25 useful/useless nets, 176/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 6, 24 better
SYN-1014 : Optimize round 7
SYN-1032 : 225/25 useful/useless nets, 157/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 7, 23 better
SYN-1014 : Optimize round 8
SYN-1032 : 191/24 useful/useless nets, 138/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 8, 17 better
SYN-1014 : Optimize round 9
SYN-1032 : 169/18 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 9, 16 better
SYN-1014 : Optimize round 10
SYN-1032 : 147/17 useful/useless nets, 112/0 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 10, 28 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates           63
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                26
  #FADD                 0
  #DFF                 18
  #LATCH                8
#MACRO_ADD              5
#MACRO_EQ               3
#MACRO_MUX             25

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |37     |26     |8      |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 138/0 useful/useless nets, 113/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 165/0 useful/useless nets, 140/0 useful/useless insts
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 165/0 useful/useless nets, 140/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-1032 : 277/1 useful/useless nets, 252/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 48 (2.23), #lev = 3 (1.02)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 138 instances into 52 LUTs, name keeping = 86%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 194/0 useful/useless nets, 169/0 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     DE_CODE_H/reg0_b1
SYN-1002 :     DE_CODE_H/reg0_b7
SYN-1015 : Optimize round 1, 2 better
SYN-1014 : Optimize round 2
SYN-1032 : 191/0 useful/useless nets, 166/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 42 adder to BLE ...
SYN-4008 : Packed 42 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 50 LUT to BLE ...
SYN-4008 : Packed 50 LUT and 21 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 50/101 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  108   out of  19600    0.55%
#reg                   24   out of  19600    0.12%
#le                   108
  #lut only            84   out of    108   77.78%
  #reg only             0   out of    108    0.00%
  #lut&reg             24   out of    108   22.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |108   |108   |24    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 5 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 71 instances
RUN-1001 : 27 mslices, 27 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 125 nets
RUN-1001 : 98 nets have 2 pins
RUN-1001 : 18 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 69 instances, 54 slices, 5 macros(29 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-6013 WARNING: Cannot find clk pin clk for sr node _al_u64|DE_CODE_H/reg0_b2.sr.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 346, tnet num: 123, tinst num: 69, tnode num: 386, tedge num: 497.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 123 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 22 clock pins, and constraint 40 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.013451s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (116.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 38319.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(148): len = 21808.8, overlap = 0
PHY-3002 : Step(149): len = 17777.4, overlap = 0
PHY-3002 : Step(150): len = 16126.4, overlap = 0
PHY-3002 : Step(151): len = 15457, overlap = 0
PHY-3002 : Step(152): len = 13819.1, overlap = 0
PHY-3002 : Step(153): len = 10654.2, overlap = 0
PHY-3002 : Step(154): len = 9617.8, overlap = 0
PHY-3002 : Step(155): len = 8559, overlap = 0
PHY-3002 : Step(156): len = 7712, overlap = 0
PHY-3002 : Step(157): len = 7307.4, overlap = 0
PHY-3002 : Step(158): len = 6943.1, overlap = 0
PHY-3002 : Step(159): len = 6571.6, overlap = 0
PHY-3002 : Step(160): len = 6340, overlap = 0
PHY-3002 : Step(161): len = 6166.8, overlap = 0
PHY-3002 : Step(162): len = 6155.2, overlap = 0
PHY-3002 : Step(163): len = 5962.7, overlap = 0
PHY-3002 : Step(164): len = 5886.5, overlap = 0
PHY-3002 : Step(165): len = 5908.6, overlap = 0
PHY-3002 : Step(166): len = 5754.9, overlap = 0
PHY-3002 : Step(167): len = 5631.7, overlap = 0
PHY-3002 : Step(168): len = 5631.7, overlap = 0
PHY-3002 : Step(169): len = 5554.6, overlap = 0
PHY-3002 : Step(170): len = 5576, overlap = 0
PHY-3002 : Step(171): len = 5576, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006700s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (233.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(172): len = 5520.2, overlap = 0
PHY-3002 : Step(173): len = 5536.6, overlap = 0
PHY-3002 : Step(174): len = 5536.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00066605
PHY-3002 : Step(175): len = 5530.9, overlap = 1.75
PHY-3002 : Step(176): len = 5541.2, overlap = 1.75
PHY-3002 : Step(177): len = 5504.6, overlap = 1.5
PHY-3002 : Step(178): len = 5479.9, overlap = 1.5
PHY-3002 : Step(179): len = 5478.1, overlap = 1.75
PHY-3002 : Step(180): len = 5474, overlap = 1.75
PHY-3002 : Step(181): len = 5280.4, overlap = 0.5
PHY-3002 : Step(182): len = 5038.9, overlap = 1
PHY-3002 : Step(183): len = 4848.3, overlap = 1
PHY-3002 : Step(184): len = 4784.4, overlap = 1.25
PHY-3002 : Step(185): len = 4808.6, overlap = 1.25
PHY-3002 : Step(186): len = 4815.3, overlap = 0.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0013321
PHY-3002 : Step(187): len = 4780.4, overlap = 1.25
PHY-3002 : Step(188): len = 4764.1, overlap = 1
PHY-3002 : Step(189): len = 4766.6, overlap = 0.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0026642
PHY-3002 : Step(190): len = 4744.8, overlap = 0.5
PHY-3002 : Step(191): len = 4743.7, overlap = 0.5
PHY-3002 : Step(192): len = 4742.2, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.076009s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (164.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(193): len = 5138.5, overlap = 1.5
PHY-3002 : Step(194): len = 4796.2, overlap = 1.25
PHY-3002 : Step(195): len = 4758.5, overlap = 1
PHY-3002 : Step(196): len = 4755.2, overlap = 1
PHY-3002 : Step(197): len = 4692, overlap = 1.25
PHY-3002 : Step(198): len = 4660.5, overlap = 1.5
PHY-3002 : Step(199): len = 4629.1, overlap = 1.5
PHY-3002 : Step(200): len = 4628.1, overlap = 1.5
PHY-3002 : Step(201): len = 4628.1, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00232338
PHY-3002 : Step(202): len = 4622, overlap = 1.5
PHY-3002 : Step(203): len = 4626.5, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009468s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (165.0%)

PHY-3001 : Legalized: Len = 5295.6, Over = 0
PHY-3001 : Final: Len = 5295.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019155s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.6%)

RUN-1003 : finish command "place" in  3.973977s wall, 5.046875s user + 2.218750s system = 7.265625s CPU (182.8%)

RUN-1004 : used memory is 445 MB, reserved memory is 419 MB, peak memory is 740 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 47 to 36
PHY-1001 : Pin misalignment score is improved from 36 to 34
PHY-1001 : Pin misalignment score is improved from 34 to 33
PHY-1001 : Pin misalignment score is improved from 33 to 33
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 71 instances
RUN-1001 : 27 mslices, 27 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 125 nets
RUN-1001 : 98 nets have 2 pins
RUN-1001 : 18 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022134s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.6%)

PHY-1001 : End global routing;  0.109761s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (113.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.002913s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 68% nets.
PHY-1002 : len = 10480, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 10480
PHY-1001 : End Routed; 0.310747s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (135.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.929564s wall, 1.765625s user + 0.359375s system = 2.125000s CPU (110.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.155213s wall, 2.000000s user + 0.375000s system = 2.375000s CPU (110.2%)

RUN-1004 : used memory is 469 MB, reserved memory is 446 MB, peak memory is 798 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  108   out of  19600    0.55%
#reg                   24   out of  19600    0.12%
#le                   108
  #lut only            84   out of    108   77.78%
  #reg only             0   out of    108    0.00%
  #lut&reg             24   out of    108   22.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 71
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 125, pip num: 667
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 269 valid insts, and 2613 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.058122s wall, 3.281250s user + 0.093750s system = 3.375000s CPU (319.0%)

RUN-1004 : used memory is 424 MB, reserved memory is 403 MB, peak memory is 798 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(23)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "K_num" in ../../rtl/eglm35.v(54)
SYN-5014 WARNING: the net's pin: pin "k_num[0]" in ../../rtl/eglm35.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 306 instances.
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b0", d: "n0[0]", q: "ed_num[0]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b1", d: "n0[1]", q: "ed_num[1]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b2", d: "n0[2]", q: "ed_num[2]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b3", d: "n0[3]", q: "ed_num[3]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b4", d: "n0[4]", q: "ed_num[4]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b5", d: "n0[5]", q: "ed_num[5]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b6", d: "n0[6]", q: "ed_num[6]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b7", d: "n0[7]", q: "ed_num[7]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2141/231 useful/useless nets, 1254/17 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 7 distributor mux.
SYN-1016 : Merged 130 instances.
SYN-1015 : Optimize round 1, 309 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 6 inv instances.
SYN-1032 : 1896/104 useful/useless nets, 1099/0 useful/useless insts
SYN-1019 : Optimized 340 mux instances.
SYN-1016 : Merged 50 instances.
SYN-1015 : Optimize round 2, 505 better
SYN-1014 : Optimize round 3
SYN-1032 : 1119/475 useful/useless nets, 679/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 47 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 1017/71 useful/useless nets, 622/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 4, 76 better
SYN-1014 : Optimize round 5
SYN-1032 : 916/71 useful/useless nets, 566/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 5, 75 better
SYN-1014 : Optimize round 6
SYN-1032 : 814/70 useful/useless nets, 509/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 6, 75 better
SYN-1014 : Optimize round 7
SYN-1032 : 712/70 useful/useless nets, 452/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 7, 73 better
SYN-1014 : Optimize round 8
SYN-1032 : 610/68 useful/useless nets, 395/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 8, 65 better
SYN-1014 : Optimize round 9
SYN-1032 : 520/60 useful/useless nets, 344/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 9, 64 better
SYN-1014 : Optimize round 10
SYN-1032 : 430/59 useful/useless nets, 293/0 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 10, 69 better
RUN-1003 : finish command "optimize_rtl" in  2.058206s wall, 2.140625s user + 0.046875s system = 2.187500s CPU (106.3%)

RUN-1004 : used memory is 426 MB, reserved memory is 407 MB, peak memory is 798 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          170
  #and                  7
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 19
  #bufif1               0
  #MX21               102
  #FADD                 0
  #DFF                 18
  #LATCH               24
#MACRO_ADD             22
#MACRO_EQ               3
#MACRO_MUX             49

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |128    |42     |25     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 359/0 useful/useless nets, 262/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 385/0 useful/useless nets, 288/0 useful/useless insts
SYN-2501 : Optimize round 1, 21 better
SYN-2501 : Optimize round 2
SYN-1032 : 385/0 useful/useless nets, 288/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 12 ROM instances
SYN-1032 : 766/9 useful/useless nets, 669/9 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 140 (2.73), #lev = 4 (1.62)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 313 instances into 150 LUTs, name keeping = 88%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 608/0 useful/useless nets, 511/0 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     DE_CODE_H/reg0_b1
SYN-1002 :     DE_CODE_H/reg0_b7
SYN-1015 : Optimize round 1, 2 better
SYN-1014 : Optimize round 2
SYN-1032 : 605/0 useful/useless nets, 508/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 40 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 173 adder to BLE ...
SYN-4008 : Packed 173 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 158 LUT to BLE ...
SYN-4008 : Packed 158 LUT and 35 SEQ to BLE.
SYN-4003 : Packing 4 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (4 nodes)...
SYN-4004 : #1: Packed 4 SEQ (4 nodes)...
SYN-4005 : Packed 4 SEQ with LUT/SLICE
SYN-4006 : 119 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 158/304 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  398   out of  19600    2.03%
#reg                   40   out of  19600    0.20%
#le                   398
  #lut only           358   out of    398   89.95%
  #reg only             0   out of    398    0.00%
  #lut&reg             40   out of    398   10.05%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |398   |398   |40    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.503300s wall, 1.484375s user + 0.109375s system = 1.593750s CPU (106.0%)

RUN-1004 : used memory is 427 MB, reserved memory is 409 MB, peak memory is 798 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 9 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "DE_CODE_D/n1" drive clk pins.
SYN-4024 : Net "DE_CODE_U/n1" drive clk pins.
SYN-4025 : Tag rtl::Net DE_CODE_D/n1 as clock net
SYN-4025 : Tag rtl::Net DE_CODE_U/n1 as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net DE_CODE_D/n1 to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net DE_CODE_U/n1 to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 218 instances
RUN-1001 : 99 mslices, 100 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 402 nets
RUN-1001 : 295 nets have 2 pins
RUN-1001 : 81 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 216 instances, 199 slices, 22 macros(120 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-6013 WARNING: Cannot find clk pin clk for sr node _al_u91|DE_CODE_H/reg0_b2.sr.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1171, tnet num: 400, tinst num: 216, tnode num: 1237, tedge num: 1790.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 400 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 42 clock pins, and constraint 66 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036138s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 97030.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(204): len = 81277.3, overlap = 0
PHY-3002 : Step(205): len = 72800.6, overlap = 0
PHY-3002 : Step(206): len = 67438, overlap = 0
PHY-3002 : Step(207): len = 63936.8, overlap = 0
PHY-3002 : Step(208): len = 60521.4, overlap = 0
PHY-3002 : Step(209): len = 56491.7, overlap = 0
PHY-3002 : Step(210): len = 53523.8, overlap = 0
PHY-3002 : Step(211): len = 49535, overlap = 0
PHY-3002 : Step(212): len = 45560.4, overlap = 0
PHY-3002 : Step(213): len = 42799.9, overlap = 0
PHY-3002 : Step(214): len = 39687, overlap = 0
PHY-3002 : Step(215): len = 35426.4, overlap = 0
PHY-3002 : Step(216): len = 32762.5, overlap = 0
PHY-3002 : Step(217): len = 30366, overlap = 0
PHY-3002 : Step(218): len = 27206.3, overlap = 0
PHY-3002 : Step(219): len = 25344.4, overlap = 0
PHY-3002 : Step(220): len = 23850.6, overlap = 0
PHY-3002 : Step(221): len = 21247, overlap = 0
PHY-3002 : Step(222): len = 19672.7, overlap = 0
PHY-3002 : Step(223): len = 18514.6, overlap = 0
PHY-3002 : Step(224): len = 15964.6, overlap = 0
PHY-3002 : Step(225): len = 14881.3, overlap = 0
PHY-3002 : Step(226): len = 14026.7, overlap = 0
PHY-3002 : Step(227): len = 13645.3, overlap = 0
PHY-3002 : Step(228): len = 13294.6, overlap = 0
PHY-3002 : Step(229): len = 12665.4, overlap = 0
PHY-3002 : Step(230): len = 12071.6, overlap = 0
PHY-3002 : Step(231): len = 11508.6, overlap = 0
PHY-3002 : Step(232): len = 11102.3, overlap = 0
PHY-3002 : Step(233): len = 10913.9, overlap = 0
PHY-3002 : Step(234): len = 10819.1, overlap = 0
PHY-3002 : Step(235): len = 10819.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005275s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(236): len = 10648.7, overlap = 0
PHY-3002 : Step(237): len = 10616.4, overlap = 0
PHY-3002 : Step(238): len = 10551.9, overlap = 0
PHY-3002 : Step(239): len = 10427.7, overlap = 0.5
PHY-3002 : Step(240): len = 10486.9, overlap = 1
PHY-3002 : Step(241): len = 10313.2, overlap = 1
PHY-3002 : Step(242): len = 10102.1, overlap = 1
PHY-3002 : Step(243): len = 9851.7, overlap = 0.75
PHY-3002 : Step(244): len = 9453.4, overlap = 0.75
PHY-3002 : Step(245): len = 9324.2, overlap = 0.75
PHY-3002 : Step(246): len = 9126.6, overlap = 0.75
PHY-3002 : Step(247): len = 9094.1, overlap = 0.75
PHY-3002 : Step(248): len = 9070.1, overlap = 0.75
PHY-3002 : Step(249): len = 9002.1, overlap = 0.75
PHY-3002 : Step(250): len = 8990, overlap = 0.75
PHY-3002 : Step(251): len = 8915.2, overlap = 0.75
PHY-3002 : Step(252): len = 8797.9, overlap = 0.5
PHY-3002 : Step(253): len = 8788.8, overlap = 0.5
PHY-3002 : Step(254): len = 8766.1, overlap = 0.75
PHY-3002 : Step(255): len = 8670.3, overlap = 0.75
PHY-3002 : Step(256): len = 8632.9, overlap = 0.75
PHY-3002 : Step(257): len = 8478, overlap = 1
PHY-3002 : Step(258): len = 8304.1, overlap = 1
PHY-3002 : Step(259): len = 8197.4, overlap = 1
PHY-3002 : Step(260): len = 7969, overlap = 1
PHY-3002 : Step(261): len = 7920.8, overlap = 1
PHY-3002 : Step(262): len = 7872.5, overlap = 2
PHY-3002 : Step(263): len = 7783.7, overlap = 2.5
PHY-3002 : Step(264): len = 7652.7, overlap = 2.75
PHY-3002 : Step(265): len = 7579.8, overlap = 2.75
PHY-3002 : Step(266): len = 7497.2, overlap = 3.25
PHY-3002 : Step(267): len = 7426.9, overlap = 3
PHY-3002 : Step(268): len = 7426.9, overlap = 3
PHY-3002 : Step(269): len = 7393.2, overlap = 3.25
PHY-3002 : Step(270): len = 7371.9, overlap = 3.25
PHY-3002 : Step(271): len = 7371.9, overlap = 3.25
PHY-3002 : Step(272): len = 7343.7, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.02973e-06
PHY-3002 : Step(273): len = 7416.7, overlap = 8.5
PHY-3002 : Step(274): len = 7416.7, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60595e-05
PHY-3002 : Step(275): len = 7389.9, overlap = 9.5
PHY-3002 : Step(276): len = 7398.3, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.21189e-05
PHY-3002 : Step(277): len = 7474.1, overlap = 8
PHY-3002 : Step(278): len = 7518, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058827s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00125117
PHY-3002 : Step(279): len = 12624.2, overlap = 1.5
PHY-3002 : Step(280): len = 12541, overlap = 1.25
PHY-3002 : Step(281): len = 11770.8, overlap = 3
PHY-3002 : Step(282): len = 11090.3, overlap = 5.5
PHY-3002 : Step(283): len = 10682.4, overlap = 6.25
PHY-3002 : Step(284): len = 10511.4, overlap = 6.5
PHY-3002 : Step(285): len = 10421.5, overlap = 6.25
PHY-3002 : Step(286): len = 10384.8, overlap = 7
PHY-3002 : Step(287): len = 10236.1, overlap = 7
PHY-3002 : Step(288): len = 10128.9, overlap = 7.5
PHY-3002 : Step(289): len = 10034.2, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00250234
PHY-3002 : Step(290): len = 10135, overlap = 7
PHY-3002 : Step(291): len = 10159.3, overlap = 6.75
PHY-3002 : Step(292): len = 10120.3, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00500469
PHY-3002 : Step(293): len = 10086.5, overlap = 6.75
PHY-3002 : Step(294): len = 10059.2, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010292s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (151.8%)

PHY-3001 : Legalized: Len = 11581.7, Over = 0
PHY-3001 : Final: Len = 11581.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14432, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 14456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023560s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.3%)

RUN-1003 : finish command "place" in  6.325965s wall, 7.109375s user + 3.546875s system = 10.656250s CPU (168.5%)

RUN-1004 : used memory is 433 MB, reserved memory is 414 MB, peak memory is 798 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 146 to 122
PHY-1001 : Pin misalignment score is improved from 122 to 121
PHY-1001 : Pin misalignment score is improved from 121 to 120
PHY-1001 : Pin misalignment score is improved from 120 to 120
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 218 instances
RUN-1001 : 99 mslices, 100 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 402 nets
RUN-1001 : 295 nets have 2 pins
RUN-1001 : 81 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14432, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 14456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024246s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.4%)

PHY-1001 : End global routing;  0.121185s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (128.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net DE_CODE_D/n1_gclk_net will be merged with clock DE_CODE_D/n1
PHY-1001 : clock net DE_CODE_U/n1_gclk_net will be merged with clock DE_CODE_U/n1
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.230027s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 22192, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22192
PHY-1001 : End Routed; 0.392857s wall, 0.531250s user + 0.062500s system = 0.593750s CPU (151.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net DE_CODE_D/n1_gclk_net will be merged with clock DE_CODE_D/n1
PHY-1001 : clock net DE_CODE_U/n1_gclk_net will be merged with clock DE_CODE_U/n1
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.286827s wall, 2.125000s user + 0.406250s system = 2.531250s CPU (110.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.576592s wall, 2.453125s user + 0.421875s system = 2.875000s CPU (111.6%)

RUN-1004 : used memory is 489 MB, reserved memory is 466 MB, peak memory is 817 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  398   out of  19600    2.03%
#reg                   40   out of  19600    0.20%
#le                   398
  #lut only           358   out of    398   89.95%
  #reg only             0   out of    398    0.00%
  #lut&reg             40   out of    398   10.05%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 218
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 402, pip num: 2175
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 372 valid insts, and 9341 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.716105s wall, 5.703125s user + 0.062500s system = 5.765625s CPU (336.0%)

RUN-1004 : used memory is 490 MB, reserved memory is 467 MB, peak memory is 817 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(23)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "K_num" in ../../rtl/eglm35.v(54)
SYN-5014 WARNING: the net's pin: pin "k_num[0]" in ../../rtl/eglm35.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 306 instances.
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b0", d: "n0[0]", q: "ed_num[0]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b1", d: "n0[1]", q: "ed_num[1]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b2", d: "n0[2]", q: "ed_num[2]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b3", d: "n0[3]", q: "ed_num[3]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b4", d: "n0[4]", q: "ed_num[4]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b5", d: "n0[5]", q: "ed_num[5]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b6", d: "n0[6]", q: "ed_num[6]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b7", d: "n0[7]", q: "ed_num[7]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2141/231 useful/useless nets, 1254/17 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 7 distributor mux.
SYN-1016 : Merged 130 instances.
SYN-1015 : Optimize round 1, 309 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 6 inv instances.
SYN-1032 : 1896/104 useful/useless nets, 1099/0 useful/useless insts
SYN-1019 : Optimized 340 mux instances.
SYN-1016 : Merged 50 instances.
SYN-1015 : Optimize round 2, 505 better
SYN-1014 : Optimize round 3
SYN-1032 : 1119/475 useful/useless nets, 679/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 47 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 1017/71 useful/useless nets, 622/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 4, 76 better
SYN-1014 : Optimize round 5
SYN-1032 : 916/71 useful/useless nets, 566/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 5, 75 better
SYN-1014 : Optimize round 6
SYN-1032 : 814/70 useful/useless nets, 509/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 6, 75 better
SYN-1014 : Optimize round 7
SYN-1032 : 712/70 useful/useless nets, 452/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 7, 73 better
SYN-1014 : Optimize round 8
SYN-1032 : 610/68 useful/useless nets, 395/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 8, 65 better
SYN-1014 : Optimize round 9
SYN-1032 : 520/60 useful/useless nets, 344/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 9, 64 better
SYN-1014 : Optimize round 10
SYN-1032 : 430/59 useful/useless nets, 293/0 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 10, 69 better
RUN-1003 : finish command "optimize_rtl" in  2.158392s wall, 2.343750s user + 0.250000s system = 2.593750s CPU (120.2%)

RUN-1004 : used memory is 451 MB, reserved memory is 424 MB, peak memory is 817 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          170
  #and                  7
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 19
  #bufif1               0
  #MX21               102
  #FADD                 0
  #DFF                 18
  #LATCH               24
#MACRO_ADD             22
#MACRO_EQ               3
#MACRO_MUX             49

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |128    |42     |25     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 359/0 useful/useless nets, 262/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 385/0 useful/useless nets, 288/0 useful/useless insts
SYN-2501 : Optimize round 1, 21 better
SYN-2501 : Optimize round 2
SYN-1032 : 385/0 useful/useless nets, 288/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 12 ROM instances
SYN-1032 : 766/9 useful/useless nets, 669/9 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 140 (2.73), #lev = 4 (1.62)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 313 instances into 150 LUTs, name keeping = 88%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 608/0 useful/useless nets, 511/0 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     DE_CODE_H/reg0_b1
SYN-1002 :     DE_CODE_H/reg0_b7
SYN-1015 : Optimize round 1, 2 better
SYN-1014 : Optimize round 2
SYN-1032 : 605/0 useful/useless nets, 508/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 40 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 173 adder to BLE ...
SYN-4008 : Packed 173 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 158 LUT to BLE ...
SYN-4008 : Packed 158 LUT and 35 SEQ to BLE.
SYN-4003 : Packing 4 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (4 nodes)...
SYN-4004 : #1: Packed 4 SEQ (4 nodes)...
SYN-4005 : Packed 4 SEQ with LUT/SLICE
SYN-4006 : 119 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 158/304 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  398   out of  19600    2.03%
#reg                   40   out of  19600    0.20%
#le                   398
  #lut only           358   out of    398   89.95%
  #reg only             0   out of    398    0.00%
  #lut&reg             40   out of    398   10.05%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |398   |398   |40    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.557996s wall, 1.578125s user + 0.062500s system = 1.640625s CPU (105.3%)

RUN-1004 : used memory is 451 MB, reserved memory is 426 MB, peak memory is 817 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 9 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "DE_CODE_D/n1" drive clk pins.
SYN-4024 : Net "DE_CODE_U/n1" drive clk pins.
SYN-4025 : Tag rtl::Net DE_CODE_D/n1 as clock net
SYN-4025 : Tag rtl::Net DE_CODE_U/n1 as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net DE_CODE_D/n1 to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net DE_CODE_U/n1 to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 218 instances
RUN-1001 : 99 mslices, 100 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 402 nets
RUN-1001 : 295 nets have 2 pins
RUN-1001 : 81 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 216 instances, 199 slices, 22 macros(120 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-6013 WARNING: Cannot find clk pin clk for sr node _al_u91|DE_CODE_H/reg0_b2.sr.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1171, tnet num: 400, tinst num: 216, tnode num: 1237, tedge num: 1790.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 400 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 42 clock pins, and constraint 66 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.035321s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (132.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 96432.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(295): len = 80442.1, overlap = 0
PHY-3002 : Step(296): len = 71900.4, overlap = 0
PHY-3002 : Step(297): len = 66695.9, overlap = 0
PHY-3002 : Step(298): len = 63232.1, overlap = 0
PHY-3002 : Step(299): len = 59813.7, overlap = 0
PHY-3002 : Step(300): len = 56108.8, overlap = 0
PHY-3002 : Step(301): len = 53067.2, overlap = 0
PHY-3002 : Step(302): len = 48438.9, overlap = 0
PHY-3002 : Step(303): len = 45379, overlap = 0
PHY-3002 : Step(304): len = 42814.1, overlap = 0
PHY-3002 : Step(305): len = 37994, overlap = 0
PHY-3002 : Step(306): len = 34828.2, overlap = 0
PHY-3002 : Step(307): len = 32967.4, overlap = 0
PHY-3002 : Step(308): len = 27159, overlap = 0
PHY-3002 : Step(309): len = 25692.3, overlap = 0
PHY-3002 : Step(310): len = 24633.5, overlap = 0
PHY-3002 : Step(311): len = 20615.4, overlap = 0
PHY-3002 : Step(312): len = 19506.9, overlap = 0
PHY-3002 : Step(313): len = 18393.8, overlap = 0
PHY-3002 : Step(314): len = 17080.3, overlap = 0
PHY-3002 : Step(315): len = 15296.1, overlap = 0
PHY-3002 : Step(316): len = 14687.1, overlap = 0
PHY-3002 : Step(317): len = 13993.8, overlap = 0
PHY-3002 : Step(318): len = 13697.3, overlap = 0
PHY-3002 : Step(319): len = 13427.8, overlap = 0
PHY-3002 : Step(320): len = 12794, overlap = 0
PHY-3002 : Step(321): len = 12348.7, overlap = 0
PHY-3002 : Step(322): len = 12094.6, overlap = 0
PHY-3002 : Step(323): len = 11355.5, overlap = 0
PHY-3002 : Step(324): len = 11003, overlap = 0
PHY-3002 : Step(325): len = 10730.5, overlap = 0
PHY-3002 : Step(326): len = 10522.1, overlap = 0
PHY-3002 : Step(327): len = 10430.3, overlap = 0
PHY-3002 : Step(328): len = 10158.7, overlap = 0
PHY-3002 : Step(329): len = 10098.7, overlap = 0
PHY-3002 : Step(330): len = 9835.4, overlap = 0
PHY-3002 : Step(331): len = 9652.3, overlap = 0
PHY-3002 : Step(332): len = 9576.7, overlap = 0
PHY-3002 : Step(333): len = 9372.2, overlap = 0
PHY-3002 : Step(334): len = 9271, overlap = 0
PHY-3002 : Step(335): len = 9271, overlap = 0
PHY-3002 : Step(336): len = 9148, overlap = 0
PHY-3002 : Step(337): len = 9130.6, overlap = 0
PHY-3002 : Step(338): len = 9130.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006114s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(339): len = 9040.5, overlap = 0
PHY-3002 : Step(340): len = 9036.3, overlap = 0
PHY-3002 : Step(341): len = 9010.5, overlap = 0
PHY-3002 : Step(342): len = 8914.7, overlap = 0
PHY-3002 : Step(343): len = 8765.8, overlap = 0
PHY-3002 : Step(344): len = 8640.2, overlap = 0
PHY-3002 : Step(345): len = 8620.5, overlap = 0
PHY-3002 : Step(346): len = 8510.2, overlap = 0
PHY-3002 : Step(347): len = 8390.2, overlap = 0
PHY-3002 : Step(348): len = 8319.7, overlap = 0
PHY-3002 : Step(349): len = 8016.6, overlap = 0
PHY-3002 : Step(350): len = 7867.3, overlap = 0
PHY-3002 : Step(351): len = 7680.5, overlap = 0
PHY-3002 : Step(352): len = 7660.5, overlap = 0
PHY-3002 : Step(353): len = 7568.3, overlap = 0
PHY-3002 : Step(354): len = 7558.9, overlap = 0
PHY-3002 : Step(355): len = 7455.1, overlap = 0
PHY-3002 : Step(356): len = 7418.3, overlap = 0
PHY-3002 : Step(357): len = 7339.5, overlap = 0
PHY-3002 : Step(358): len = 7331.2, overlap = 0
PHY-3002 : Step(359): len = 7255.6, overlap = 0
PHY-3002 : Step(360): len = 7219.4, overlap = 0
PHY-3002 : Step(361): len = 7112.8, overlap = 0
PHY-3002 : Step(362): len = 7045.6, overlap = 0.5
PHY-3002 : Step(363): len = 7023.9, overlap = 0.5
PHY-3002 : Step(364): len = 7034.6, overlap = 1
PHY-3002 : Step(365): len = 7050.8, overlap = 1
PHY-3002 : Step(366): len = 7006.5, overlap = 1.5
PHY-3002 : Step(367): len = 6968.6, overlap = 1.25
PHY-3002 : Step(368): len = 6932.7, overlap = 1.25
PHY-3002 : Step(369): len = 6913.8, overlap = 1.5
PHY-3002 : Step(370): len = 6813.8, overlap = 1.5
PHY-3002 : Step(371): len = 6779.5, overlap = 1.5
PHY-3002 : Step(372): len = 6717.6, overlap = 1.5
PHY-3002 : Step(373): len = 6693.4, overlap = 1.5
PHY-3002 : Step(374): len = 6656.2, overlap = 2.75
PHY-3002 : Step(375): len = 6557.7, overlap = 3.75
PHY-3002 : Step(376): len = 6496.9, overlap = 4.25
PHY-3002 : Step(377): len = 6493, overlap = 4
PHY-3002 : Step(378): len = 6453.6, overlap = 4
PHY-3002 : Step(379): len = 6441.6, overlap = 4.25
PHY-3002 : Step(380): len = 6362, overlap = 4.5
PHY-3002 : Step(381): len = 6362, overlap = 4.5
PHY-3002 : Step(382): len = 6338, overlap = 4.75
PHY-3002 : Step(383): len = 6341, overlap = 4.75
PHY-3002 : Step(384): len = 6341, overlap = 4.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.9785e-06
PHY-3002 : Step(385): len = 6338.9, overlap = 10
PHY-3002 : Step(386): len = 6338.9, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.7957e-05
PHY-3002 : Step(387): len = 6395.6, overlap = 9
PHY-3002 : Step(388): len = 6442.4, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.5914e-05
PHY-3002 : Step(389): len = 6455.7, overlap = 8.25
PHY-3002 : Step(390): len = 6491.3, overlap = 8.25
PHY-3002 : Step(391): len = 6811, overlap = 8.25
PHY-3002 : Step(392): len = 7329.7, overlap = 8
PHY-3002 : Step(393): len = 7304.7, overlap = 7.75
PHY-3002 : Step(394): len = 7266.7, overlap = 7.25
PHY-3002 : Step(395): len = 7264.7, overlap = 7
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.1828e-05
PHY-3002 : Step(396): len = 7220.5, overlap = 6.75
PHY-3002 : Step(397): len = 7247.2, overlap = 6.5
PHY-3002 : Step(398): len = 7281.2, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000143656
PHY-3002 : Step(399): len = 7377.5, overlap = 5.25
PHY-3002 : Step(400): len = 7436.7, overlap = 5.25
PHY-3002 : Step(401): len = 7978.5, overlap = 6
PHY-3002 : Step(402): len = 8067.6, overlap = 5.5
PHY-3002 : Step(403): len = 8130.3, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.072385s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (172.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(404): len = 10923.6, overlap = 1.25
PHY-3002 : Step(405): len = 9882.2, overlap = 3
PHY-3002 : Step(406): len = 8666.8, overlap = 7.25
PHY-3002 : Step(407): len = 8313.6, overlap = 8.75
PHY-3002 : Step(408): len = 8155.5, overlap = 9.25
PHY-3002 : Step(409): len = 8064.6, overlap = 10
PHY-3002 : Step(410): len = 7894.1, overlap = 10.5
PHY-3002 : Step(411): len = 7860.7, overlap = 10.25
PHY-3002 : Step(412): len = 7853, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.75297e-05
PHY-3002 : Step(413): len = 7824, overlap = 10.5
PHY-3002 : Step(414): len = 7824, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000115059
PHY-3002 : Step(415): len = 7830.7, overlap = 10.5
PHY-3002 : Step(416): len = 7830.7, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010538s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (148.3%)

PHY-3001 : Legalized: Len = 9933.7, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 9925.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13072, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 13112, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 13096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031906s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (97.9%)

RUN-1003 : finish command "place" in  8.512818s wall, 10.078125s user + 4.015625s system = 14.093750s CPU (165.6%)

RUN-1004 : used memory is 456 MB, reserved memory is 432 MB, peak memory is 817 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 151 to 124
PHY-1001 : Pin misalignment score is improved from 124 to 123
PHY-1001 : Pin misalignment score is improved from 123 to 123
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 218 instances
RUN-1001 : 99 mslices, 100 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 402 nets
RUN-1001 : 295 nets have 2 pins
RUN-1001 : 81 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13072, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 13112, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 13096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029758s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (210.0%)

PHY-1001 : End global routing;  0.128086s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (122.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net DE_CODE_D/n1_gclk_net will be merged with clock DE_CODE_D/n1
PHY-1001 : clock net DE_CODE_U/n1_gclk_net will be merged with clock DE_CODE_U/n1
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.350969s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (102.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 20104, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20104
PHY-1001 : End Routed; 0.276309s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (197.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net DE_CODE_D/n1_gclk_net will be merged with clock DE_CODE_D/n1
PHY-1001 : clock net DE_CODE_U/n1_gclk_net will be merged with clock DE_CODE_U/n1
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.298109s wall, 2.265625s user + 0.328125s system = 2.593750s CPU (112.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.593109s wall, 2.578125s user + 0.359375s system = 2.937500s CPU (113.3%)

RUN-1004 : used memory is 512 MB, reserved memory is 486 MB, peak memory is 834 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  398   out of  19600    2.03%
#reg                   40   out of  19600    0.20%
#le                   398
  #lut only           358   out of    398   89.95%
  #reg only             0   out of    398    0.00%
  #lut&reg             40   out of    398   10.05%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 218
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 402, pip num: 2117
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 289 valid insts, and 9238 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.772874s wall, 4.796875s user + 0.125000s system = 4.921875s CPU (277.6%)

RUN-1004 : used memory is 513 MB, reserved memory is 486 MB, peak memory is 834 MB
RUN-1002 : start command "download -bit ..\..\..\SparkRoad_demo_examples\3_Seg_4bit\seg_4.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../SparkRoad_demo_examples/3_Seg_4bit/seg_4.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../SparkRoad_demo_examples/3_Seg_4bit/seg_4.bit" in  1.586105s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (99.5%)

RUN-1004 : used memory is 579 MB, reserved memory is 552 MB, peak memory is 834 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.711956s wall, 0.500000s user + 0.265625s system = 0.765625s CPU (11.4%)

RUN-1004 : used memory is 608 MB, reserved memory is 584 MB, peak memory is 834 MB
RUN-1003 : finish command "download -bit ..\..\..\SparkRoad_demo_examples\3_Seg_4bit\seg_4.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.903635s wall, 2.187500s user + 0.312500s system = 2.500000s CPU (28.1%)

RUN-1004 : used memory is 530 MB, reserved memory is 503 MB, peak memory is 834 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(23)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "K_num" in ../../rtl/eglm35.v(54)
SYN-5014 WARNING: the net's pin: pin "k_num[0]" in ../../rtl/eglm35.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 306 instances.
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b0", d: "n0[0]", q: "ed_num[0]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b1", d: "n0[1]", q: "ed_num[1]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b2", d: "n0[2]", q: "ed_num[2]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b3", d: "n0[3]", q: "ed_num[3]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b4", d: "n0[4]", q: "ed_num[4]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b5", d: "n0[5]", q: "ed_num[5]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b6", d: "n0[6]", q: "ed_num[6]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-5015 WARNING: Found latch in "de_code", name: "reg0_b7", d: "n0[7]", q: "ed_num[7]" // D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(24)
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2141/231 useful/useless nets, 1254/17 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 7 distributor mux.
SYN-1016 : Merged 130 instances.
SYN-1015 : Optimize round 1, 309 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 6 inv instances.
SYN-1032 : 1896/104 useful/useless nets, 1099/0 useful/useless insts
SYN-1019 : Optimized 340 mux instances.
SYN-1016 : Merged 50 instances.
SYN-1015 : Optimize round 2, 505 better
SYN-1014 : Optimize round 3
SYN-1032 : 1119/475 useful/useless nets, 679/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 47 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 1017/71 useful/useless nets, 622/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 4, 76 better
SYN-1014 : Optimize round 5
SYN-1032 : 916/71 useful/useless nets, 566/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 5, 75 better
SYN-1014 : Optimize round 6
SYN-1032 : 814/70 useful/useless nets, 509/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 6, 75 better
SYN-1014 : Optimize round 7
SYN-1032 : 712/70 useful/useless nets, 452/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 7, 73 better
SYN-1014 : Optimize round 8
SYN-1032 : 610/68 useful/useless nets, 395/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 8, 65 better
SYN-1014 : Optimize round 9
SYN-1032 : 520/60 useful/useless nets, 344/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 9, 64 better
SYN-1014 : Optimize round 10
SYN-1032 : 430/59 useful/useless nets, 293/0 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 10, 69 better
RUN-1003 : finish command "optimize_rtl" in  1.585275s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (104.5%)

RUN-1004 : used memory is 356 MB, reserved memory is 315 MB, peak memory is 834 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          170
  #and                  7
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 19
  #bufif1               0
  #MX21               102
  #FADD                 0
  #DFF                 18
  #LATCH               24
#MACRO_ADD             22
#MACRO_EQ               3
#MACRO_MUX             49

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |128    |42     |25     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 359/0 useful/useless nets, 262/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 385/0 useful/useless nets, 288/0 useful/useless insts
SYN-2501 : Optimize round 1, 21 better
SYN-2501 : Optimize round 2
SYN-1032 : 385/0 useful/useless nets, 288/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 12 ROM instances
SYN-1032 : 766/9 useful/useless nets, 669/9 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 140 (2.73), #lev = 4 (1.62)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 313 instances into 150 LUTs, name keeping = 88%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 608/0 useful/useless nets, 511/0 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     DE_CODE_H/reg0_b1
SYN-1002 :     DE_CODE_H/reg0_b7
SYN-1015 : Optimize round 1, 2 better
SYN-1014 : Optimize round 2
SYN-1032 : 605/0 useful/useless nets, 508/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 40 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 173 adder to BLE ...
SYN-4008 : Packed 173 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 158 LUT to BLE ...
SYN-4008 : Packed 158 LUT and 35 SEQ to BLE.
SYN-4003 : Packing 4 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (4 nodes)...
SYN-4004 : #1: Packed 4 SEQ (4 nodes)...
SYN-4005 : Packed 4 SEQ with LUT/SLICE
SYN-4006 : 119 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 158/304 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  398   out of  19600    2.03%
#reg                   40   out of  19600    0.20%
#le                   398
  #lut only           358   out of    398   89.95%
  #reg only             0   out of    398    0.00%
  #lut&reg             40   out of    398   10.05%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |398   |398   |40    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.117884s wall, 1.125000s user + 0.093750s system = 1.218750s CPU (109.0%)

RUN-1004 : used memory is 359 MB, reserved memory is 321 MB, peak memory is 834 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 9 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "DE_CODE_D/n1" drive clk pins.
SYN-4024 : Net "DE_CODE_U/n1" drive clk pins.
SYN-4025 : Tag rtl::Net DE_CODE_D/n1 as clock net
SYN-4025 : Tag rtl::Net DE_CODE_U/n1 as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net DE_CODE_D/n1 to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net DE_CODE_U/n1 to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 218 instances
RUN-1001 : 99 mslices, 100 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 402 nets
RUN-1001 : 295 nets have 2 pins
RUN-1001 : 81 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 216 instances, 199 slices, 22 macros(120 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-6013 WARNING: Cannot find clk pin clk for sr node _al_u91|DE_CODE_H/reg0_b2.sr.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1171, tnet num: 400, tinst num: 216, tnode num: 1237, tedge num: 1790.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 400 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 42 clock pins, and constraint 66 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025084s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (186.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 104337
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(417): len = 89859.4, overlap = 0
PHY-3002 : Step(418): len = 77662, overlap = 0
PHY-3002 : Step(419): len = 72187.3, overlap = 0
PHY-3002 : Step(420): len = 69756.5, overlap = 0
PHY-3002 : Step(421): len = 67012.5, overlap = 0
PHY-3002 : Step(422): len = 62596.6, overlap = 0
PHY-3002 : Step(423): len = 58242.8, overlap = 0
PHY-3002 : Step(424): len = 55606, overlap = 0
PHY-3002 : Step(425): len = 52396.6, overlap = 0
PHY-3002 : Step(426): len = 47367.2, overlap = 0
PHY-3002 : Step(427): len = 44117.8, overlap = 0
PHY-3002 : Step(428): len = 41570.2, overlap = 0
PHY-3002 : Step(429): len = 37272.7, overlap = 0
PHY-3002 : Step(430): len = 31965.2, overlap = 0
PHY-3002 : Step(431): len = 30196.1, overlap = 0
PHY-3002 : Step(432): len = 27503.8, overlap = 0
PHY-3002 : Step(433): len = 22984.7, overlap = 0
PHY-3002 : Step(434): len = 22072.1, overlap = 0
PHY-3002 : Step(435): len = 20131.1, overlap = 0
PHY-3002 : Step(436): len = 17737.2, overlap = 0
PHY-3002 : Step(437): len = 16654.9, overlap = 0
PHY-3002 : Step(438): len = 15932.5, overlap = 0
PHY-3002 : Step(439): len = 15108.1, overlap = 0
PHY-3002 : Step(440): len = 14669, overlap = 0
PHY-3002 : Step(441): len = 14008.2, overlap = 0
PHY-3002 : Step(442): len = 13485.4, overlap = 0
PHY-3002 : Step(443): len = 12896.9, overlap = 0
PHY-3002 : Step(444): len = 12396.5, overlap = 0
PHY-3002 : Step(445): len = 11902.3, overlap = 0
PHY-3002 : Step(446): len = 11524.5, overlap = 0
PHY-3002 : Step(447): len = 10845.2, overlap = 0
PHY-3002 : Step(448): len = 10527.9, overlap = 0
PHY-3002 : Step(449): len = 10256.8, overlap = 0
PHY-3002 : Step(450): len = 9983.8, overlap = 0
PHY-3002 : Step(451): len = 9696.5, overlap = 0
PHY-3002 : Step(452): len = 9490.7, overlap = 0
PHY-3002 : Step(453): len = 9317.8, overlap = 0
PHY-3002 : Step(454): len = 9267.8, overlap = 0
PHY-3002 : Step(455): len = 9141.3, overlap = 0
PHY-3002 : Step(456): len = 9115, overlap = 0
PHY-3002 : Step(457): len = 9126.7, overlap = 0
PHY-3002 : Step(458): len = 9030.4, overlap = 0
PHY-3002 : Step(459): len = 8920.8, overlap = 0
PHY-3002 : Step(460): len = 8802.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004425s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(461): len = 8689.5, overlap = 0.5
PHY-3002 : Step(462): len = 8685.6, overlap = 0.5
PHY-3002 : Step(463): len = 8676.3, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.82228e-05
PHY-3002 : Step(464): len = 8638.4, overlap = 8
PHY-3002 : Step(465): len = 8653.4, overlap = 7.25
PHY-3002 : Step(466): len = 8662.3, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.64455e-05
PHY-3002 : Step(467): len = 8655.1, overlap = 7
PHY-3002 : Step(468): len = 8724, overlap = 6.5
PHY-3002 : Step(469): len = 9054.8, overlap = 5.5
PHY-3002 : Step(470): len = 9207.1, overlap = 5
PHY-3002 : Step(471): len = 9108.1, overlap = 5
PHY-3002 : Step(472): len = 9106.1, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000112891
PHY-3002 : Step(473): len = 9140.9, overlap = 4
PHY-3002 : Step(474): len = 9204.7, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029328s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (159.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00376407
PHY-3002 : Step(475): len = 12397.6, overlap = 1
PHY-3002 : Step(476): len = 11921.7, overlap = 1.25
PHY-3002 : Step(477): len = 11565.2, overlap = 1.5
PHY-3002 : Step(478): len = 11031.6, overlap = 3.25
PHY-3002 : Step(479): len = 10913.9, overlap = 3.75
PHY-3002 : Step(480): len = 10812.5, overlap = 4
PHY-3002 : Step(481): len = 10690, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00752813
PHY-3002 : Step(482): len = 10687.1, overlap = 4.75
PHY-3002 : Step(483): len = 10630.4, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0150563
PHY-3002 : Step(484): len = 10623.6, overlap = 4.75
PHY-3002 : Step(485): len = 10623.6, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006287s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 11946.9, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 11986.9, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14912, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 14928, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020871s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.9%)

RUN-1003 : finish command "place" in  2.304047s wall, 3.437500s user + 1.234375s system = 4.671875s CPU (202.8%)

RUN-1004 : used memory is 369 MB, reserved memory is 332 MB, peak memory is 834 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 161 to 128
PHY-1001 : Pin misalignment score is improved from 128 to 126
PHY-1001 : Pin misalignment score is improved from 126 to 125
PHY-1001 : Pin misalignment score is improved from 125 to 125
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 218 instances
RUN-1001 : 99 mslices, 100 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 402 nets
RUN-1001 : 295 nets have 2 pins
RUN-1001 : 81 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14912, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 14928, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019540s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.0%)

PHY-1001 : End global routing;  0.095974s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (114.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net DE_CODE_D/n1_gclk_net will be merged with clock DE_CODE_D/n1
PHY-1001 : clock net DE_CODE_U/n1_gclk_net will be merged with clock DE_CODE_U/n1
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.284859s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (109.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 24800, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 24800
PHY-1001 : End Routed; 0.355438s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (167.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net DE_CODE_D/n1_gclk_net will be merged with clock DE_CODE_D/n1
PHY-1001 : clock net DE_CODE_U/n1_gclk_net will be merged with clock DE_CODE_U/n1
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.029730s wall, 6.218750s user + 0.312500s system = 6.531250s CPU (108.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.258178s wall, 6.500000s user + 0.328125s system = 6.828125s CPU (109.1%)

RUN-1004 : used memory is 558 MB, reserved memory is 525 MB, peak memory is 882 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  398   out of  19600    2.03%
#reg                   40   out of  19600    0.20%
#le                   398
  #lut only           358   out of    398   89.95%
  #reg only             0   out of    398    0.00%
  #lut&reg             40   out of    398   10.05%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 218
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 402, pip num: 2235
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 386 valid insts, and 9473 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.416727s wall, 5.421875s user + 0.500000s system = 5.921875s CPU (418.0%)

RUN-1004 : used memory is 561 MB, reserved memory is 528 MB, peak memory is 882 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.572224s wall, 1.593750s user + 0.078125s system = 1.671875s CPU (106.3%)

RUN-1004 : used memory is 614 MB, reserved memory is 584 MB, peak memory is 882 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.699037s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (1.6%)

RUN-1004 : used memory is 643 MB, reserved memory is 614 MB, peak memory is 882 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.877535s wall, 1.796875s user + 0.125000s system = 1.921875s CPU (21.6%)

RUN-1004 : used memory is 567 MB, reserved memory is 535 MB, peak memory is 882 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(23)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "K_num" in ../../rtl/eglm35.v(54)
SYN-5014 WARNING: the net's pin: pin "k_num[0]" in ../../rtl/eglm35.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 306 instances.
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2113/222 useful/useless nets, 1226/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1020 : Optimized 5 distributor mux.
SYN-1016 : Merged 131 instances.
SYN-1015 : Optimize round 1, 290 better
SYN-1014 : Optimize round 2
SYN-1032 : 1862/95 useful/useless nets, 1065/0 useful/useless insts
SYN-1019 : Optimized 340 mux instances.
SYN-1016 : Merged 50 instances.
SYN-1015 : Optimize round 2, 499 better
SYN-1014 : Optimize round 3
SYN-1032 : 1085/475 useful/useless nets, 645/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 47 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 983/71 useful/useless nets, 588/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 4, 76 better
SYN-1014 : Optimize round 5
SYN-1032 : 882/71 useful/useless nets, 532/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 5, 75 better
SYN-1014 : Optimize round 6
SYN-1032 : 780/70 useful/useless nets, 475/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 6, 75 better
SYN-1014 : Optimize round 7
SYN-1032 : 678/70 useful/useless nets, 418/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 7, 73 better
SYN-1014 : Optimize round 8
SYN-1032 : 576/68 useful/useless nets, 361/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 8, 65 better
SYN-1014 : Optimize round 9
SYN-1032 : 486/60 useful/useless nets, 310/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 9, 64 better
SYN-1014 : Optimize round 10
SYN-1032 : 396/59 useful/useless nets, 259/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 67 better
RUN-1003 : finish command "optimize_rtl" in  1.573853s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (102.3%)

RUN-1004 : used memory is 547 MB, reserved memory is 517 MB, peak memory is 882 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          145
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 18
  #bufif1               0
  #MX21               104
  #FADD                 0
  #DFF                 18
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               3
#MACRO_MUX             45

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |127    |18     |25     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 329/0 useful/useless nets, 232/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 354/0 useful/useless nets, 257/0 useful/useless insts
SYN-2501 : Optimize round 1, 22 better
SYN-2501 : Optimize round 2
SYN-1032 : 354/0 useful/useless nets, 257/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 14 ROM instances
SYN-1032 : 671/9 useful/useless nets, 574/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 130 (2.79), #lev = 3 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 240 instances into 136 LUTs, name keeping = 91%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 574/0 useful/useless nets, 477/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 18 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 173 adder to BLE ...
SYN-4008 : Packed 173 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 150 LUT to BLE ...
SYN-4008 : Packed 150 LUT and 18 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 132 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 150/295 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |390   |390   |18    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.001600s wall, 0.968750s user + 0.062500s system = 1.031250s CPU (103.0%)

RUN-1004 : used memory is 547 MB, reserved memory is 517 MB, peak memory is 882 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 210 instances, 195 slices, 22 macros(120 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1128, tnet num: 382, tinst num: 210, tnode num: 1168, tedge num: 1733.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 382 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 22 clock pins, and constraint 40 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023724s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (263.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 101631
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(486): len = 87833.3, overlap = 0
PHY-3002 : Step(487): len = 79790.6, overlap = 0
PHY-3002 : Step(488): len = 74272.2, overlap = 0
PHY-3002 : Step(489): len = 70704.2, overlap = 0
PHY-3002 : Step(490): len = 67922.8, overlap = 0
PHY-3002 : Step(491): len = 63456, overlap = 0
PHY-3002 : Step(492): len = 55366, overlap = 0
PHY-3002 : Step(493): len = 51868.6, overlap = 0
PHY-3002 : Step(494): len = 49899.5, overlap = 0
PHY-3002 : Step(495): len = 41895.4, overlap = 0
PHY-3002 : Step(496): len = 37565.9, overlap = 0
PHY-3002 : Step(497): len = 35989.2, overlap = 0
PHY-3002 : Step(498): len = 32744.6, overlap = 0
PHY-3002 : Step(499): len = 28176.7, overlap = 0
PHY-3002 : Step(500): len = 26377.5, overlap = 0
PHY-3002 : Step(501): len = 24328, overlap = 0
PHY-3002 : Step(502): len = 22224.7, overlap = 0
PHY-3002 : Step(503): len = 17059.1, overlap = 0
PHY-3002 : Step(504): len = 16472.1, overlap = 0
PHY-3002 : Step(505): len = 15297.1, overlap = 0
PHY-3002 : Step(506): len = 14187.3, overlap = 0
PHY-3002 : Step(507): len = 13635.7, overlap = 0
PHY-3002 : Step(508): len = 13282.5, overlap = 0
PHY-3002 : Step(509): len = 12583, overlap = 0
PHY-3002 : Step(510): len = 12406, overlap = 0
PHY-3002 : Step(511): len = 11908.7, overlap = 0
PHY-3002 : Step(512): len = 11534.6, overlap = 0
PHY-3002 : Step(513): len = 11160.3, overlap = 0
PHY-3002 : Step(514): len = 10897.5, overlap = 0
PHY-3002 : Step(515): len = 10616.5, overlap = 0
PHY-3002 : Step(516): len = 10572.9, overlap = 0
PHY-3002 : Step(517): len = 9810, overlap = 0
PHY-3002 : Step(518): len = 9577.6, overlap = 0
PHY-3002 : Step(519): len = 9144.4, overlap = 0
PHY-3002 : Step(520): len = 8956.3, overlap = 0
PHY-3002 : Step(521): len = 8956.3, overlap = 0
PHY-3002 : Step(522): len = 8855.9, overlap = 0
PHY-3002 : Step(523): len = 8855.9, overlap = 0
PHY-3002 : Step(524): len = 8799, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003914s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(525): len = 8738.2, overlap = 0
PHY-3002 : Step(526): len = 8735.7, overlap = 0
PHY-3002 : Step(527): len = 8228.6, overlap = 0.5
PHY-3002 : Step(528): len = 8215.2, overlap = 0.5
PHY-3002 : Step(529): len = 8052.2, overlap = 0.5
PHY-3002 : Step(530): len = 8044.6, overlap = 0.5
PHY-3002 : Step(531): len = 8035.5, overlap = 0.5
PHY-3002 : Step(532): len = 7948.8, overlap = 0.5
PHY-3002 : Step(533): len = 7736.4, overlap = 0.75
PHY-3002 : Step(534): len = 7632, overlap = 0.75
PHY-3002 : Step(535): len = 7486.8, overlap = 0.75
PHY-3002 : Step(536): len = 7443.4, overlap = 0.75
PHY-3002 : Step(537): len = 7390.4, overlap = 0.75
PHY-3002 : Step(538): len = 7386.1, overlap = 0.75
PHY-3002 : Step(539): len = 7300.7, overlap = 0.75
PHY-3002 : Step(540): len = 7245, overlap = 0.75
PHY-3002 : Step(541): len = 7239.3, overlap = 0.75
PHY-3002 : Step(542): len = 7235.8, overlap = 0.75
PHY-3002 : Step(543): len = 7275.3, overlap = 0.75
PHY-3002 : Step(544): len = 7208.3, overlap = 0.75
PHY-3002 : Step(545): len = 7179.8, overlap = 0.75
PHY-3002 : Step(546): len = 7120.9, overlap = 0.75
PHY-3002 : Step(547): len = 7072.3, overlap = 0.75
PHY-3002 : Step(548): len = 7011.6, overlap = 2.5
PHY-3002 : Step(549): len = 6995.9, overlap = 2.5
PHY-3002 : Step(550): len = 6948.8, overlap = 2.5
PHY-3002 : Step(551): len = 6943.9, overlap = 2.5
PHY-3002 : Step(552): len = 6878.4, overlap = 1.75
PHY-3002 : Step(553): len = 6775.8, overlap = 1.75
PHY-3002 : Step(554): len = 6682.2, overlap = 1.75
PHY-3002 : Step(555): len = 6669.4, overlap = 0.75
PHY-3002 : Step(556): len = 6634.2, overlap = 1.25
PHY-3002 : Step(557): len = 6602.7, overlap = 1.25
PHY-3002 : Step(558): len = 6602.7, overlap = 1.25
PHY-3002 : Step(559): len = 6574, overlap = 1.25
PHY-3002 : Step(560): len = 6570.7, overlap = 1.25
PHY-3002 : Step(561): len = 6570.7, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.24316e-05
PHY-3002 : Step(562): len = 6571.6, overlap = 6.75
PHY-3002 : Step(563): len = 6580.2, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.48632e-05
PHY-3002 : Step(564): len = 6608.4, overlap = 6
PHY-3002 : Step(565): len = 6630.8, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43534e-05
PHY-3002 : Step(566): len = 6736.1, overlap = 5
PHY-3002 : Step(567): len = 7007.1, overlap = 4.25
PHY-3002 : Step(568): len = 7912.8, overlap = 5
PHY-3002 : Step(569): len = 7795.2, overlap = 5
PHY-3002 : Step(570): len = 7781.3, overlap = 5
PHY-3002 : Step(571): len = 7544.4, overlap = 5.25
PHY-3002 : Step(572): len = 7441.5, overlap = 5.25
PHY-3002 : Step(573): len = 7365.2, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.87068e-05
PHY-3002 : Step(574): len = 7671.6, overlap = 5.5
PHY-3002 : Step(575): len = 7758.3, overlap = 5.75
PHY-3002 : Step(576): len = 7806.7, overlap = 5.5
PHY-3002 : Step(577): len = 7837, overlap = 5.25
PHY-3002 : Step(578): len = 7867.3, overlap = 5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000177414
PHY-3002 : Step(579): len = 7928.7, overlap = 5
PHY-3002 : Step(580): len = 7969.7, overlap = 4.75
PHY-3002 : Step(581): len = 8048.1, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038410s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00403691
PHY-3002 : Step(582): len = 11368.4, overlap = 1.5
PHY-3002 : Step(583): len = 10783.6, overlap = 2.5
PHY-3002 : Step(584): len = 10243.8, overlap = 3.25
PHY-3002 : Step(585): len = 9951.9, overlap = 4.75
PHY-3002 : Step(586): len = 9700, overlap = 5.5
PHY-3002 : Step(587): len = 9608.4, overlap = 5.5
PHY-3002 : Step(588): len = 9557.7, overlap = 5.5
PHY-3002 : Step(589): len = 9454.1, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00535069
PHY-3002 : Step(590): len = 9478.5, overlap = 5.75
PHY-3002 : Step(591): len = 9417.4, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0107014
PHY-3002 : Step(592): len = 9416.8, overlap = 5.75
PHY-3002 : Step(593): len = 9437.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006341s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10811.4, Over = 0
PHY-3001 : Final: Len = 10811.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020716s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.4%)

RUN-1003 : finish command "place" in  3.578889s wall, 4.781250s user + 1.687500s system = 6.468750s CPU (180.7%)

RUN-1004 : used memory is 548 MB, reserved memory is 517 MB, peak memory is 882 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 151 to 129
PHY-1001 : Pin misalignment score is improved from 129 to 123
PHY-1001 : Pin misalignment score is improved from 123 to 121
PHY-1001 : Pin misalignment score is improved from 121 to 121
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020352s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (153.5%)

PHY-1001 : End global routing;  0.097262s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (112.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.002777s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 20992, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.232090s wall, 0.421875s user + 0.078125s system = 0.500000s CPU (215.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20992, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20992
PHY-1001 : End DR Iter 1; 0.005717s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.531459s wall, 1.468750s user + 0.359375s system = 1.828125s CPU (119.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.759746s wall, 1.734375s user + 0.359375s system = 2.093750s CPU (119.0%)

RUN-1004 : used memory is 548 MB, reserved memory is 514 MB, peak memory is 887 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 212
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 384, pip num: 2147
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 304 valid insts, and 9203 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.491631s wall, 4.203125s user + 0.078125s system = 4.281250s CPU (287.0%)

RUN-1004 : used memory is 550 MB, reserved memory is 516 MB, peak memory is 887 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file eglm35_tb.v
HDL-1007 : analyze verilog file eglm35_tb.v
HDL-1007 : analyze verilog file eglm35_tb.v
HDL-1007 : analyze verilog file eglm35_tb.v
HDL-1007 : analyze verilog file eglm35_tb.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file eglm35_tb.v
RUN-1002 : start command "elaborate -top eglm35_tb"
HDL-1007 : elaborate module eglm35_tb in eglm35_tb.v(3)
HDL-5007 WARNING: system task 'stop' ignored for synthesis in eglm35_tb.v(28)
HDL-5007 WARNING: using initial value of 'rst_n' since it is never assigned in eglm35_tb.v(29)
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(23)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35_tb
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
USR-8052 ERROR: Cannot find pin clk in the model eglm35_tb.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file eglm35_tb.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file eglm35_tb.v
RUN-1002 : start command "elaborate -top eglm35_tb"
HDL-1007 : elaborate module eglm35_tb in eglm35_tb.v(4)
HDL-5007 WARNING: system task 'stop' ignored for synthesis in eglm35_tb.v(28)
HDL-5007 WARNING: using initial value of 'rst_n' since it is never assigned in eglm35_tb.v(29)
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(23)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35_tb
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
USR-8052 ERROR: Cannot find pin clk in the model eglm35_tb.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
USR-8052 ERROR: Cannot find pin clk in the model eglm35_tb.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(23)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "K_num" in ../../rtl/eglm35.v(54)
SYN-5014 WARNING: the net's pin: pin "k_num[0]" in ../../rtl/eglm35.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 306 instances.
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2113/222 useful/useless nets, 1226/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1020 : Optimized 5 distributor mux.
SYN-1016 : Merged 131 instances.
SYN-1015 : Optimize round 1, 290 better
SYN-1014 : Optimize round 2
SYN-1032 : 1862/95 useful/useless nets, 1065/0 useful/useless insts
SYN-1019 : Optimized 340 mux instances.
SYN-1016 : Merged 50 instances.
SYN-1015 : Optimize round 2, 499 better
SYN-1014 : Optimize round 3
SYN-1032 : 1085/475 useful/useless nets, 645/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 47 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 983/71 useful/useless nets, 588/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 4, 76 better
SYN-1014 : Optimize round 5
SYN-1032 : 882/71 useful/useless nets, 532/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 5, 75 better
SYN-1014 : Optimize round 6
SYN-1032 : 780/70 useful/useless nets, 475/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 6, 75 better
SYN-1014 : Optimize round 7
SYN-1032 : 678/70 useful/useless nets, 418/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 7, 73 better
SYN-1014 : Optimize round 8
SYN-1032 : 576/68 useful/useless nets, 361/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 8, 65 better
SYN-1014 : Optimize round 9
SYN-1032 : 486/60 useful/useless nets, 310/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 9, 64 better
SYN-1014 : Optimize round 10
SYN-1032 : 396/59 useful/useless nets, 259/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 67 better
RUN-1003 : finish command "optimize_rtl" in  1.525909s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (104.4%)

RUN-1004 : used memory is 551 MB, reserved memory is 516 MB, peak memory is 887 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          145
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 18
  #bufif1               0
  #MX21               104
  #FADD                 0
  #DFF                 18
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               3
#MACRO_MUX             45

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |127    |18     |25     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 329/0 useful/useless nets, 232/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 354/0 useful/useless nets, 257/0 useful/useless insts
SYN-2501 : Optimize round 1, 22 better
SYN-2501 : Optimize round 2
SYN-1032 : 354/0 useful/useless nets, 257/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 14 ROM instances
SYN-1032 : 671/9 useful/useless nets, 574/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 130 (2.79), #lev = 3 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 240 instances into 136 LUTs, name keeping = 91%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 574/0 useful/useless nets, 477/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 18 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 173 adder to BLE ...
SYN-4008 : Packed 173 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 150 LUT to BLE ...
SYN-4008 : Packed 150 LUT and 18 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 132 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 150/295 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |390   |390   |18    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.007423s wall, 0.953125s user + 0.093750s system = 1.046875s CPU (103.9%)

RUN-1004 : used memory is 552 MB, reserved memory is 518 MB, peak memory is 887 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 210 instances, 195 slices, 22 macros(120 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1128, tnet num: 382, tinst num: 210, tnode num: 1168, tedge num: 1733.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 382 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 22 clock pins, and constraint 40 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022446s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 101631
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(594): len = 87833.3, overlap = 0
PHY-3002 : Step(595): len = 79790.6, overlap = 0
PHY-3002 : Step(596): len = 74272.2, overlap = 0
PHY-3002 : Step(597): len = 70704.2, overlap = 0
PHY-3002 : Step(598): len = 67922.8, overlap = 0
PHY-3002 : Step(599): len = 63456, overlap = 0
PHY-3002 : Step(600): len = 55366, overlap = 0
PHY-3002 : Step(601): len = 51868.6, overlap = 0
PHY-3002 : Step(602): len = 49899.5, overlap = 0
PHY-3002 : Step(603): len = 41895.4, overlap = 0
PHY-3002 : Step(604): len = 37565.9, overlap = 0
PHY-3002 : Step(605): len = 35989.2, overlap = 0
PHY-3002 : Step(606): len = 32744.6, overlap = 0
PHY-3002 : Step(607): len = 28176.7, overlap = 0
PHY-3002 : Step(608): len = 26377.5, overlap = 0
PHY-3002 : Step(609): len = 24328, overlap = 0
PHY-3002 : Step(610): len = 22224.7, overlap = 0
PHY-3002 : Step(611): len = 17059.1, overlap = 0
PHY-3002 : Step(612): len = 16472.1, overlap = 0
PHY-3002 : Step(613): len = 15297.1, overlap = 0
PHY-3002 : Step(614): len = 14187.3, overlap = 0
PHY-3002 : Step(615): len = 13635.7, overlap = 0
PHY-3002 : Step(616): len = 13282.5, overlap = 0
PHY-3002 : Step(617): len = 12583, overlap = 0
PHY-3002 : Step(618): len = 12406, overlap = 0
PHY-3002 : Step(619): len = 11908.7, overlap = 0
PHY-3002 : Step(620): len = 11534.6, overlap = 0
PHY-3002 : Step(621): len = 11160.3, overlap = 0
PHY-3002 : Step(622): len = 10897.5, overlap = 0
PHY-3002 : Step(623): len = 10616.5, overlap = 0
PHY-3002 : Step(624): len = 10572.9, overlap = 0
PHY-3002 : Step(625): len = 9810, overlap = 0
PHY-3002 : Step(626): len = 9577.6, overlap = 0
PHY-3002 : Step(627): len = 9144.4, overlap = 0
PHY-3002 : Step(628): len = 8956.3, overlap = 0
PHY-3002 : Step(629): len = 8956.3, overlap = 0
PHY-3002 : Step(630): len = 8855.9, overlap = 0
PHY-3002 : Step(631): len = 8855.9, overlap = 0
PHY-3002 : Step(632): len = 8799, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003910s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(633): len = 8738.2, overlap = 0
PHY-3002 : Step(634): len = 8735.7, overlap = 0
PHY-3002 : Step(635): len = 8228.6, overlap = 0.5
PHY-3002 : Step(636): len = 8215.2, overlap = 0.5
PHY-3002 : Step(637): len = 8052.2, overlap = 0.5
PHY-3002 : Step(638): len = 8044.6, overlap = 0.5
PHY-3002 : Step(639): len = 8035.5, overlap = 0.5
PHY-3002 : Step(640): len = 7948.8, overlap = 0.5
PHY-3002 : Step(641): len = 7736.4, overlap = 0.75
PHY-3002 : Step(642): len = 7632, overlap = 0.75
PHY-3002 : Step(643): len = 7486.8, overlap = 0.75
PHY-3002 : Step(644): len = 7443.4, overlap = 0.75
PHY-3002 : Step(645): len = 7390.4, overlap = 0.75
PHY-3002 : Step(646): len = 7386.1, overlap = 0.75
PHY-3002 : Step(647): len = 7300.7, overlap = 0.75
PHY-3002 : Step(648): len = 7245, overlap = 0.75
PHY-3002 : Step(649): len = 7239.3, overlap = 0.75
PHY-3002 : Step(650): len = 7235.8, overlap = 0.75
PHY-3002 : Step(651): len = 7275.3, overlap = 0.75
PHY-3002 : Step(652): len = 7208.3, overlap = 0.75
PHY-3002 : Step(653): len = 7179.8, overlap = 0.75
PHY-3002 : Step(654): len = 7120.9, overlap = 0.75
PHY-3002 : Step(655): len = 7072.3, overlap = 0.75
PHY-3002 : Step(656): len = 7011.6, overlap = 2.5
PHY-3002 : Step(657): len = 6995.9, overlap = 2.5
PHY-3002 : Step(658): len = 6948.8, overlap = 2.5
PHY-3002 : Step(659): len = 6943.9, overlap = 2.5
PHY-3002 : Step(660): len = 6878.4, overlap = 1.75
PHY-3002 : Step(661): len = 6775.8, overlap = 1.75
PHY-3002 : Step(662): len = 6682.2, overlap = 1.75
PHY-3002 : Step(663): len = 6669.4, overlap = 0.75
PHY-3002 : Step(664): len = 6634.2, overlap = 1.25
PHY-3002 : Step(665): len = 6602.7, overlap = 1.25
PHY-3002 : Step(666): len = 6602.7, overlap = 1.25
PHY-3002 : Step(667): len = 6574, overlap = 1.25
PHY-3002 : Step(668): len = 6570.7, overlap = 1.25
PHY-3002 : Step(669): len = 6570.7, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.24316e-05
PHY-3002 : Step(670): len = 6571.6, overlap = 6.75
PHY-3002 : Step(671): len = 6580.2, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.48632e-05
PHY-3002 : Step(672): len = 6608.4, overlap = 6
PHY-3002 : Step(673): len = 6630.8, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43534e-05
PHY-3002 : Step(674): len = 6736.1, overlap = 5
PHY-3002 : Step(675): len = 7007.1, overlap = 4.25
PHY-3002 : Step(676): len = 7912.8, overlap = 5
PHY-3002 : Step(677): len = 7795.2, overlap = 5
PHY-3002 : Step(678): len = 7781.3, overlap = 5
PHY-3002 : Step(679): len = 7544.4, overlap = 5.25
PHY-3002 : Step(680): len = 7441.5, overlap = 5.25
PHY-3002 : Step(681): len = 7365.2, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.87068e-05
PHY-3002 : Step(682): len = 7671.6, overlap = 5.5
PHY-3002 : Step(683): len = 7758.3, overlap = 5.75
PHY-3002 : Step(684): len = 7806.7, overlap = 5.5
PHY-3002 : Step(685): len = 7837, overlap = 5.25
PHY-3002 : Step(686): len = 7867.3, overlap = 5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000177414
PHY-3002 : Step(687): len = 7928.7, overlap = 5
PHY-3002 : Step(688): len = 7969.7, overlap = 4.75
PHY-3002 : Step(689): len = 8048.1, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036442s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (128.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00403691
PHY-3002 : Step(690): len = 11368.4, overlap = 1.5
PHY-3002 : Step(691): len = 10783.6, overlap = 2.5
PHY-3002 : Step(692): len = 10243.8, overlap = 3.25
PHY-3002 : Step(693): len = 9951.9, overlap = 4.75
PHY-3002 : Step(694): len = 9700, overlap = 5.5
PHY-3002 : Step(695): len = 9608.4, overlap = 5.5
PHY-3002 : Step(696): len = 9557.7, overlap = 5.5
PHY-3002 : Step(697): len = 9454.1, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00535069
PHY-3002 : Step(698): len = 9478.5, overlap = 5.75
PHY-3002 : Step(699): len = 9417.4, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0107014
PHY-3002 : Step(700): len = 9416.8, overlap = 5.75
PHY-3002 : Step(701): len = 9437.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006245s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (250.2%)

PHY-3001 : Legalized: Len = 10811.4, Over = 0
PHY-3001 : Final: Len = 10811.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021937s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (569.8%)

RUN-1003 : finish command "place" in  3.561375s wall, 5.187500s user + 2.015625s system = 7.203125s CPU (202.3%)

RUN-1004 : used memory is 552 MB, reserved memory is 518 MB, peak memory is 887 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 151 to 129
PHY-1001 : Pin misalignment score is improved from 129 to 123
PHY-1001 : Pin misalignment score is improved from 123 to 121
PHY-1001 : Pin misalignment score is improved from 121 to 121
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020215s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (154.6%)

PHY-1001 : End global routing;  0.093527s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (133.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.002772s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 20992, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.228000s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (198.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20992, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20992
PHY-1001 : End DR Iter 1; 0.005929s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.472251s wall, 1.593750s user + 0.125000s system = 1.718750s CPU (116.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.694175s wall, 1.843750s user + 0.140625s system = 1.984375s CPU (117.1%)

RUN-1004 : used memory is 560 MB, reserved memory is 526 MB, peak memory is 887 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 212
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 384, pip num: 2147
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 304 valid insts, and 9203 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.268814s wall, 3.796875s user + 0.046875s system = 3.843750s CPU (302.9%)

RUN-1004 : used memory is 562 MB, reserved memory is 528 MB, peak memory is 887 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file eglm35_tb.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file eglm35_tb.v
RUN-1002 : start command "elaborate -top eglm35_tb"
HDL-1007 : elaborate module eglm35_tb in eglm35_tb.v(4)
HDL-5007 WARNING: system task 'stop' ignored for synthesis in eglm35_tb.v(28)
HDL-5007 WARNING: using initial value of 'rst_n' since it is never assigned in eglm35_tb.v(29)
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(23)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35_tb
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
USR-8052 ERROR: Cannot find pin clk in the model eglm35_tb.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(23)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "K_num" in ../../rtl/eglm35.v(54)
SYN-5014 WARNING: the net's pin: pin "k_num[0]" in ../../rtl/eglm35.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 306 instances.
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2113/222 useful/useless nets, 1226/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1020 : Optimized 5 distributor mux.
SYN-1016 : Merged 131 instances.
SYN-1015 : Optimize round 1, 290 better
SYN-1014 : Optimize round 2
SYN-1032 : 1862/95 useful/useless nets, 1065/0 useful/useless insts
SYN-1019 : Optimized 340 mux instances.
SYN-1016 : Merged 50 instances.
SYN-1015 : Optimize round 2, 499 better
SYN-1014 : Optimize round 3
SYN-1032 : 1085/475 useful/useless nets, 645/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 47 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 983/71 useful/useless nets, 588/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 4, 76 better
SYN-1014 : Optimize round 5
SYN-1032 : 882/71 useful/useless nets, 532/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 5, 75 better
SYN-1014 : Optimize round 6
SYN-1032 : 780/70 useful/useless nets, 475/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 6, 75 better
SYN-1014 : Optimize round 7
SYN-1032 : 678/70 useful/useless nets, 418/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 7, 73 better
SYN-1014 : Optimize round 8
SYN-1032 : 576/68 useful/useless nets, 361/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 8, 65 better
SYN-1014 : Optimize round 9
SYN-1032 : 486/60 useful/useless nets, 310/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 9, 64 better
SYN-1014 : Optimize round 10
SYN-1032 : 396/59 useful/useless nets, 259/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 67 better
RUN-1003 : finish command "optimize_rtl" in  1.500699s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (100.0%)

RUN-1004 : used memory is 561 MB, reserved memory is 528 MB, peak memory is 887 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          145
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 18
  #bufif1               0
  #MX21               104
  #FADD                 0
  #DFF                 18
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               3
#MACRO_MUX             45

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |127    |18     |25     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 329/0 useful/useless nets, 232/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 354/0 useful/useless nets, 257/0 useful/useless insts
SYN-2501 : Optimize round 1, 22 better
SYN-2501 : Optimize round 2
SYN-1032 : 354/0 useful/useless nets, 257/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 14 ROM instances
SYN-1032 : 671/9 useful/useless nets, 574/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 130 (2.79), #lev = 3 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 240 instances into 136 LUTs, name keeping = 91%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 574/0 useful/useless nets, 477/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 18 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 173 adder to BLE ...
SYN-4008 : Packed 173 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 150 LUT to BLE ...
SYN-4008 : Packed 150 LUT and 18 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 132 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 150/295 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |390   |390   |18    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 210 instances, 195 slices, 22 macros(120 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1128, tnet num: 382, tinst num: 210, tnode num: 1168, tedge num: 1733.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 382 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 22 clock pins, and constraint 40 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023647s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 101631
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(702): len = 87833.3, overlap = 0
PHY-3002 : Step(703): len = 79790.6, overlap = 0
PHY-3002 : Step(704): len = 74272.2, overlap = 0
PHY-3002 : Step(705): len = 70704.2, overlap = 0
PHY-3002 : Step(706): len = 67922.8, overlap = 0
PHY-3002 : Step(707): len = 63456, overlap = 0
PHY-3002 : Step(708): len = 55366, overlap = 0
PHY-3002 : Step(709): len = 51868.6, overlap = 0
PHY-3002 : Step(710): len = 49899.5, overlap = 0
PHY-3002 : Step(711): len = 41895.4, overlap = 0
PHY-3002 : Step(712): len = 37565.9, overlap = 0
PHY-3002 : Step(713): len = 35989.2, overlap = 0
PHY-3002 : Step(714): len = 32744.6, overlap = 0
PHY-3002 : Step(715): len = 28176.7, overlap = 0
PHY-3002 : Step(716): len = 26377.5, overlap = 0
PHY-3002 : Step(717): len = 24328, overlap = 0
PHY-3002 : Step(718): len = 22224.7, overlap = 0
PHY-3002 : Step(719): len = 17059.1, overlap = 0
PHY-3002 : Step(720): len = 16472.1, overlap = 0
PHY-3002 : Step(721): len = 15297.1, overlap = 0
PHY-3002 : Step(722): len = 14187.3, overlap = 0
PHY-3002 : Step(723): len = 13635.7, overlap = 0
PHY-3002 : Step(724): len = 13282.5, overlap = 0
PHY-3002 : Step(725): len = 12583, overlap = 0
PHY-3002 : Step(726): len = 12406, overlap = 0
PHY-3002 : Step(727): len = 11908.7, overlap = 0
PHY-3002 : Step(728): len = 11534.6, overlap = 0
PHY-3002 : Step(729): len = 11160.3, overlap = 0
PHY-3002 : Step(730): len = 10897.5, overlap = 0
PHY-3002 : Step(731): len = 10616.5, overlap = 0
PHY-3002 : Step(732): len = 10572.9, overlap = 0
PHY-3002 : Step(733): len = 9810, overlap = 0
PHY-3002 : Step(734): len = 9577.6, overlap = 0
PHY-3002 : Step(735): len = 9144.4, overlap = 0
PHY-3002 : Step(736): len = 8956.3, overlap = 0
PHY-3002 : Step(737): len = 8956.3, overlap = 0
PHY-3002 : Step(738): len = 8855.9, overlap = 0
PHY-3002 : Step(739): len = 8855.9, overlap = 0
PHY-3002 : Step(740): len = 8799, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003887s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(741): len = 8738.2, overlap = 0
PHY-3002 : Step(742): len = 8735.7, overlap = 0
PHY-3002 : Step(743): len = 8228.6, overlap = 0.5
PHY-3002 : Step(744): len = 8215.2, overlap = 0.5
PHY-3002 : Step(745): len = 8052.2, overlap = 0.5
PHY-3002 : Step(746): len = 8044.6, overlap = 0.5
PHY-3002 : Step(747): len = 8035.5, overlap = 0.5
PHY-3002 : Step(748): len = 7948.8, overlap = 0.5
PHY-3002 : Step(749): len = 7736.4, overlap = 0.75
PHY-3002 : Step(750): len = 7632, overlap = 0.75
PHY-3002 : Step(751): len = 7486.8, overlap = 0.75
PHY-3002 : Step(752): len = 7443.4, overlap = 0.75
PHY-3002 : Step(753): len = 7390.4, overlap = 0.75
PHY-3002 : Step(754): len = 7386.1, overlap = 0.75
PHY-3002 : Step(755): len = 7300.7, overlap = 0.75
PHY-3002 : Step(756): len = 7245, overlap = 0.75
PHY-3002 : Step(757): len = 7239.3, overlap = 0.75
PHY-3002 : Step(758): len = 7235.8, overlap = 0.75
PHY-3002 : Step(759): len = 7275.3, overlap = 0.75
PHY-3002 : Step(760): len = 7208.3, overlap = 0.75
PHY-3002 : Step(761): len = 7179.8, overlap = 0.75
PHY-3002 : Step(762): len = 7120.9, overlap = 0.75
PHY-3002 : Step(763): len = 7072.3, overlap = 0.75
PHY-3002 : Step(764): len = 7011.6, overlap = 2.5
PHY-3002 : Step(765): len = 6995.9, overlap = 2.5
PHY-3002 : Step(766): len = 6948.8, overlap = 2.5
PHY-3002 : Step(767): len = 6943.9, overlap = 2.5
PHY-3002 : Step(768): len = 6878.4, overlap = 1.75
PHY-3002 : Step(769): len = 6775.8, overlap = 1.75
PHY-3002 : Step(770): len = 6682.2, overlap = 1.75
PHY-3002 : Step(771): len = 6669.4, overlap = 0.75
PHY-3002 : Step(772): len = 6634.2, overlap = 1.25
PHY-3002 : Step(773): len = 6602.7, overlap = 1.25
PHY-3002 : Step(774): len = 6602.7, overlap = 1.25
PHY-3002 : Step(775): len = 6574, overlap = 1.25
PHY-3002 : Step(776): len = 6570.7, overlap = 1.25
PHY-3002 : Step(777): len = 6570.7, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.24316e-05
PHY-3002 : Step(778): len = 6571.6, overlap = 6.75
PHY-3002 : Step(779): len = 6580.2, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.48632e-05
PHY-3002 : Step(780): len = 6608.4, overlap = 6
PHY-3002 : Step(781): len = 6630.8, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43534e-05
PHY-3002 : Step(782): len = 6736.1, overlap = 5
PHY-3002 : Step(783): len = 7007.1, overlap = 4.25
PHY-3002 : Step(784): len = 7912.8, overlap = 5
PHY-3002 : Step(785): len = 7795.2, overlap = 5
PHY-3002 : Step(786): len = 7781.3, overlap = 5
PHY-3002 : Step(787): len = 7544.4, overlap = 5.25
PHY-3002 : Step(788): len = 7441.5, overlap = 5.25
PHY-3002 : Step(789): len = 7365.2, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.87068e-05
PHY-3002 : Step(790): len = 7671.6, overlap = 5.5
PHY-3002 : Step(791): len = 7758.3, overlap = 5.75
PHY-3002 : Step(792): len = 7806.7, overlap = 5.5
PHY-3002 : Step(793): len = 7837, overlap = 5.25
PHY-3002 : Step(794): len = 7867.3, overlap = 5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000177414
PHY-3002 : Step(795): len = 7928.7, overlap = 5
PHY-3002 : Step(796): len = 7969.7, overlap = 4.75
PHY-3002 : Step(797): len = 8048.1, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036603s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (256.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00403691
PHY-3002 : Step(798): len = 11368.4, overlap = 1.5
PHY-3002 : Step(799): len = 10783.6, overlap = 2.5
PHY-3002 : Step(800): len = 10243.8, overlap = 3.25
PHY-3002 : Step(801): len = 9951.9, overlap = 4.75
PHY-3002 : Step(802): len = 9700, overlap = 5.5
PHY-3002 : Step(803): len = 9608.4, overlap = 5.5
PHY-3002 : Step(804): len = 9557.7, overlap = 5.5
PHY-3002 : Step(805): len = 9454.1, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00535069
PHY-3002 : Step(806): len = 9478.5, overlap = 5.75
PHY-3002 : Step(807): len = 9417.4, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0107014
PHY-3002 : Step(808): len = 9416.8, overlap = 5.75
PHY-3002 : Step(809): len = 9437.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006161s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10811.4, Over = 0
PHY-3001 : Final: Len = 10811.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022337s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.0%)

RUN-1003 : finish command "place" in  3.547153s wall, 4.578125s user + 1.890625s system = 6.468750s CPU (182.4%)

RUN-1004 : used memory is 562 MB, reserved memory is 529 MB, peak memory is 887 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 151 to 129
PHY-1001 : Pin misalignment score is improved from 129 to 123
PHY-1001 : Pin misalignment score is improved from 123 to 121
PHY-1001 : Pin misalignment score is improved from 121 to 121
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021763s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.8%)

PHY-1001 : End global routing;  0.093668s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (116.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.002660s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 20992, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.228666s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (170.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20992, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20992
PHY-1001 : End DR Iter 1; 0.005739s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.470139s wall, 1.343750s user + 0.281250s system = 1.625000s CPU (110.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.698273s wall, 1.609375s user + 0.296875s system = 1.906250s CPU (112.2%)

RUN-1004 : used memory is 572 MB, reserved memory is 537 MB, peak memory is 893 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 212
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 384, pip num: 2147
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 304 valid insts, and 9203 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.418113s wall, 4.140625s user + 0.062500s system = 4.203125s CPU (296.4%)

RUN-1004 : used memory is 572 MB, reserved memory is 537 MB, peak memory is 893 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.566682s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (100.7%)

RUN-1004 : used memory is 640 MB, reserved memory is 606 MB, peak memory is 893 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.695412s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 669 MB, reserved memory is 637 MB, peak memory is 893 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.862051s wall, 1.828125s user + 0.093750s system = 1.921875s CPU (21.7%)

RUN-1004 : used memory is 607 MB, reserved memory is 573 MB, peak memory is 893 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(23)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "K_num" in ../../rtl/eglm35.v(54)
SYN-5014 WARNING: the net's pin: pin "k_num[0]" in ../../rtl/eglm35.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 306 instances.
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2113/222 useful/useless nets, 1226/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1020 : Optimized 5 distributor mux.
SYN-1016 : Merged 131 instances.
SYN-1015 : Optimize round 1, 290 better
SYN-1014 : Optimize round 2
SYN-1032 : 1862/95 useful/useless nets, 1065/0 useful/useless insts
SYN-1019 : Optimized 340 mux instances.
SYN-1016 : Merged 50 instances.
SYN-1015 : Optimize round 2, 499 better
SYN-1014 : Optimize round 3
SYN-1032 : 1085/475 useful/useless nets, 645/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 47 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 983/71 useful/useless nets, 588/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 4, 76 better
SYN-1014 : Optimize round 5
SYN-1032 : 882/71 useful/useless nets, 532/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 5, 75 better
SYN-1014 : Optimize round 6
SYN-1032 : 780/70 useful/useless nets, 475/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 6, 75 better
SYN-1014 : Optimize round 7
SYN-1032 : 678/70 useful/useless nets, 418/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 7, 73 better
SYN-1014 : Optimize round 8
SYN-1032 : 576/68 useful/useless nets, 361/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 8, 65 better
SYN-1014 : Optimize round 9
SYN-1032 : 486/60 useful/useless nets, 310/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 9, 64 better
SYN-1014 : Optimize round 10
SYN-1032 : 396/59 useful/useless nets, 259/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 67 better
RUN-1003 : finish command "optimize_rtl" in  1.577546s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (102.0%)

RUN-1004 : used memory is 584 MB, reserved memory is 551 MB, peak memory is 893 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          145
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 18
  #bufif1               0
  #MX21               104
  #FADD                 0
  #DFF                 18
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               3
#MACRO_MUX             45

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |127    |18     |25     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 329/0 useful/useless nets, 232/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 346/0 useful/useless nets, 249/0 useful/useless insts
SYN-2501 : Optimize round 1, 22 better
SYN-2501 : Optimize round 2
SYN-1032 : 346/0 useful/useless nets, 249/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 14 ROM instances
SYN-1032 : 663/9 useful/useless nets, 566/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 130 (2.79), #lev = 3 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 232 instances into 136 LUTs, name keeping = 91%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 574/0 useful/useless nets, 477/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 18 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 173 adder to BLE ...
SYN-4008 : Packed 173 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 150 LUT to BLE ...
SYN-4008 : Packed 150 LUT and 18 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 132 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 150/295 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |390   |390   |18    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.040855s wall, 1.062500s user + 0.031250s system = 1.093750s CPU (105.1%)

RUN-1004 : used memory is 584 MB, reserved memory is 551 MB, peak memory is 893 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 210 instances, 195 slices, 22 macros(120 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1128, tnet num: 382, tinst num: 210, tnode num: 1168, tedge num: 1733.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 382 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 22 clock pins, and constraint 40 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024270s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 101631
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(810): len = 87833.3, overlap = 0
PHY-3002 : Step(811): len = 79790.6, overlap = 0
PHY-3002 : Step(812): len = 74272.2, overlap = 0
PHY-3002 : Step(813): len = 70704.2, overlap = 0
PHY-3002 : Step(814): len = 67922.8, overlap = 0
PHY-3002 : Step(815): len = 63456, overlap = 0
PHY-3002 : Step(816): len = 55366, overlap = 0
PHY-3002 : Step(817): len = 51868.6, overlap = 0
PHY-3002 : Step(818): len = 49899.5, overlap = 0
PHY-3002 : Step(819): len = 41895.4, overlap = 0
PHY-3002 : Step(820): len = 37565.9, overlap = 0
PHY-3002 : Step(821): len = 35989.2, overlap = 0
PHY-3002 : Step(822): len = 32744.6, overlap = 0
PHY-3002 : Step(823): len = 28176.7, overlap = 0
PHY-3002 : Step(824): len = 26377.5, overlap = 0
PHY-3002 : Step(825): len = 24328, overlap = 0
PHY-3002 : Step(826): len = 22224.7, overlap = 0
PHY-3002 : Step(827): len = 17059.1, overlap = 0
PHY-3002 : Step(828): len = 16472.1, overlap = 0
PHY-3002 : Step(829): len = 15297.1, overlap = 0
PHY-3002 : Step(830): len = 14187.3, overlap = 0
PHY-3002 : Step(831): len = 13635.7, overlap = 0
PHY-3002 : Step(832): len = 13282.5, overlap = 0
PHY-3002 : Step(833): len = 12583, overlap = 0
PHY-3002 : Step(834): len = 12406, overlap = 0
PHY-3002 : Step(835): len = 11908.7, overlap = 0
PHY-3002 : Step(836): len = 11534.6, overlap = 0
PHY-3002 : Step(837): len = 11160.3, overlap = 0
PHY-3002 : Step(838): len = 10897.5, overlap = 0
PHY-3002 : Step(839): len = 10616.5, overlap = 0
PHY-3002 : Step(840): len = 10572.9, overlap = 0
PHY-3002 : Step(841): len = 9810, overlap = 0
PHY-3002 : Step(842): len = 9577.6, overlap = 0
PHY-3002 : Step(843): len = 9144.4, overlap = 0
PHY-3002 : Step(844): len = 8956.3, overlap = 0
PHY-3002 : Step(845): len = 8956.3, overlap = 0
PHY-3002 : Step(846): len = 8855.9, overlap = 0
PHY-3002 : Step(847): len = 8855.9, overlap = 0
PHY-3002 : Step(848): len = 8799, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004466s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(849): len = 8738.2, overlap = 0
PHY-3002 : Step(850): len = 8735.7, overlap = 0
PHY-3002 : Step(851): len = 8228.6, overlap = 0.5
PHY-3002 : Step(852): len = 8215.2, overlap = 0.5
PHY-3002 : Step(853): len = 8052.2, overlap = 0.5
PHY-3002 : Step(854): len = 8044.6, overlap = 0.5
PHY-3002 : Step(855): len = 8035.5, overlap = 0.5
PHY-3002 : Step(856): len = 7948.8, overlap = 0.5
PHY-3002 : Step(857): len = 7736.4, overlap = 0.75
PHY-3002 : Step(858): len = 7632, overlap = 0.75
PHY-3002 : Step(859): len = 7486.8, overlap = 0.75
PHY-3002 : Step(860): len = 7443.4, overlap = 0.75
PHY-3002 : Step(861): len = 7390.4, overlap = 0.75
PHY-3002 : Step(862): len = 7386.1, overlap = 0.75
PHY-3002 : Step(863): len = 7300.7, overlap = 0.75
PHY-3002 : Step(864): len = 7245, overlap = 0.75
PHY-3002 : Step(865): len = 7239.3, overlap = 0.75
PHY-3002 : Step(866): len = 7235.8, overlap = 0.75
PHY-3002 : Step(867): len = 7275.3, overlap = 0.75
PHY-3002 : Step(868): len = 7208.3, overlap = 0.75
PHY-3002 : Step(869): len = 7179.8, overlap = 0.75
PHY-3002 : Step(870): len = 7120.9, overlap = 0.75
PHY-3002 : Step(871): len = 7072.3, overlap = 0.75
PHY-3002 : Step(872): len = 7011.6, overlap = 2.5
PHY-3002 : Step(873): len = 6995.9, overlap = 2.5
PHY-3002 : Step(874): len = 6948.8, overlap = 2.5
PHY-3002 : Step(875): len = 6943.9, overlap = 2.5
PHY-3002 : Step(876): len = 6878.4, overlap = 1.75
PHY-3002 : Step(877): len = 6775.8, overlap = 1.75
PHY-3002 : Step(878): len = 6682.2, overlap = 1.75
PHY-3002 : Step(879): len = 6669.4, overlap = 0.75
PHY-3002 : Step(880): len = 6634.2, overlap = 1.25
PHY-3002 : Step(881): len = 6602.7, overlap = 1.25
PHY-3002 : Step(882): len = 6602.7, overlap = 1.25
PHY-3002 : Step(883): len = 6574, overlap = 1.25
PHY-3002 : Step(884): len = 6570.7, overlap = 1.25
PHY-3002 : Step(885): len = 6570.7, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.24316e-05
PHY-3002 : Step(886): len = 6571.6, overlap = 6.75
PHY-3002 : Step(887): len = 6580.2, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.48632e-05
PHY-3002 : Step(888): len = 6608.4, overlap = 6
PHY-3002 : Step(889): len = 6630.8, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43534e-05
PHY-3002 : Step(890): len = 6736.1, overlap = 5
PHY-3002 : Step(891): len = 7007.1, overlap = 4.25
PHY-3002 : Step(892): len = 7912.8, overlap = 5
PHY-3002 : Step(893): len = 7795.2, overlap = 5
PHY-3002 : Step(894): len = 7781.3, overlap = 5
PHY-3002 : Step(895): len = 7544.4, overlap = 5.25
PHY-3002 : Step(896): len = 7441.5, overlap = 5.25
PHY-3002 : Step(897): len = 7365.2, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.87068e-05
PHY-3002 : Step(898): len = 7671.6, overlap = 5.5
PHY-3002 : Step(899): len = 7758.3, overlap = 5.75
PHY-3002 : Step(900): len = 7806.7, overlap = 5.5
PHY-3002 : Step(901): len = 7837, overlap = 5.25
PHY-3002 : Step(902): len = 7867.3, overlap = 5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000177414
PHY-3002 : Step(903): len = 7928.7, overlap = 5
PHY-3002 : Step(904): len = 7969.7, overlap = 4.75
PHY-3002 : Step(905): len = 8048.1, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036455s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (128.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00403691
PHY-3002 : Step(906): len = 11368.4, overlap = 1.5
PHY-3002 : Step(907): len = 10783.6, overlap = 2.5
PHY-3002 : Step(908): len = 10243.8, overlap = 3.25
PHY-3002 : Step(909): len = 9951.9, overlap = 4.75
PHY-3002 : Step(910): len = 9700, overlap = 5.5
PHY-3002 : Step(911): len = 9608.4, overlap = 5.5
PHY-3002 : Step(912): len = 9557.7, overlap = 5.5
PHY-3002 : Step(913): len = 9454.1, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00535069
PHY-3002 : Step(914): len = 9478.5, overlap = 5.75
PHY-3002 : Step(915): len = 9417.4, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0107014
PHY-3002 : Step(916): len = 9416.8, overlap = 5.75
PHY-3002 : Step(917): len = 9437.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006068s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10811.4, Over = 0
PHY-3001 : Final: Len = 10811.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021818s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1003 : finish command "place" in  3.558516s wall, 4.812500s user + 1.718750s system = 6.531250s CPU (183.5%)

RUN-1004 : used memory is 584 MB, reserved memory is 551 MB, peak memory is 893 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 151 to 129
PHY-1001 : Pin misalignment score is improved from 129 to 123
PHY-1001 : Pin misalignment score is improved from 123 to 121
PHY-1001 : Pin misalignment score is improved from 121 to 121
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022862s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.3%)

PHY-1001 : End global routing;  0.102595s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (137.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.002680s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 20992, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.234191s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (180.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20992, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20992
PHY-1001 : End DR Iter 1; 0.005740s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.498317s wall, 1.531250s user + 0.156250s system = 1.687500s CPU (112.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.730501s wall, 1.781250s user + 0.171875s system = 1.953125s CPU (112.9%)

RUN-1004 : used memory is 596 MB, reserved memory is 563 MB, peak memory is 917 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 212
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 384, pip num: 2155
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 304 valid insts, and 9219 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.299711s wall, 3.937500s user + 0.093750s system = 4.031250s CPU (310.2%)

RUN-1004 : used memory is 597 MB, reserved memory is 563 MB, peak memory is 917 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "K_num" in ../../rtl/eglm35.v(54)
SYN-5014 WARNING: the net's pin: pin "k_num[0]" in ../../rtl/eglm35.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 306 instances.
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2113/222 useful/useless nets, 1226/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1020 : Optimized 5 distributor mux.
SYN-1016 : Merged 131 instances.
SYN-1015 : Optimize round 1, 293 better
SYN-1014 : Optimize round 2
SYN-1032 : 1862/98 useful/useless nets, 1065/0 useful/useless insts
SYN-1019 : Optimized 340 mux instances.
SYN-1016 : Merged 49 instances.
SYN-1015 : Optimize round 2, 510 better
SYN-1014 : Optimize round 3
SYN-1032 : 1086/487 useful/useless nets, 646/8 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 984/72 useful/useless nets, 589/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 4, 78 better
SYN-1014 : Optimize round 5
SYN-1032 : 882/73 useful/useless nets, 532/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 5, 75 better
SYN-1014 : Optimize round 6
SYN-1032 : 780/70 useful/useless nets, 475/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 6, 75 better
SYN-1014 : Optimize round 7
SYN-1032 : 678/70 useful/useless nets, 418/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 7, 72 better
SYN-1014 : Optimize round 8
SYN-1032 : 576/67 useful/useless nets, 361/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 8, 65 better
SYN-1014 : Optimize round 9
SYN-1032 : 486/60 useful/useless nets, 310/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 9, 59 better
SYN-1014 : Optimize round 10
SYN-1032 : 400/59 useful/useless nets, 263/0 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 74 better
RUN-1003 : finish command "optimize_rtl" in  1.713717s wall, 1.750000s user + 0.031250s system = 1.781250s CPU (103.9%)

RUN-1004 : used memory is 595 MB, reserved memory is 561 MB, peak memory is 917 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          145
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 18
  #bufif1               0
  #MX21               104
  #FADD                 0
  #DFF                 18
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               3
#MACRO_MUX             45

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |127    |18     |25     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 329/0 useful/useless nets, 232/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 346/0 useful/useless nets, 249/0 useful/useless insts
SYN-2501 : Optimize round 1, 22 better
SYN-2501 : Optimize round 2
SYN-1032 : 346/0 useful/useless nets, 249/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 14 ROM instances
SYN-1032 : 663/9 useful/useless nets, 566/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 130 (2.79), #lev = 3 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 232 instances into 136 LUTs, name keeping = 91%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 574/0 useful/useless nets, 477/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 18 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 173 adder to BLE ...
SYN-4008 : Packed 173 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 150 LUT to BLE ...
SYN-4008 : Packed 150 LUT and 18 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 132 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 150/295 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |390   |390   |18    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.036458s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (101.0%)

RUN-1004 : used memory is 595 MB, reserved memory is 561 MB, peak memory is 917 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 210 instances, 195 slices, 22 macros(120 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1128, tnet num: 382, tinst num: 210, tnode num: 1168, tedge num: 1733.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 382 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 22 clock pins, and constraint 40 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024834s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (251.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 101631
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(918): len = 87833.3, overlap = 0
PHY-3002 : Step(919): len = 79790.6, overlap = 0
PHY-3002 : Step(920): len = 74272.2, overlap = 0
PHY-3002 : Step(921): len = 70704.2, overlap = 0
PHY-3002 : Step(922): len = 67922.8, overlap = 0
PHY-3002 : Step(923): len = 63456, overlap = 0
PHY-3002 : Step(924): len = 55366, overlap = 0
PHY-3002 : Step(925): len = 51868.6, overlap = 0
PHY-3002 : Step(926): len = 49899.5, overlap = 0
PHY-3002 : Step(927): len = 41895.4, overlap = 0
PHY-3002 : Step(928): len = 37565.9, overlap = 0
PHY-3002 : Step(929): len = 35989.2, overlap = 0
PHY-3002 : Step(930): len = 32744.6, overlap = 0
PHY-3002 : Step(931): len = 28176.7, overlap = 0
PHY-3002 : Step(932): len = 26377.5, overlap = 0
PHY-3002 : Step(933): len = 24328, overlap = 0
PHY-3002 : Step(934): len = 22224.7, overlap = 0
PHY-3002 : Step(935): len = 17059.1, overlap = 0
PHY-3002 : Step(936): len = 16472.1, overlap = 0
PHY-3002 : Step(937): len = 15297.1, overlap = 0
PHY-3002 : Step(938): len = 14187.3, overlap = 0
PHY-3002 : Step(939): len = 13635.7, overlap = 0
PHY-3002 : Step(940): len = 13282.5, overlap = 0
PHY-3002 : Step(941): len = 12583, overlap = 0
PHY-3002 : Step(942): len = 12406, overlap = 0
PHY-3002 : Step(943): len = 11908.7, overlap = 0
PHY-3002 : Step(944): len = 11534.6, overlap = 0
PHY-3002 : Step(945): len = 11160.3, overlap = 0
PHY-3002 : Step(946): len = 10897.5, overlap = 0
PHY-3002 : Step(947): len = 10616.5, overlap = 0
PHY-3002 : Step(948): len = 10572.9, overlap = 0
PHY-3002 : Step(949): len = 9810, overlap = 0
PHY-3002 : Step(950): len = 9577.6, overlap = 0
PHY-3002 : Step(951): len = 9144.4, overlap = 0
PHY-3002 : Step(952): len = 8956.3, overlap = 0
PHY-3002 : Step(953): len = 8956.3, overlap = 0
PHY-3002 : Step(954): len = 8855.9, overlap = 0
PHY-3002 : Step(955): len = 8855.9, overlap = 0
PHY-3002 : Step(956): len = 8799, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004185s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(957): len = 8738.2, overlap = 0
PHY-3002 : Step(958): len = 8735.7, overlap = 0
PHY-3002 : Step(959): len = 8228.6, overlap = 0.5
PHY-3002 : Step(960): len = 8215.2, overlap = 0.5
PHY-3002 : Step(961): len = 8052.2, overlap = 0.5
PHY-3002 : Step(962): len = 8044.6, overlap = 0.5
PHY-3002 : Step(963): len = 8035.5, overlap = 0.5
PHY-3002 : Step(964): len = 7948.8, overlap = 0.5
PHY-3002 : Step(965): len = 7736.4, overlap = 0.75
PHY-3002 : Step(966): len = 7632, overlap = 0.75
PHY-3002 : Step(967): len = 7486.8, overlap = 0.75
PHY-3002 : Step(968): len = 7443.4, overlap = 0.75
PHY-3002 : Step(969): len = 7390.4, overlap = 0.75
PHY-3002 : Step(970): len = 7386.1, overlap = 0.75
PHY-3002 : Step(971): len = 7300.7, overlap = 0.75
PHY-3002 : Step(972): len = 7245, overlap = 0.75
PHY-3002 : Step(973): len = 7239.3, overlap = 0.75
PHY-3002 : Step(974): len = 7235.8, overlap = 0.75
PHY-3002 : Step(975): len = 7275.3, overlap = 0.75
PHY-3002 : Step(976): len = 7208.3, overlap = 0.75
PHY-3002 : Step(977): len = 7179.8, overlap = 0.75
PHY-3002 : Step(978): len = 7120.9, overlap = 0.75
PHY-3002 : Step(979): len = 7072.3, overlap = 0.75
PHY-3002 : Step(980): len = 7011.6, overlap = 2.5
PHY-3002 : Step(981): len = 6995.9, overlap = 2.5
PHY-3002 : Step(982): len = 6948.8, overlap = 2.5
PHY-3002 : Step(983): len = 6943.9, overlap = 2.5
PHY-3002 : Step(984): len = 6878.4, overlap = 1.75
PHY-3002 : Step(985): len = 6775.8, overlap = 1.75
PHY-3002 : Step(986): len = 6682.2, overlap = 1.75
PHY-3002 : Step(987): len = 6669.4, overlap = 0.75
PHY-3002 : Step(988): len = 6634.2, overlap = 1.25
PHY-3002 : Step(989): len = 6602.7, overlap = 1.25
PHY-3002 : Step(990): len = 6602.7, overlap = 1.25
PHY-3002 : Step(991): len = 6574, overlap = 1.25
PHY-3002 : Step(992): len = 6570.7, overlap = 1.25
PHY-3002 : Step(993): len = 6570.7, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.24316e-05
PHY-3002 : Step(994): len = 6571.6, overlap = 6.75
PHY-3002 : Step(995): len = 6580.2, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.48632e-05
PHY-3002 : Step(996): len = 6608.4, overlap = 6
PHY-3002 : Step(997): len = 6630.8, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43534e-05
PHY-3002 : Step(998): len = 6736.1, overlap = 5
PHY-3002 : Step(999): len = 7007.1, overlap = 4.25
PHY-3002 : Step(1000): len = 7912.8, overlap = 5
PHY-3002 : Step(1001): len = 7795.2, overlap = 5
PHY-3002 : Step(1002): len = 7781.3, overlap = 5
PHY-3002 : Step(1003): len = 7544.4, overlap = 5.25
PHY-3002 : Step(1004): len = 7441.5, overlap = 5.25
PHY-3002 : Step(1005): len = 7365.2, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.87068e-05
PHY-3002 : Step(1006): len = 7671.6, overlap = 5.5
PHY-3002 : Step(1007): len = 7758.3, overlap = 5.75
PHY-3002 : Step(1008): len = 7806.7, overlap = 5.5
PHY-3002 : Step(1009): len = 7837, overlap = 5.25
PHY-3002 : Step(1010): len = 7867.3, overlap = 5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000177414
PHY-3002 : Step(1011): len = 7928.7, overlap = 5
PHY-3002 : Step(1012): len = 7969.7, overlap = 4.75
PHY-3002 : Step(1013): len = 8048.1, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036104s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (216.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00403691
PHY-3002 : Step(1014): len = 11368.4, overlap = 1.5
PHY-3002 : Step(1015): len = 10783.6, overlap = 2.5
PHY-3002 : Step(1016): len = 10243.8, overlap = 3.25
PHY-3002 : Step(1017): len = 9951.9, overlap = 4.75
PHY-3002 : Step(1018): len = 9700, overlap = 5.5
PHY-3002 : Step(1019): len = 9608.4, overlap = 5.5
PHY-3002 : Step(1020): len = 9557.7, overlap = 5.5
PHY-3002 : Step(1021): len = 9454.1, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00535069
PHY-3002 : Step(1022): len = 9478.5, overlap = 5.75
PHY-3002 : Step(1023): len = 9417.4, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0107014
PHY-3002 : Step(1024): len = 9416.8, overlap = 5.75
PHY-3002 : Step(1025): len = 9437.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006350s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10811.4, Over = 0
PHY-3001 : Final: Len = 10811.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020244s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (154.4%)

RUN-1003 : finish command "place" in  3.491057s wall, 4.890625s user + 1.718750s system = 6.609375s CPU (189.3%)

RUN-1004 : used memory is 595 MB, reserved memory is 561 MB, peak memory is 917 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 151 to 129
PHY-1001 : Pin misalignment score is improved from 129 to 123
PHY-1001 : Pin misalignment score is improved from 123 to 121
PHY-1001 : Pin misalignment score is improved from 121 to 121
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021541s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (217.6%)

PHY-1001 : End global routing;  0.094342s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (115.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.002707s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 20992, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.221697s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (162.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20992, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20992
PHY-1001 : End DR Iter 1; 0.005779s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (270.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.469483s wall, 1.421875s user + 0.203125s system = 1.625000s CPU (110.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.689526s wall, 1.656250s user + 0.203125s system = 1.859375s CPU (110.1%)

RUN-1004 : used memory is 595 MB, reserved memory is 561 MB, peak memory is 918 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 212
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 384, pip num: 2151
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 304 valid insts, and 9235 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.368827s wall, 3.953125s user + 0.078125s system = 4.031250s CPU (294.5%)

RUN-1004 : used memory is 597 MB, reserved memory is 562 MB, peak memory is 918 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.562523s wall, 1.484375s user + 0.078125s system = 1.562500s CPU (100.0%)

RUN-1004 : used memory is 665 MB, reserved memory is 636 MB, peak memory is 918 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.736540s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 694 MB, reserved memory is 666 MB, peak memory is 918 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.903508s wall, 1.750000s user + 0.171875s system = 1.921875s CPU (21.6%)

RUN-1004 : used memory is 633 MB, reserved memory is 604 MB, peak memory is 918 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "K_num" in ../../rtl/eglm35.v(54)
SYN-5014 WARNING: the net's pin: pin "k_num[0]" in ../../rtl/eglm35.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 306 instances.
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2113/222 useful/useless nets, 1226/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1020 : Optimized 5 distributor mux.
SYN-1016 : Merged 131 instances.
SYN-1015 : Optimize round 1, 293 better
SYN-1014 : Optimize round 2
SYN-1032 : 1862/98 useful/useless nets, 1065/0 useful/useless insts
SYN-1019 : Optimized 340 mux instances.
SYN-1016 : Merged 49 instances.
SYN-1015 : Optimize round 2, 510 better
SYN-1014 : Optimize round 3
SYN-1032 : 1086/487 useful/useless nets, 646/8 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 984/72 useful/useless nets, 589/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 4, 78 better
SYN-1014 : Optimize round 5
SYN-1032 : 882/73 useful/useless nets, 532/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 5, 75 better
SYN-1014 : Optimize round 6
SYN-1032 : 780/70 useful/useless nets, 475/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 6, 75 better
SYN-1014 : Optimize round 7
SYN-1032 : 678/70 useful/useless nets, 418/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 7, 72 better
SYN-1014 : Optimize round 8
SYN-1032 : 576/67 useful/useless nets, 361/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 8, 65 better
SYN-1014 : Optimize round 9
SYN-1032 : 486/60 useful/useless nets, 310/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 9, 59 better
SYN-1014 : Optimize round 10
SYN-1032 : 400/59 useful/useless nets, 263/0 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 74 better
RUN-1003 : finish command "optimize_rtl" in  1.747906s wall, 1.750000s user + 0.031250s system = 1.781250s CPU (101.9%)

RUN-1004 : used memory is 613 MB, reserved memory is 583 MB, peak memory is 918 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          145
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 18
  #bufif1               0
  #MX21               104
  #FADD                 0
  #DFF                 18
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               3
#MACRO_MUX             45

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |127    |18     |25     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 329/0 useful/useless nets, 232/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 354/0 useful/useless nets, 257/0 useful/useless insts
SYN-2501 : Optimize round 1, 22 better
SYN-2501 : Optimize round 2
SYN-1032 : 354/0 useful/useless nets, 257/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 14 ROM instances
SYN-1032 : 671/9 useful/useless nets, 574/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 130 (2.79), #lev = 3 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 240 instances into 136 LUTs, name keeping = 91%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 574/0 useful/useless nets, 477/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 18 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 173 adder to BLE ...
SYN-4008 : Packed 173 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 150 LUT to BLE ...
SYN-4008 : Packed 150 LUT and 18 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 132 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 150/295 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |390   |390   |18    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.007862s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (105.4%)

RUN-1004 : used memory is 613 MB, reserved memory is 583 MB, peak memory is 918 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 210 instances, 195 slices, 22 macros(120 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1128, tnet num: 382, tinst num: 210, tnode num: 1168, tedge num: 1733.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 382 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 22 clock pins, and constraint 40 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024223s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 101631
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1026): len = 87833.3, overlap = 0
PHY-3002 : Step(1027): len = 79790.6, overlap = 0
PHY-3002 : Step(1028): len = 74272.2, overlap = 0
PHY-3002 : Step(1029): len = 70704.2, overlap = 0
PHY-3002 : Step(1030): len = 67922.8, overlap = 0
PHY-3002 : Step(1031): len = 63456, overlap = 0
PHY-3002 : Step(1032): len = 55366, overlap = 0
PHY-3002 : Step(1033): len = 51868.6, overlap = 0
PHY-3002 : Step(1034): len = 49899.5, overlap = 0
PHY-3002 : Step(1035): len = 41895.4, overlap = 0
PHY-3002 : Step(1036): len = 37565.9, overlap = 0
PHY-3002 : Step(1037): len = 35989.2, overlap = 0
PHY-3002 : Step(1038): len = 32744.6, overlap = 0
PHY-3002 : Step(1039): len = 28176.7, overlap = 0
PHY-3002 : Step(1040): len = 26377.5, overlap = 0
PHY-3002 : Step(1041): len = 24328, overlap = 0
PHY-3002 : Step(1042): len = 22224.7, overlap = 0
PHY-3002 : Step(1043): len = 17059.1, overlap = 0
PHY-3002 : Step(1044): len = 16472.1, overlap = 0
PHY-3002 : Step(1045): len = 15297.1, overlap = 0
PHY-3002 : Step(1046): len = 14187.3, overlap = 0
PHY-3002 : Step(1047): len = 13635.7, overlap = 0
PHY-3002 : Step(1048): len = 13282.5, overlap = 0
PHY-3002 : Step(1049): len = 12583, overlap = 0
PHY-3002 : Step(1050): len = 12406, overlap = 0
PHY-3002 : Step(1051): len = 11908.7, overlap = 0
PHY-3002 : Step(1052): len = 11534.6, overlap = 0
PHY-3002 : Step(1053): len = 11160.3, overlap = 0
PHY-3002 : Step(1054): len = 10897.5, overlap = 0
PHY-3002 : Step(1055): len = 10616.5, overlap = 0
PHY-3002 : Step(1056): len = 10572.9, overlap = 0
PHY-3002 : Step(1057): len = 9810, overlap = 0
PHY-3002 : Step(1058): len = 9577.6, overlap = 0
PHY-3002 : Step(1059): len = 9144.4, overlap = 0
PHY-3002 : Step(1060): len = 8956.3, overlap = 0
PHY-3002 : Step(1061): len = 8956.3, overlap = 0
PHY-3002 : Step(1062): len = 8855.9, overlap = 0
PHY-3002 : Step(1063): len = 8855.9, overlap = 0
PHY-3002 : Step(1064): len = 8799, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003924s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1065): len = 8738.2, overlap = 0
PHY-3002 : Step(1066): len = 8735.7, overlap = 0
PHY-3002 : Step(1067): len = 8228.6, overlap = 0.5
PHY-3002 : Step(1068): len = 8215.2, overlap = 0.5
PHY-3002 : Step(1069): len = 8052.2, overlap = 0.5
PHY-3002 : Step(1070): len = 8044.6, overlap = 0.5
PHY-3002 : Step(1071): len = 8035.5, overlap = 0.5
PHY-3002 : Step(1072): len = 7948.8, overlap = 0.5
PHY-3002 : Step(1073): len = 7736.4, overlap = 0.75
PHY-3002 : Step(1074): len = 7632, overlap = 0.75
PHY-3002 : Step(1075): len = 7486.8, overlap = 0.75
PHY-3002 : Step(1076): len = 7443.4, overlap = 0.75
PHY-3002 : Step(1077): len = 7390.4, overlap = 0.75
PHY-3002 : Step(1078): len = 7386.1, overlap = 0.75
PHY-3002 : Step(1079): len = 7300.7, overlap = 0.75
PHY-3002 : Step(1080): len = 7245, overlap = 0.75
PHY-3002 : Step(1081): len = 7239.3, overlap = 0.75
PHY-3002 : Step(1082): len = 7235.8, overlap = 0.75
PHY-3002 : Step(1083): len = 7275.3, overlap = 0.75
PHY-3002 : Step(1084): len = 7208.3, overlap = 0.75
PHY-3002 : Step(1085): len = 7179.8, overlap = 0.75
PHY-3002 : Step(1086): len = 7120.9, overlap = 0.75
PHY-3002 : Step(1087): len = 7072.3, overlap = 0.75
PHY-3002 : Step(1088): len = 7011.6, overlap = 2.5
PHY-3002 : Step(1089): len = 6995.9, overlap = 2.5
PHY-3002 : Step(1090): len = 6948.8, overlap = 2.5
PHY-3002 : Step(1091): len = 6943.9, overlap = 2.5
PHY-3002 : Step(1092): len = 6878.4, overlap = 1.75
PHY-3002 : Step(1093): len = 6775.8, overlap = 1.75
PHY-3002 : Step(1094): len = 6682.2, overlap = 1.75
PHY-3002 : Step(1095): len = 6669.4, overlap = 0.75
PHY-3002 : Step(1096): len = 6634.2, overlap = 1.25
PHY-3002 : Step(1097): len = 6602.7, overlap = 1.25
PHY-3002 : Step(1098): len = 6602.7, overlap = 1.25
PHY-3002 : Step(1099): len = 6574, overlap = 1.25
PHY-3002 : Step(1100): len = 6570.7, overlap = 1.25
PHY-3002 : Step(1101): len = 6570.7, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.24316e-05
PHY-3002 : Step(1102): len = 6571.6, overlap = 6.75
PHY-3002 : Step(1103): len = 6580.2, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.48632e-05
PHY-3002 : Step(1104): len = 6608.4, overlap = 6
PHY-3002 : Step(1105): len = 6630.8, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43534e-05
PHY-3002 : Step(1106): len = 6736.1, overlap = 5
PHY-3002 : Step(1107): len = 7007.1, overlap = 4.25
PHY-3002 : Step(1108): len = 7912.8, overlap = 5
PHY-3002 : Step(1109): len = 7795.2, overlap = 5
PHY-3002 : Step(1110): len = 7781.3, overlap = 5
PHY-3002 : Step(1111): len = 7544.4, overlap = 5.25
PHY-3002 : Step(1112): len = 7441.5, overlap = 5.25
PHY-3002 : Step(1113): len = 7365.2, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.87068e-05
PHY-3002 : Step(1114): len = 7671.6, overlap = 5.5
PHY-3002 : Step(1115): len = 7758.3, overlap = 5.75
PHY-3002 : Step(1116): len = 7806.7, overlap = 5.5
PHY-3002 : Step(1117): len = 7837, overlap = 5.25
PHY-3002 : Step(1118): len = 7867.3, overlap = 5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000177414
PHY-3002 : Step(1119): len = 7928.7, overlap = 5
PHY-3002 : Step(1120): len = 7969.7, overlap = 4.75
PHY-3002 : Step(1121): len = 8048.1, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035694s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (218.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00403691
PHY-3002 : Step(1122): len = 11368.4, overlap = 1.5
PHY-3002 : Step(1123): len = 10783.6, overlap = 2.5
PHY-3002 : Step(1124): len = 10243.8, overlap = 3.25
PHY-3002 : Step(1125): len = 9951.9, overlap = 4.75
PHY-3002 : Step(1126): len = 9700, overlap = 5.5
PHY-3002 : Step(1127): len = 9608.4, overlap = 5.5
PHY-3002 : Step(1128): len = 9557.7, overlap = 5.5
PHY-3002 : Step(1129): len = 9454.1, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00535069
PHY-3002 : Step(1130): len = 9478.5, overlap = 5.75
PHY-3002 : Step(1131): len = 9417.4, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0107014
PHY-3002 : Step(1132): len = 9416.8, overlap = 5.75
PHY-3002 : Step(1133): len = 9437.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006088s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10811.4, Over = 0
PHY-3001 : Final: Len = 10811.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020181s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (77.4%)

RUN-1003 : finish command "place" in  3.452184s wall, 5.171875s user + 1.937500s system = 7.109375s CPU (205.9%)

RUN-1004 : used memory is 613 MB, reserved memory is 583 MB, peak memory is 918 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 151 to 129
PHY-1001 : Pin misalignment score is improved from 129 to 123
PHY-1001 : Pin misalignment score is improved from 123 to 121
PHY-1001 : Pin misalignment score is improved from 121 to 121
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020926s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (298.7%)

PHY-1001 : End global routing;  0.094662s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (132.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.002766s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (1129.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 20992, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.229196s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (190.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20992, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20992
PHY-1001 : End DR Iter 1; 0.006106s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (255.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.463234s wall, 1.515625s user + 0.171875s system = 1.687500s CPU (115.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.688474s wall, 1.781250s user + 0.171875s system = 1.953125s CPU (115.7%)

RUN-1004 : used memory is 615 MB, reserved memory is 583 MB, peak memory is 939 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 212
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 384, pip num: 2143
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 304 valid insts, and 9219 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.317819s wall, 3.734375s user + 0.109375s system = 3.843750s CPU (291.7%)

RUN-1004 : used memory is 616 MB, reserved memory is 583 MB, peak memory is 939 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.557570s wall, 1.515625s user + 0.062500s system = 1.578125s CPU (101.3%)

RUN-1004 : used memory is 673 MB, reserved memory is 643 MB, peak memory is 939 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.671266s wall, 0.093750s user + 0.093750s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 702 MB, reserved memory is 674 MB, peak memory is 939 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.829632s wall, 1.750000s user + 0.187500s system = 1.937500s CPU (21.9%)

RUN-1004 : used memory is 639 MB, reserved memory is 609 MB, peak memory is 939 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "K_num" in ../../rtl/eglm35.v(54)
SYN-5014 WARNING: the net's pin: pin "k_num[0]" in ../../rtl/eglm35.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 306 instances.
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2063/222 useful/useless nets, 1191/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1020 : Optimized 5 distributor mux.
SYN-1016 : Merged 131 instances.
SYN-1015 : Optimize round 1, 294 better
SYN-1014 : Optimize round 2
SYN-1032 : 1810/99 useful/useless nets, 1028/0 useful/useless insts
SYN-1019 : Optimized 340 mux instances.
SYN-1016 : Merged 49 instances.
SYN-1015 : Optimize round 2, 511 better
SYN-1014 : Optimize round 3
SYN-1032 : 1034/487 useful/useless nets, 609/8 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 932/72 useful/useless nets, 552/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 4, 78 better
SYN-1014 : Optimize round 5
SYN-1032 : 830/73 useful/useless nets, 495/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 5, 75 better
SYN-1014 : Optimize round 6
SYN-1032 : 728/70 useful/useless nets, 438/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 6, 75 better
SYN-1014 : Optimize round 7
SYN-1032 : 626/70 useful/useless nets, 381/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 7, 72 better
SYN-1014 : Optimize round 8
SYN-1032 : 524/67 useful/useless nets, 324/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 8, 65 better
SYN-1014 : Optimize round 9
SYN-1032 : 434/60 useful/useless nets, 273/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 9, 59 better
SYN-1014 : Optimize round 10
SYN-1032 : 348/59 useful/useless nets, 226/0 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 74 better
RUN-1003 : finish command "optimize_rtl" in  1.660784s wall, 1.687500s user + 0.046875s system = 1.734375s CPU (104.4%)

RUN-1004 : used memory is 619 MB, reserved memory is 589 MB, peak memory is 939 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          128
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               0
  #MX21               104
  #FADD                 0
  #DFF                  2
  #LATCH                0
#MACRO_ADD             20
#MACRO_EQ               1
#MACRO_MUX             29

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |126    |2      |21     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 277/0 useful/useless nets, 195/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 274/0 useful/useless nets, 192/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 274/0 useful/useless nets, 192/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 15 ROM instances
SYN-1032 : 555/9 useful/useless nets, 473/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 107 (2.86), #lev = 3 (1.50)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 190 instances into 114 LUTs, name keeping = 93%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 486/0 useful/useless nets, 404/0 useful/useless insts
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 485/0 useful/useless nets, 403/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 155 adder to BLE ...
SYN-4008 : Packed 155 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 128 LUT to BLE ...
SYN-4008 : Packed 128 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 127 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 128/259 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  340   out of  19600    1.73%
#reg                    1   out of  19600    0.01%
#le                   340
  #lut only           339   out of    340   99.71%
  #reg only             0   out of    340    0.00%
  #lut&reg              1   out of    340    0.29%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |340   |340   |1     |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.119150s wall, 1.187500s user + 0.062500s system = 1.250000s CPU (111.7%)

RUN-1004 : used memory is 619 MB, reserved memory is 589 MB, peak memory is 939 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 188 instances
RUN-1001 : 86 mslices, 85 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 333 nets
RUN-1001 : 241 nets have 2 pins
RUN-1001 : 71 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 186 instances, 171 slices, 20 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 946, tnet num: 331, tinst num: 186, tnode num: 949, tedge num: 1409.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 331 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 2 clock pins, and constraint 3 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.018961s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 84889.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.989531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1134): len = 48310.1, overlap = 0
PHY-3002 : Step(1135): len = 32118.9, overlap = 0
PHY-3002 : Step(1136): len = 23289.1, overlap = 0
PHY-3002 : Step(1137): len = 16988.9, overlap = 0
PHY-3002 : Step(1138): len = 13911.8, overlap = 0
PHY-3002 : Step(1139): len = 10980.4, overlap = 0
PHY-3002 : Step(1140): len = 10546.6, overlap = 0
PHY-3002 : Step(1141): len = 9033.3, overlap = 0
PHY-3002 : Step(1142): len = 8730, overlap = 0
PHY-3002 : Step(1143): len = 8470, overlap = 0
PHY-3002 : Step(1144): len = 7668, overlap = 0
PHY-3002 : Step(1145): len = 7607.9, overlap = 0
PHY-3002 : Step(1146): len = 7578, overlap = 0
PHY-3002 : Step(1147): len = 7422.6, overlap = 0
PHY-3002 : Step(1148): len = 7040, overlap = 0
PHY-3002 : Step(1149): len = 7067.2, overlap = 0
PHY-3002 : Step(1150): len = 6777.9, overlap = 0
PHY-3002 : Step(1151): len = 6811.2, overlap = 0
PHY-3002 : Step(1152): len = 6732.5, overlap = 0
PHY-3002 : Step(1153): len = 6529.3, overlap = 0
PHY-3002 : Step(1154): len = 6529.5, overlap = 0
PHY-3002 : Step(1155): len = 6661, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003938s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.989531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1156): len = 6343.7, overlap = 0.25
PHY-3002 : Step(1157): len = 6337.1, overlap = 0.5
PHY-3002 : Step(1158): len = 6338.3, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.989531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.13469e-05
PHY-3002 : Step(1159): len = 6520.3, overlap = 7.25
PHY-3002 : Step(1160): len = 6520.3, overlap = 7.25
PHY-3002 : Step(1161): len = 6608.8, overlap = 7.5
PHY-3002 : Step(1162): len = 6608.8, overlap = 7.5
PHY-3002 : Step(1163): len = 6624.7, overlap = 5.25
PHY-3002 : Step(1164): len = 6643.8, overlap = 5.25
PHY-3002 : Step(1165): len = 6731.1, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.26939e-05
PHY-3002 : Step(1166): len = 7094.5, overlap = 4.25
PHY-3002 : Step(1167): len = 7166.2, overlap = 4.25
PHY-3002 : Step(1168): len = 7603.9, overlap = 3
PHY-3002 : Step(1169): len = 7718, overlap = 3
PHY-3002 : Step(1170): len = 7418.6, overlap = 3.75
PHY-3002 : Step(1171): len = 7406.2, overlap = 4
PHY-3002 : Step(1172): len = 7331.5, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.53877e-05
PHY-3002 : Step(1173): len = 7371.7, overlap = 4
PHY-3002 : Step(1174): len = 7397.8, overlap = 4
PHY-3002 : Step(1175): len = 7397.8, overlap = 4
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.07754e-05
PHY-3002 : Step(1176): len = 7656.5, overlap = 4
PHY-3002 : Step(1177): len = 7683.3, overlap = 4
PHY-3002 : Step(1178): len = 7758.2, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039053s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (240.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.989531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00513395
PHY-3002 : Step(1179): len = 9297.5, overlap = 1.75
PHY-3002 : Step(1180): len = 8968, overlap = 2.25
PHY-3002 : Step(1181): len = 8605.1, overlap = 4.25
PHY-3002 : Step(1182): len = 8580.8, overlap = 4.25
PHY-3002 : Step(1183): len = 8504.4, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006192s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9343.4, Over = 0
PHY-3001 : Final: Len = 9343.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012885s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (485.1%)

RUN-1003 : finish command "place" in  1.737806s wall, 2.453125s user + 0.812500s system = 3.265625s CPU (187.9%)

RUN-1004 : used memory is 620 MB, reserved memory is 589 MB, peak memory is 939 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 127 to 108
PHY-1001 : Pin misalignment score is improved from 108 to 100
PHY-1001 : Pin misalignment score is improved from 100 to 100
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 188 instances
RUN-1001 : 86 mslices, 85 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 333 nets
RUN-1001 : 241 nets have 2 pins
RUN-1001 : 71 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013229s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (118.1%)

PHY-1001 : End global routing;  0.086642s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (126.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 69% nets.
PHY-1002 : len = 19176, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19176
PHY-1001 : End Routed; 0.265825s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (146.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.516407s wall, 1.515625s user + 0.140625s system = 1.656250s CPU (109.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.725437s wall, 1.734375s user + 0.171875s system = 1.906250s CPU (110.5%)

RUN-1004 : used memory is 622 MB, reserved memory is 592 MB, peak memory is 963 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  340   out of  19600    1.73%
#reg                    1   out of  19600    0.01%
#le                   340
  #lut only           339   out of    340   99.71%
  #reg only             0   out of    340    0.00%
  #lut&reg              1   out of    340    0.29%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 188
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 333, pip num: 1805
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 321 valid insts, and 8047 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.359572s wall, 4.406250s user + 0.062500s system = 4.468750s CPU (328.7%)

RUN-1004 : used memory is 625 MB, reserved memory is 594 MB, peak memory is 963 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.554148s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (100.5%)

RUN-1004 : used memory is 685 MB, reserved memory is 656 MB, peak memory is 963 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.706943s wall, 0.156250s user + 0.093750s system = 0.250000s CPU (3.7%)

RUN-1004 : used memory is 706 MB, reserved memory is 678 MB, peak memory is 963 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.868556s wall, 1.796875s user + 0.156250s system = 1.953125s CPU (22.0%)

RUN-1004 : used memory is 648 MB, reserved memory is 620 MB, peak memory is 963 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "K_num" in ../../rtl/eglm35.v(54)
SYN-5014 WARNING: the net's pin: pin "k_num[0]" in ../../rtl/eglm35.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 306 instances.
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2113/222 useful/useless nets, 1226/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1020 : Optimized 5 distributor mux.
SYN-1016 : Merged 131 instances.
SYN-1015 : Optimize round 1, 293 better
SYN-1014 : Optimize round 2
SYN-1032 : 1862/98 useful/useless nets, 1065/0 useful/useless insts
SYN-1019 : Optimized 340 mux instances.
SYN-1016 : Merged 49 instances.
SYN-1015 : Optimize round 2, 510 better
SYN-1014 : Optimize round 3
SYN-1032 : 1086/487 useful/useless nets, 646/8 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 984/72 useful/useless nets, 589/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 4, 78 better
SYN-1014 : Optimize round 5
SYN-1032 : 882/73 useful/useless nets, 532/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 5, 75 better
SYN-1014 : Optimize round 6
SYN-1032 : 780/70 useful/useless nets, 475/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 6, 75 better
SYN-1014 : Optimize round 7
SYN-1032 : 678/70 useful/useless nets, 418/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 7, 72 better
SYN-1014 : Optimize round 8
SYN-1032 : 576/67 useful/useless nets, 361/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 8, 65 better
SYN-1014 : Optimize round 9
SYN-1032 : 486/60 useful/useless nets, 310/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 9, 59 better
SYN-1014 : Optimize round 10
SYN-1032 : 400/59 useful/useless nets, 263/0 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 74 better
RUN-1003 : finish command "optimize_rtl" in  1.756889s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (101.4%)

RUN-1004 : used memory is 628 MB, reserved memory is 599 MB, peak memory is 963 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          145
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 18
  #bufif1               0
  #MX21               104
  #FADD                 0
  #DFF                 18
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               3
#MACRO_MUX             45

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |127    |18     |25     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 329/0 useful/useless nets, 232/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 346/0 useful/useless nets, 249/0 useful/useless insts
SYN-2501 : Optimize round 1, 22 better
SYN-2501 : Optimize round 2
SYN-1032 : 346/0 useful/useless nets, 249/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 14 ROM instances
SYN-1032 : 663/9 useful/useless nets, 566/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 130 (2.79), #lev = 3 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 232 instances into 136 LUTs, name keeping = 91%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 574/0 useful/useless nets, 477/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 18 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 173 adder to BLE ...
SYN-4008 : Packed 173 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 150 LUT to BLE ...
SYN-4008 : Packed 150 LUT and 18 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 132 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 150/295 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |390   |390   |18    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.074065s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (107.7%)

RUN-1004 : used memory is 628 MB, reserved memory is 599 MB, peak memory is 963 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 210 instances, 195 slices, 22 macros(120 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1128, tnet num: 382, tinst num: 210, tnode num: 1168, tedge num: 1733.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 382 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 22 clock pins, and constraint 40 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023082s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 101631
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1184): len = 87833.3, overlap = 0
PHY-3002 : Step(1185): len = 79790.6, overlap = 0
PHY-3002 : Step(1186): len = 74272.2, overlap = 0
PHY-3002 : Step(1187): len = 70704.2, overlap = 0
PHY-3002 : Step(1188): len = 67922.8, overlap = 0
PHY-3002 : Step(1189): len = 63456, overlap = 0
PHY-3002 : Step(1190): len = 55366, overlap = 0
PHY-3002 : Step(1191): len = 51868.6, overlap = 0
PHY-3002 : Step(1192): len = 49899.5, overlap = 0
PHY-3002 : Step(1193): len = 41895.4, overlap = 0
PHY-3002 : Step(1194): len = 37565.9, overlap = 0
PHY-3002 : Step(1195): len = 35989.2, overlap = 0
PHY-3002 : Step(1196): len = 32744.6, overlap = 0
PHY-3002 : Step(1197): len = 28176.7, overlap = 0
PHY-3002 : Step(1198): len = 26377.5, overlap = 0
PHY-3002 : Step(1199): len = 24328, overlap = 0
PHY-3002 : Step(1200): len = 22224.7, overlap = 0
PHY-3002 : Step(1201): len = 17059.1, overlap = 0
PHY-3002 : Step(1202): len = 16472.1, overlap = 0
PHY-3002 : Step(1203): len = 15297.1, overlap = 0
PHY-3002 : Step(1204): len = 14187.3, overlap = 0
PHY-3002 : Step(1205): len = 13635.7, overlap = 0
PHY-3002 : Step(1206): len = 13282.5, overlap = 0
PHY-3002 : Step(1207): len = 12583, overlap = 0
PHY-3002 : Step(1208): len = 12406, overlap = 0
PHY-3002 : Step(1209): len = 11908.7, overlap = 0
PHY-3002 : Step(1210): len = 11534.6, overlap = 0
PHY-3002 : Step(1211): len = 11160.3, overlap = 0
PHY-3002 : Step(1212): len = 10897.5, overlap = 0
PHY-3002 : Step(1213): len = 10616.5, overlap = 0
PHY-3002 : Step(1214): len = 10572.9, overlap = 0
PHY-3002 : Step(1215): len = 9810, overlap = 0
PHY-3002 : Step(1216): len = 9577.6, overlap = 0
PHY-3002 : Step(1217): len = 9144.4, overlap = 0
PHY-3002 : Step(1218): len = 8956.3, overlap = 0
PHY-3002 : Step(1219): len = 8956.3, overlap = 0
PHY-3002 : Step(1220): len = 8855.9, overlap = 0
PHY-3002 : Step(1221): len = 8855.9, overlap = 0
PHY-3002 : Step(1222): len = 8799, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003985s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1223): len = 8738.2, overlap = 0
PHY-3002 : Step(1224): len = 8735.7, overlap = 0
PHY-3002 : Step(1225): len = 8228.6, overlap = 0.5
PHY-3002 : Step(1226): len = 8215.2, overlap = 0.5
PHY-3002 : Step(1227): len = 8052.2, overlap = 0.5
PHY-3002 : Step(1228): len = 8044.6, overlap = 0.5
PHY-3002 : Step(1229): len = 8035.5, overlap = 0.5
PHY-3002 : Step(1230): len = 7948.8, overlap = 0.5
PHY-3002 : Step(1231): len = 7736.4, overlap = 0.75
PHY-3002 : Step(1232): len = 7632, overlap = 0.75
PHY-3002 : Step(1233): len = 7486.8, overlap = 0.75
PHY-3002 : Step(1234): len = 7443.4, overlap = 0.75
PHY-3002 : Step(1235): len = 7390.4, overlap = 0.75
PHY-3002 : Step(1236): len = 7386.1, overlap = 0.75
PHY-3002 : Step(1237): len = 7300.7, overlap = 0.75
PHY-3002 : Step(1238): len = 7245, overlap = 0.75
PHY-3002 : Step(1239): len = 7239.3, overlap = 0.75
PHY-3002 : Step(1240): len = 7235.8, overlap = 0.75
PHY-3002 : Step(1241): len = 7275.3, overlap = 0.75
PHY-3002 : Step(1242): len = 7208.3, overlap = 0.75
PHY-3002 : Step(1243): len = 7179.8, overlap = 0.75
PHY-3002 : Step(1244): len = 7120.9, overlap = 0.75
PHY-3002 : Step(1245): len = 7072.3, overlap = 0.75
PHY-3002 : Step(1246): len = 7011.6, overlap = 2.5
PHY-3002 : Step(1247): len = 6995.9, overlap = 2.5
PHY-3002 : Step(1248): len = 6948.8, overlap = 2.5
PHY-3002 : Step(1249): len = 6943.9, overlap = 2.5
PHY-3002 : Step(1250): len = 6878.4, overlap = 1.75
PHY-3002 : Step(1251): len = 6775.8, overlap = 1.75
PHY-3002 : Step(1252): len = 6682.2, overlap = 1.75
PHY-3002 : Step(1253): len = 6669.4, overlap = 0.75
PHY-3002 : Step(1254): len = 6634.2, overlap = 1.25
PHY-3002 : Step(1255): len = 6602.7, overlap = 1.25
PHY-3002 : Step(1256): len = 6602.7, overlap = 1.25
PHY-3002 : Step(1257): len = 6574, overlap = 1.25
PHY-3002 : Step(1258): len = 6570.7, overlap = 1.25
PHY-3002 : Step(1259): len = 6570.7, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.24316e-05
PHY-3002 : Step(1260): len = 6571.6, overlap = 6.75
PHY-3002 : Step(1261): len = 6580.2, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.48632e-05
PHY-3002 : Step(1262): len = 6608.4, overlap = 6
PHY-3002 : Step(1263): len = 6630.8, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43534e-05
PHY-3002 : Step(1264): len = 6736.1, overlap = 5
PHY-3002 : Step(1265): len = 7007.1, overlap = 4.25
PHY-3002 : Step(1266): len = 7912.8, overlap = 5
PHY-3002 : Step(1267): len = 7795.2, overlap = 5
PHY-3002 : Step(1268): len = 7781.3, overlap = 5
PHY-3002 : Step(1269): len = 7544.4, overlap = 5.25
PHY-3002 : Step(1270): len = 7441.5, overlap = 5.25
PHY-3002 : Step(1271): len = 7365.2, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.87068e-05
PHY-3002 : Step(1272): len = 7671.6, overlap = 5.5
PHY-3002 : Step(1273): len = 7758.3, overlap = 5.75
PHY-3002 : Step(1274): len = 7806.7, overlap = 5.5
PHY-3002 : Step(1275): len = 7837, overlap = 5.25
PHY-3002 : Step(1276): len = 7867.3, overlap = 5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000177414
PHY-3002 : Step(1277): len = 7928.7, overlap = 5
PHY-3002 : Step(1278): len = 7969.7, overlap = 4.75
PHY-3002 : Step(1279): len = 8048.1, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039412s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (277.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00403691
PHY-3002 : Step(1280): len = 11368.4, overlap = 1.5
PHY-3002 : Step(1281): len = 10783.6, overlap = 2.5
PHY-3002 : Step(1282): len = 10243.8, overlap = 3.25
PHY-3002 : Step(1283): len = 9951.9, overlap = 4.75
PHY-3002 : Step(1284): len = 9700, overlap = 5.5
PHY-3002 : Step(1285): len = 9608.4, overlap = 5.5
PHY-3002 : Step(1286): len = 9557.7, overlap = 5.5
PHY-3002 : Step(1287): len = 9454.1, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00535069
PHY-3002 : Step(1288): len = 9478.5, overlap = 5.75
PHY-3002 : Step(1289): len = 9417.4, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0107014
PHY-3002 : Step(1290): len = 9416.8, overlap = 5.75
PHY-3002 : Step(1291): len = 9437.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006556s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10811.4, Over = 0
PHY-3001 : Final: Len = 10811.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020967s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (149.0%)

RUN-1003 : finish command "place" in  3.630041s wall, 5.515625s user + 1.906250s system = 7.421875s CPU (204.5%)

RUN-1004 : used memory is 629 MB, reserved memory is 599 MB, peak memory is 963 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 151 to 129
PHY-1001 : Pin misalignment score is improved from 129 to 123
PHY-1001 : Pin misalignment score is improved from 123 to 121
PHY-1001 : Pin misalignment score is improved from 121 to 121
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021485s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.7%)

PHY-1001 : End global routing;  0.096535s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (145.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 20992, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.231606s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (148.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20992, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20992
PHY-1001 : End DR Iter 1; 0.006206s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.484928s wall, 1.328125s user + 0.328125s system = 1.656250s CPU (111.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.707118s wall, 1.562500s user + 0.343750s system = 1.906250s CPU (111.7%)

RUN-1004 : used memory is 642 MB, reserved memory is 612 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 212
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 384, pip num: 2151
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 304 valid insts, and 9235 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.318454s wall, 3.875000s user + 0.093750s system = 3.968750s CPU (301.0%)

RUN-1004 : used memory is 643 MB, reserved memory is 612 MB, peak memory is 972 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "K_num" in ../../rtl/eglm35.v(54)
SYN-5014 WARNING: the net's pin: pin "k_num[0]" in ../../rtl/eglm35.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 306 instances.
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2123/222 useful/useless nets, 1236/8 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 128 instances.
SYN-1015 : Optimize round 1, 300 better
SYN-1014 : Optimize round 2
SYN-1032 : 1860/102 useful/useless nets, 1063/4 useful/useless insts
SYN-1019 : Optimized 349 mux instances.
SYN-1016 : Merged 49 instances.
SYN-1015 : Optimize round 2, 530 better
SYN-1014 : Optimize round 3
SYN-1032 : 1084/487 useful/useless nets, 644/8 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 982/72 useful/useless nets, 587/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 4, 78 better
SYN-1014 : Optimize round 5
SYN-1032 : 880/73 useful/useless nets, 530/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 5, 75 better
SYN-1014 : Optimize round 6
SYN-1032 : 778/70 useful/useless nets, 473/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 6, 75 better
SYN-1014 : Optimize round 7
SYN-1032 : 676/70 useful/useless nets, 416/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 7, 72 better
SYN-1014 : Optimize round 8
SYN-1032 : 574/67 useful/useless nets, 359/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 8, 65 better
SYN-1014 : Optimize round 9
SYN-1032 : 484/60 useful/useless nets, 308/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 9, 59 better
SYN-1014 : Optimize round 10
SYN-1032 : 398/59 useful/useless nets, 261/0 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 74 better
RUN-1003 : finish command "optimize_rtl" in  1.666186s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (102.2%)

RUN-1004 : used memory is 553 MB, reserved memory is 611 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          139
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21               104
  #FADD                 0
  #DFF                 18
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               7
#MACRO_MUX             45

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |121    |18     |29     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 327/0 useful/useless nets, 230/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 352/0 useful/useless nets, 255/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 32 better
SYN-2501 : Optimize round 2
SYN-1032 : 350/0 useful/useless nets, 253/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 14 ROM instances
SYN-1032 : 667/9 useful/useless nets, 570/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 130 (2.79), #lev = 3 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 236 instances into 136 LUTs, name keeping = 91%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 574/0 useful/useless nets, 477/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 18 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 173 adder to BLE ...
SYN-4008 : Packed 173 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 150 LUT to BLE ...
SYN-4008 : Packed 150 LUT and 18 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 132 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 150/295 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |390   |390   |18    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.023829s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (102.3%)

RUN-1004 : used memory is 553 MB, reserved memory is 611 MB, peak memory is 972 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 210 instances, 195 slices, 22 macros(120 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1128, tnet num: 382, tinst num: 210, tnode num: 1168, tedge num: 1733.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 382 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 22 clock pins, and constraint 40 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024249s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 105059
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1292): len = 91886.4, overlap = 0
PHY-3002 : Step(1293): len = 86044.8, overlap = 0
PHY-3002 : Step(1294): len = 81310.1, overlap = 0
PHY-3002 : Step(1295): len = 76281.9, overlap = 0
PHY-3002 : Step(1296): len = 71449.6, overlap = 0
PHY-3002 : Step(1297): len = 68942.6, overlap = 0
PHY-3002 : Step(1298): len = 65350.5, overlap = 0
PHY-3002 : Step(1299): len = 57070.5, overlap = 0
PHY-3002 : Step(1300): len = 52953.1, overlap = 0
PHY-3002 : Step(1301): len = 50669.9, overlap = 0
PHY-3002 : Step(1302): len = 45438.4, overlap = 0
PHY-3002 : Step(1303): len = 40454.3, overlap = 0
PHY-3002 : Step(1304): len = 38196.6, overlap = 0
PHY-3002 : Step(1305): len = 35524.2, overlap = 0
PHY-3002 : Step(1306): len = 27117.2, overlap = 0
PHY-3002 : Step(1307): len = 25404.9, overlap = 0
PHY-3002 : Step(1308): len = 24168.4, overlap = 0
PHY-3002 : Step(1309): len = 19140.5, overlap = 0
PHY-3002 : Step(1310): len = 16854.9, overlap = 0
PHY-3002 : Step(1311): len = 16126.1, overlap = 0
PHY-3002 : Step(1312): len = 15273.3, overlap = 0
PHY-3002 : Step(1313): len = 13976.5, overlap = 0
PHY-3002 : Step(1314): len = 13727.1, overlap = 0
PHY-3002 : Step(1315): len = 12942.8, overlap = 0
PHY-3002 : Step(1316): len = 12215, overlap = 0
PHY-3002 : Step(1317): len = 11627.3, overlap = 0
PHY-3002 : Step(1318): len = 11139.2, overlap = 0
PHY-3002 : Step(1319): len = 10840, overlap = 0
PHY-3002 : Step(1320): len = 10648.8, overlap = 0
PHY-3002 : Step(1321): len = 10315.6, overlap = 0
PHY-3002 : Step(1322): len = 10003.2, overlap = 0
PHY-3002 : Step(1323): len = 9321.7, overlap = 0
PHY-3002 : Step(1324): len = 8849.4, overlap = 0
PHY-3002 : Step(1325): len = 8623.2, overlap = 0
PHY-3002 : Step(1326): len = 8484.4, overlap = 0
PHY-3002 : Step(1327): len = 8316.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004218s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1328): len = 8222.4, overlap = 1.5
PHY-3002 : Step(1329): len = 8096, overlap = 1.5
PHY-3002 : Step(1330): len = 8048.8, overlap = 1.75
PHY-3002 : Step(1331): len = 8003.8, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.19251e-05
PHY-3002 : Step(1332): len = 8052.8, overlap = 7.5
PHY-3002 : Step(1333): len = 8123.5, overlap = 7.25
PHY-3002 : Step(1334): len = 8190.7, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.38502e-05
PHY-3002 : Step(1335): len = 8310.6, overlap = 4.5
PHY-3002 : Step(1336): len = 8452, overlap = 3.75
PHY-3002 : Step(1337): len = 8703.4, overlap = 3.75
PHY-3002 : Step(1338): len = 8975.8, overlap = 2.25
PHY-3002 : Step(1339): len = 8898.4, overlap = 2.25
PHY-3002 : Step(1340): len = 8877.2, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0001677
PHY-3002 : Step(1341): len = 8881.3, overlap = 2.25
PHY-3002 : Step(1342): len = 8892.5, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049127s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (127.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1343): len = 11641.4, overlap = 1.75
PHY-3002 : Step(1344): len = 11082.2, overlap = 1.75
PHY-3002 : Step(1345): len = 10311.1, overlap = 1.5
PHY-3002 : Step(1346): len = 9604.9, overlap = 5.25
PHY-3002 : Step(1347): len = 9282.5, overlap = 6.5
PHY-3002 : Step(1348): len = 9198, overlap = 6.75
PHY-3002 : Step(1349): len = 9154.7, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000102298
PHY-3002 : Step(1350): len = 9150.5, overlap = 7.25
PHY-3002 : Step(1351): len = 9163.9, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000204595
PHY-3002 : Step(1352): len = 9156.5, overlap = 7.5
PHY-3002 : Step(1353): len = 9167, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006156s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 11097.4, Over = 0
PHY-3001 : Final: Len = 11097.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019112s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (163.5%)

RUN-1003 : finish command "place" in  2.188153s wall, 3.015625s user + 1.140625s system = 4.156250s CPU (189.9%)

RUN-1004 : used memory is 553 MB, reserved memory is 611 MB, peak memory is 972 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 156 to 128
PHY-1001 : Pin misalignment score is improved from 128 to 119
PHY-1001 : Pin misalignment score is improved from 119 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 118
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020081s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.8%)

PHY-1001 : End global routing;  0.097360s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (128.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.004914s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 22688, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.260358s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (162.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 22696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22696
PHY-1001 : End DR Iter 1; 0.005694s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.534789s wall, 1.421875s user + 0.281250s system = 1.703125s CPU (111.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.757133s wall, 1.671875s user + 0.296875s system = 1.968750s CPU (112.0%)

RUN-1004 : used memory is 561 MB, reserved memory is 619 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 212
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 384, pip num: 2156
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 314 valid insts, and 9246 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.501596s wall, 4.484375s user + 0.078125s system = 4.562500s CPU (303.8%)

RUN-1004 : used memory is 561 MB, reserved memory is 619 MB, peak memory is 972 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'k_num' in ../../rtl/eglm35.v(54)
HDL-5007 WARNING: net 'K_num' does not have a driver in ../../rtl/eglm35.v(54)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-5013 WARNING: Undriven net: model "eglm35" / net "K_num" in ../../rtl/eglm35.v(54)
SYN-5014 WARNING: the net's pin: pin "k_num[0]" in ../../rtl/eglm35.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2123/1325 useful/useless nets, 1236/569 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 128 instances.
SYN-1015 : Optimize round 1, 1857 better
SYN-1014 : Optimize round 2
SYN-1032 : 1860/102 useful/useless nets, 1063/4 useful/useless insts
SYN-1019 : Optimized 349 mux instances.
SYN-1016 : Merged 49 instances.
SYN-1015 : Optimize round 2, 530 better
SYN-1014 : Optimize round 3
SYN-1032 : 1084/487 useful/useless nets, 644/8 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 982/72 useful/useless nets, 587/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 4, 78 better
SYN-1014 : Optimize round 5
SYN-1032 : 880/73 useful/useless nets, 530/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 5, 75 better
SYN-1014 : Optimize round 6
SYN-1032 : 778/70 useful/useless nets, 473/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 6, 75 better
SYN-1014 : Optimize round 7
SYN-1032 : 676/70 useful/useless nets, 416/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 7, 72 better
SYN-1014 : Optimize round 8
SYN-1032 : 574/67 useful/useless nets, 359/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 8, 65 better
SYN-1014 : Optimize round 9
SYN-1032 : 484/60 useful/useless nets, 308/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 9, 59 better
SYN-1014 : Optimize round 10
SYN-1032 : 398/59 useful/useless nets, 261/0 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 74 better
RUN-1003 : finish command "optimize_rtl" in  1.808001s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (102.8%)

RUN-1004 : used memory is 558 MB, reserved memory is 615 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          139
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21               104
  #FADD                 0
  #DFF                 18
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               7
#MACRO_MUX             45

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |121    |18     |29     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 327/0 useful/useless nets, 230/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 352/0 useful/useless nets, 255/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 32 better
SYN-2501 : Optimize round 2
SYN-1032 : 350/0 useful/useless nets, 253/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 14 ROM instances
SYN-1032 : 667/9 useful/useless nets, 570/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 130 (2.79), #lev = 3 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 236 instances into 136 LUTs, name keeping = 91%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 574/0 useful/useless nets, 477/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 18 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 173 adder to BLE ...
SYN-4008 : Packed 173 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 150 LUT to BLE ...
SYN-4008 : Packed 150 LUT and 18 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 132 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 150/295 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |390   |390   |18    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.010565s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (100.5%)

RUN-1004 : used memory is 558 MB, reserved memory is 615 MB, peak memory is 972 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 210 instances, 195 slices, 22 macros(120 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1128, tnet num: 382, tinst num: 210, tnode num: 1168, tedge num: 1733.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 382 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 22 clock pins, and constraint 40 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023845s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 105059
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1354): len = 91886.4, overlap = 0
PHY-3002 : Step(1355): len = 86044.8, overlap = 0
PHY-3002 : Step(1356): len = 81310.1, overlap = 0
PHY-3002 : Step(1357): len = 76281.9, overlap = 0
PHY-3002 : Step(1358): len = 71449.6, overlap = 0
PHY-3002 : Step(1359): len = 68942.6, overlap = 0
PHY-3002 : Step(1360): len = 65350.5, overlap = 0
PHY-3002 : Step(1361): len = 57070.5, overlap = 0
PHY-3002 : Step(1362): len = 52953.1, overlap = 0
PHY-3002 : Step(1363): len = 50669.9, overlap = 0
PHY-3002 : Step(1364): len = 45438.4, overlap = 0
PHY-3002 : Step(1365): len = 40454.3, overlap = 0
PHY-3002 : Step(1366): len = 38196.6, overlap = 0
PHY-3002 : Step(1367): len = 35524.2, overlap = 0
PHY-3002 : Step(1368): len = 27117.2, overlap = 0
PHY-3002 : Step(1369): len = 25404.9, overlap = 0
PHY-3002 : Step(1370): len = 24168.4, overlap = 0
PHY-3002 : Step(1371): len = 19140.5, overlap = 0
PHY-3002 : Step(1372): len = 16854.9, overlap = 0
PHY-3002 : Step(1373): len = 16126.1, overlap = 0
PHY-3002 : Step(1374): len = 15273.3, overlap = 0
PHY-3002 : Step(1375): len = 13976.5, overlap = 0
PHY-3002 : Step(1376): len = 13727.1, overlap = 0
PHY-3002 : Step(1377): len = 12942.8, overlap = 0
PHY-3002 : Step(1378): len = 12215, overlap = 0
PHY-3002 : Step(1379): len = 11627.3, overlap = 0
PHY-3002 : Step(1380): len = 11139.2, overlap = 0
PHY-3002 : Step(1381): len = 10840, overlap = 0
PHY-3002 : Step(1382): len = 10648.8, overlap = 0
PHY-3002 : Step(1383): len = 10315.6, overlap = 0
PHY-3002 : Step(1384): len = 10003.2, overlap = 0
PHY-3002 : Step(1385): len = 9321.7, overlap = 0
PHY-3002 : Step(1386): len = 8849.4, overlap = 0
PHY-3002 : Step(1387): len = 8623.2, overlap = 0
PHY-3002 : Step(1388): len = 8484.4, overlap = 0
PHY-3002 : Step(1389): len = 8316.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003889s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1390): len = 8222.4, overlap = 1.5
PHY-3002 : Step(1391): len = 8096, overlap = 1.5
PHY-3002 : Step(1392): len = 8048.8, overlap = 1.75
PHY-3002 : Step(1393): len = 8003.8, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.19251e-05
PHY-3002 : Step(1394): len = 8052.8, overlap = 7.5
PHY-3002 : Step(1395): len = 8123.5, overlap = 7.25
PHY-3002 : Step(1396): len = 8190.7, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.38502e-05
PHY-3002 : Step(1397): len = 8310.6, overlap = 4.5
PHY-3002 : Step(1398): len = 8452, overlap = 3.75
PHY-3002 : Step(1399): len = 8703.4, overlap = 3.75
PHY-3002 : Step(1400): len = 8975.8, overlap = 2.25
PHY-3002 : Step(1401): len = 8898.4, overlap = 2.25
PHY-3002 : Step(1402): len = 8877.2, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0001677
PHY-3002 : Step(1403): len = 8881.3, overlap = 2.25
PHY-3002 : Step(1404): len = 8892.5, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046506s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (134.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1405): len = 11641.4, overlap = 1.75
PHY-3002 : Step(1406): len = 11082.2, overlap = 1.75
PHY-3002 : Step(1407): len = 10311.1, overlap = 1.5
PHY-3002 : Step(1408): len = 9604.9, overlap = 5.25
PHY-3002 : Step(1409): len = 9282.5, overlap = 6.5
PHY-3002 : Step(1410): len = 9198, overlap = 6.75
PHY-3002 : Step(1411): len = 9154.7, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000102298
PHY-3002 : Step(1412): len = 9150.5, overlap = 7.25
PHY-3002 : Step(1413): len = 9163.9, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000204595
PHY-3002 : Step(1414): len = 9156.5, overlap = 7.5
PHY-3002 : Step(1415): len = 9167, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007123s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (219.4%)

PHY-3001 : Legalized: Len = 11097.4, Over = 0
PHY-3001 : Final: Len = 11097.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020834s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.0%)

RUN-1003 : finish command "place" in  2.184618s wall, 2.796875s user + 1.046875s system = 3.843750s CPU (175.9%)

RUN-1004 : used memory is 558 MB, reserved memory is 615 MB, peak memory is 972 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 156 to 128
PHY-1001 : Pin misalignment score is improved from 128 to 119
PHY-1001 : Pin misalignment score is improved from 119 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 118
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 212 instances
RUN-1001 : 97 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023407s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (267.0%)

PHY-1001 : End global routing;  0.098150s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (127.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.004693s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 22688, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.260672s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (149.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 22696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22696
PHY-1001 : End DR Iter 1; 0.005804s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.519602s wall, 1.390625s user + 0.281250s system = 1.671875s CPU (110.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.745964s wall, 1.625000s user + 0.343750s system = 1.968750s CPU (112.8%)

RUN-1004 : used memory is 569 MB, reserved memory is 626 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  390   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   390
  #lut only           372   out of    390   95.38%
  #reg only             0   out of    390    0.00%
  #lut&reg             18   out of    390    4.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 212
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 384, pip num: 2156
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 314 valid insts, and 9246 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.458398s wall, 4.468750s user + 0.031250s system = 4.500000s CPU (308.6%)

RUN-1004 : used memory is 571 MB, reserved memory is 627 MB, peak memory is 972 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3077/321 useful/useless nets, 1770/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 219 instances.
SYN-1015 : Optimize round 1, 474 better
SYN-1014 : Optimize round 2
SYN-1032 : 2634/150 useful/useless nets, 1477/4 useful/useless insts
SYN-1019 : Optimized 649 mux instances.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 2, 922 better
SYN-1014 : Optimize round 3
SYN-1032 : 1224/862 useful/useless nets, 719/15 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 63 instances.
SYN-1015 : Optimize round 3, 118 better
SYN-1014 : Optimize round 4
SYN-1032 : 1088/95 useful/useless nets, 643/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 4, 99 better
SYN-1014 : Optimize round 5
SYN-1032 : 956/91 useful/useless nets, 569/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 5, 98 better
SYN-1014 : Optimize round 6
SYN-1032 : 824/90 useful/useless nets, 495/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 6, 98 better
SYN-1014 : Optimize round 7
SYN-1032 : 692/90 useful/useless nets, 421/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 7, 103 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 561/88 useful/useless nets, 348/0 useful/useless insts
SYN-1019 : Optimized 10 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 8, 97 better
SYN-1014 : Optimize round 9
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 443/79 useful/useless nets, 282/0 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 9, 77 better
SYN-1014 : Optimize round 10
SYN-1032 : 348/66 useful/useless nets, 226/0 useful/useless insts
SYN-1019 : Optimized 18 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 77 better
RUN-1003 : finish command "optimize_rtl" in  2.885591s wall, 2.875000s user + 0.062500s system = 2.937500s CPU (101.8%)

RUN-1004 : used memory is 568 MB, reserved memory is 624 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          121
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               0
  #MX21               103
  #FADD                 0
  #DFF                  2
  #LATCH                0
#MACRO_ADD             20
#MACRO_EQ               5
#MACRO_MUX             29

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |119    |2      |25     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 274/1 useful/useless nets, 192/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 279/0 useful/useless nets, 197/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 15 better
SYN-2501 : Optimize round 2
SYN-1032 : 277/0 useful/useless nets, 195/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 15 ROM instances
SYN-1032 : 558/9 useful/useless nets, 476/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 110 (2.80), #lev = 3 (1.50)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 193 instances into 115 LUTs, name keeping = 93%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 487/0 useful/useless nets, 405/0 useful/useless insts
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 486/0 useful/useless nets, 404/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 155 adder to BLE ...
SYN-4008 : Packed 155 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 129 LUT to BLE ...
SYN-4008 : Packed 129 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 128 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 129/260 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  341   out of  19600    1.74%
#reg                    1   out of  19600    0.01%
#le                   341
  #lut only           340   out of    341   99.71%
  #reg only             0   out of    341    0.00%
  #lut&reg              1   out of    341    0.29%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |341   |341   |1     |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.094466s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (107.1%)

RUN-1004 : used memory is 568 MB, reserved memory is 624 MB, peak memory is 972 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 188 instances
RUN-1001 : 86 mslices, 85 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 334 nets
RUN-1001 : 241 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 186 instances, 171 slices, 20 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 945, tnet num: 332, tinst num: 186, tnode num: 948, tedge num: 1405.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 332 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 2 clock pins, and constraint 3 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019371s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 90861.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.989531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1416): len = 50366.5, overlap = 0
PHY-3002 : Step(1417): len = 32194.3, overlap = 0
PHY-3002 : Step(1418): len = 21495, overlap = 0
PHY-3002 : Step(1419): len = 15924.1, overlap = 0
PHY-3002 : Step(1420): len = 13025.3, overlap = 0
PHY-3002 : Step(1421): len = 10875.9, overlap = 0
PHY-3002 : Step(1422): len = 9820.6, overlap = 0
PHY-3002 : Step(1423): len = 8254.3, overlap = 0
PHY-3002 : Step(1424): len = 8169.4, overlap = 0
PHY-3002 : Step(1425): len = 8302.2, overlap = 0
PHY-3002 : Step(1426): len = 7453, overlap = 0.25
PHY-3002 : Step(1427): len = 7201.3, overlap = 0.5
PHY-3002 : Step(1428): len = 7301.8, overlap = 0.25
PHY-3002 : Step(1429): len = 7250.3, overlap = 0
PHY-3002 : Step(1430): len = 7197.9, overlap = 0
PHY-3002 : Step(1431): len = 6821.9, overlap = 0
PHY-3002 : Step(1432): len = 6860.5, overlap = 0
PHY-3002 : Step(1433): len = 6860.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004432s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.989531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1434): len = 6457.2, overlap = 2
PHY-3002 : Step(1435): len = 6453.4, overlap = 2
PHY-3002 : Step(1436): len = 6439.1, overlap = 2
PHY-3002 : Step(1437): len = 6452.6, overlap = 2.25
PHY-3002 : Step(1438): len = 6411.9, overlap = 1.75
PHY-3002 : Step(1439): len = 6511.2, overlap = 1.5
PHY-3002 : Step(1440): len = 6558.4, overlap = 1
PHY-3002 : Step(1441): len = 6532.5, overlap = 0
PHY-3002 : Step(1442): len = 6681, overlap = 0
PHY-3002 : Step(1443): len = 6758.8, overlap = 0
PHY-3002 : Step(1444): len = 6565.3, overlap = 0.75
PHY-3002 : Step(1445): len = 6692, overlap = 0.75
PHY-3002 : Step(1446): len = 6381.2, overlap = 1.5
PHY-3002 : Step(1447): len = 6548.1, overlap = 0.5
PHY-3002 : Step(1448): len = 6064.4, overlap = 0
PHY-3002 : Step(1449): len = 6147.4, overlap = 0
PHY-3002 : Step(1450): len = 6087.5, overlap = 0.5
PHY-3002 : Step(1451): len = 5496.4, overlap = 1
PHY-3002 : Step(1452): len = 5469.7, overlap = 1.25
PHY-3002 : Step(1453): len = 5505.4, overlap = 1.25
PHY-3002 : Step(1454): len = 5356.6, overlap = 2
PHY-3002 : Step(1455): len = 5369.9, overlap = 4.25
PHY-3002 : Step(1456): len = 5370.1, overlap = 4.25
PHY-3002 : Step(1457): len = 5202.1, overlap = 2.25
PHY-3002 : Step(1458): len = 5263.8, overlap = 2.25
PHY-3002 : Step(1459): len = 5391.9, overlap = 2.25
PHY-3002 : Step(1460): len = 5467.1, overlap = 2.25
PHY-3002 : Step(1461): len = 5232.6, overlap = 2
PHY-3002 : Step(1462): len = 5354.6, overlap = 1.5
PHY-3002 : Step(1463): len = 5475.1, overlap = 0
PHY-3002 : Step(1464): len = 5250.4, overlap = 0.25
PHY-3002 : Step(1465): len = 4753.8, overlap = 2.5
PHY-3002 : Step(1466): len = 4446, overlap = 1
PHY-3002 : Step(1467): len = 4411.4, overlap = 1
PHY-3002 : Step(1468): len = 4344.9, overlap = 1
PHY-3002 : Step(1469): len = 4308.4, overlap = 1
PHY-3002 : Step(1470): len = 4225, overlap = 0.25
PHY-3002 : Step(1471): len = 4068.6, overlap = 0
PHY-3002 : Step(1472): len = 4044.9, overlap = 0
PHY-3002 : Step(1473): len = 3989.4, overlap = 0
PHY-3002 : Step(1474): len = 3998.8, overlap = 0.5
PHY-3002 : Step(1475): len = 3820.2, overlap = 0.5
PHY-3002 : Step(1476): len = 3837.6, overlap = 0.25
PHY-3002 : Step(1477): len = 3836.9, overlap = 0.25
PHY-3002 : Step(1478): len = 3877.9, overlap = 1
PHY-3002 : Step(1479): len = 3676.5, overlap = 1.25
PHY-3002 : Step(1480): len = 3669.9, overlap = 1
PHY-3002 : Step(1481): len = 3706.6, overlap = 1.25
PHY-3002 : Step(1482): len = 3732.4, overlap = 1.5
PHY-3002 : Step(1483): len = 3560.6, overlap = 1.25
PHY-3002 : Step(1484): len = 3580.4, overlap = 0.5
PHY-3002 : Step(1485): len = 3597.4, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.989531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.20089e-06
PHY-3002 : Step(1486): len = 3492.7, overlap = 4.5
PHY-3002 : Step(1487): len = 3492.7, overlap = 4.5
PHY-3002 : Step(1488): len = 3592.5, overlap = 4.75
PHY-3002 : Step(1489): len = 3592.5, overlap = 4.75
PHY-3002 : Step(1490): len = 3512.9, overlap = 6.5
PHY-3002 : Step(1491): len = 3512.9, overlap = 6.5
PHY-3002 : Step(1492): len = 3582, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.64018e-05
PHY-3002 : Step(1493): len = 3725.3, overlap = 6.5
PHY-3002 : Step(1494): len = 3725.3, overlap = 6.5
PHY-3002 : Step(1495): len = 3681.8, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.97593e-05
PHY-3002 : Step(1496): len = 4012.9, overlap = 5.5
PHY-3002 : Step(1497): len = 4012.9, overlap = 5.5
PHY-3002 : Step(1498): len = 3921.2, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017087s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (182.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.989531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000559989
PHY-3002 : Step(1499): len = 6065, overlap = 3.25
PHY-3002 : Step(1500): len = 5892, overlap = 4.75
PHY-3002 : Step(1501): len = 5891.6, overlap = 5.25
PHY-3002 : Step(1502): len = 5856.5, overlap = 5.25
PHY-3002 : Step(1503): len = 5811.7, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000965135
PHY-3002 : Step(1504): len = 5811.1, overlap = 5.25
PHY-3002 : Step(1505): len = 5769, overlap = 5.5
PHY-3002 : Step(1506): len = 5754.6, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00175019
PHY-3002 : Step(1507): len = 5787.8, overlap = 5.5
PHY-3002 : Step(1508): len = 5817.7, overlap = 5.25
PHY-3002 : Step(1509): len = 5817.7, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6785.6, Over = 0
PHY-3001 : Final: Len = 6785.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8512, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 8632, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019729s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (158.4%)

RUN-1003 : finish command "place" in  2.965625s wall, 3.968750s user + 1.484375s system = 5.453125s CPU (183.9%)

RUN-1004 : used memory is 568 MB, reserved memory is 624 MB, peak memory is 972 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 124 to 108
PHY-1001 : Pin misalignment score is improved from 108 to 100
PHY-1001 : Pin misalignment score is improved from 100 to 100
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 188 instances
RUN-1001 : 86 mslices, 85 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 334 nets
RUN-1001 : 241 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8512, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 8632, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019627s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.6%)

PHY-1001 : End global routing;  0.089096s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 69% nets.
PHY-1002 : len = 11408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.210794s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (126.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 11408, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 11408
PHY-1001 : End DR Iter 1; 0.005888s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (530.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.452398s wall, 1.296875s user + 0.265625s system = 1.562500s CPU (107.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.660560s wall, 1.546875s user + 0.265625s system = 1.812500s CPU (109.1%)

RUN-1004 : used memory is 578 MB, reserved memory is 635 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  341   out of  19600    1.74%
#reg                    1   out of  19600    0.01%
#le                   341
  #lut only           340   out of    341   99.71%
  #reg only             0   out of    341    0.00%
  #lut&reg              1   out of    341    0.29%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 188
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 334, pip num: 1621
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 154 valid insts, and 7655 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.008150s wall, 2.375000s user + 0.109375s system = 2.484375s CPU (246.4%)

RUN-1004 : used memory is 578 MB, reserved memory is 635 MB, peak memory is 972 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.562559s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (100.0%)

RUN-1004 : used memory is 656 MB, reserved memory is 717 MB, peak memory is 972 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.726596s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (3.7%)

RUN-1004 : used memory is 685 MB, reserved memory is 748 MB, peak memory is 972 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.879714s wall, 1.781250s user + 0.156250s system = 1.937500s CPU (21.8%)

RUN-1004 : used memory is 624 MB, reserved memory is 686 MB, peak memory is 972 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3127/321 useful/useless nets, 1805/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 219 instances.
SYN-1015 : Optimize round 1, 473 better
SYN-1014 : Optimize round 2
SYN-1032 : 2686/149 useful/useless nets, 1514/4 useful/useless insts
SYN-1019 : Optimized 649 mux instances.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 2, 921 better
SYN-1014 : Optimize round 3
SYN-1032 : 1276/862 useful/useless nets, 756/15 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 63 instances.
SYN-1015 : Optimize round 3, 118 better
SYN-1014 : Optimize round 4
SYN-1032 : 1140/95 useful/useless nets, 680/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 4, 99 better
SYN-1014 : Optimize round 5
SYN-1032 : 1008/91 useful/useless nets, 606/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 5, 98 better
SYN-1014 : Optimize round 6
SYN-1032 : 876/90 useful/useless nets, 532/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 6, 98 better
SYN-1014 : Optimize round 7
SYN-1032 : 744/90 useful/useless nets, 458/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 7, 103 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 613/88 useful/useless nets, 385/0 useful/useless insts
SYN-1019 : Optimized 10 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 8, 97 better
SYN-1014 : Optimize round 9
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 495/79 useful/useless nets, 319/0 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 9, 77 better
SYN-1014 : Optimize round 10
SYN-1032 : 400/66 useful/useless nets, 263/0 useful/useless insts
SYN-1019 : Optimized 18 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 77 better
RUN-1003 : finish command "optimize_rtl" in  3.177339s wall, 3.203125s user + 0.046875s system = 3.250000s CPU (102.3%)

RUN-1004 : used memory is 604 MB, reserved memory is 665 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          138
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21               103
  #FADD                 0
  #DFF                 18
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               7
#MACRO_MUX             45

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |120    |18     |29     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 326/1 useful/useless nets, 229/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 351/0 useful/useless nets, 254/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 32 better
SYN-2501 : Optimize round 2
SYN-1032 : 349/0 useful/useless nets, 252/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 14 ROM instances
SYN-1032 : 666/9 useful/useless nets, 569/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 133 (2.74), #lev = 3 (1.48)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 235 instances into 137 LUTs, name keeping = 91%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 575/0 useful/useless nets, 478/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 18 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 173 adder to BLE ...
SYN-4008 : Packed 173 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 151 LUT to BLE ...
SYN-4008 : Packed 151 LUT and 18 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 133 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 151/296 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  391   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   391
  #lut only           373   out of    391   95.40%
  #reg only             0   out of    391    0.00%
  #lut&reg             18   out of    391    4.60%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |391   |391   |18    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.053881s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (115.6%)

RUN-1004 : used memory is 604 MB, reserved memory is 665 MB, peak memory is 972 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 213 instances
RUN-1001 : 98 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 385 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 211 instances, 196 slices, 22 macros(120 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1128, tnet num: 383, tinst num: 211, tnode num: 1168, tedge num: 1731.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 383 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 22 clock pins, and constraint 40 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022868s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 106244
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1510): len = 91780.5, overlap = 0
PHY-3002 : Step(1511): len = 84005.5, overlap = 0
PHY-3002 : Step(1512): len = 77318.9, overlap = 0
PHY-3002 : Step(1513): len = 74104.9, overlap = 0
PHY-3002 : Step(1514): len = 71050.9, overlap = 0
PHY-3002 : Step(1515): len = 67574, overlap = 0
PHY-3002 : Step(1516): len = 62861.6, overlap = 0
PHY-3002 : Step(1517): len = 56046, overlap = 0
PHY-3002 : Step(1518): len = 52822.9, overlap = 0
PHY-3002 : Step(1519): len = 50078.8, overlap = 0
PHY-3002 : Step(1520): len = 44367.1, overlap = 0
PHY-3002 : Step(1521): len = 40462.2, overlap = 0
PHY-3002 : Step(1522): len = 38497.1, overlap = 0
PHY-3002 : Step(1523): len = 34094.9, overlap = 0
PHY-3002 : Step(1524): len = 30239.3, overlap = 0
PHY-3002 : Step(1525): len = 29027.6, overlap = 0
PHY-3002 : Step(1526): len = 26052.9, overlap = 0
PHY-3002 : Step(1527): len = 20853, overlap = 0
PHY-3002 : Step(1528): len = 20099.3, overlap = 0
PHY-3002 : Step(1529): len = 18496.5, overlap = 0
PHY-3002 : Step(1530): len = 17398.4, overlap = 0
PHY-3002 : Step(1531): len = 15839.5, overlap = 0
PHY-3002 : Step(1532): len = 15595.7, overlap = 0
PHY-3002 : Step(1533): len = 15055.9, overlap = 0
PHY-3002 : Step(1534): len = 14625.7, overlap = 0
PHY-3002 : Step(1535): len = 14034.4, overlap = 0
PHY-3002 : Step(1536): len = 13634.5, overlap = 0
PHY-3002 : Step(1537): len = 13216.8, overlap = 0
PHY-3002 : Step(1538): len = 12844.9, overlap = 0
PHY-3002 : Step(1539): len = 12540.3, overlap = 0
PHY-3002 : Step(1540): len = 11528.8, overlap = 0
PHY-3002 : Step(1541): len = 10936.3, overlap = 0
PHY-3002 : Step(1542): len = 10592, overlap = 0
PHY-3002 : Step(1543): len = 10475.6, overlap = 0
PHY-3002 : Step(1544): len = 10156.7, overlap = 0
PHY-3002 : Step(1545): len = 9870.5, overlap = 0
PHY-3002 : Step(1546): len = 9870.5, overlap = 0
PHY-3002 : Step(1547): len = 9773.7, overlap = 0
PHY-3002 : Step(1548): len = 9773.7, overlap = 0
PHY-3002 : Step(1549): len = 9698.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003850s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1550): len = 9634.9, overlap = 0
PHY-3002 : Step(1551): len = 9631.5, overlap = 0
PHY-3002 : Step(1552): len = 9231.2, overlap = 0
PHY-3002 : Step(1553): len = 9104.3, overlap = 0
PHY-3002 : Step(1554): len = 8697.9, overlap = 0
PHY-3002 : Step(1555): len = 8424.4, overlap = 0
PHY-3002 : Step(1556): len = 8384.6, overlap = 0
PHY-3002 : Step(1557): len = 8245.1, overlap = 0
PHY-3002 : Step(1558): len = 8111.8, overlap = 0
PHY-3002 : Step(1559): len = 8061.9, overlap = 0
PHY-3002 : Step(1560): len = 7905.4, overlap = 0
PHY-3002 : Step(1561): len = 7844.2, overlap = 0
PHY-3002 : Step(1562): len = 7845.1, overlap = 0
PHY-3002 : Step(1563): len = 7806.9, overlap = 0
PHY-3002 : Step(1564): len = 7823.9, overlap = 0
PHY-3002 : Step(1565): len = 7844, overlap = 1.75
PHY-3002 : Step(1566): len = 7818.5, overlap = 1.75
PHY-3002 : Step(1567): len = 7786.8, overlap = 2
PHY-3002 : Step(1568): len = 7694.7, overlap = 2.75
PHY-3002 : Step(1569): len = 7566.2, overlap = 2.5
PHY-3002 : Step(1570): len = 7423.5, overlap = 1.5
PHY-3002 : Step(1571): len = 7291.1, overlap = 0.75
PHY-3002 : Step(1572): len = 7211.9, overlap = 0
PHY-3002 : Step(1573): len = 7209.7, overlap = 1.75
PHY-3002 : Step(1574): len = 7137.1, overlap = 1.75
PHY-3002 : Step(1575): len = 7115, overlap = 2
PHY-3002 : Step(1576): len = 6962.4, overlap = 2
PHY-3002 : Step(1577): len = 6930.5, overlap = 3.25
PHY-3002 : Step(1578): len = 6841.6, overlap = 2.5
PHY-3002 : Step(1579): len = 6736.5, overlap = 1.25
PHY-3002 : Step(1580): len = 6656.1, overlap = 1
PHY-3002 : Step(1581): len = 6638.5, overlap = 0.75
PHY-3002 : Step(1582): len = 6587, overlap = 0.75
PHY-3002 : Step(1583): len = 6570.9, overlap = 0
PHY-3002 : Step(1584): len = 6589.6, overlap = 0.25
PHY-3002 : Step(1585): len = 6623.7, overlap = 0.75
PHY-3002 : Step(1586): len = 6520.9, overlap = 1
PHY-3002 : Step(1587): len = 6480.8, overlap = 0.75
PHY-3002 : Step(1588): len = 6392.7, overlap = 0.75
PHY-3002 : Step(1589): len = 6285.5, overlap = 1
PHY-3002 : Step(1590): len = 6327.3, overlap = 1
PHY-3002 : Step(1591): len = 6317.3, overlap = 1
PHY-3002 : Step(1592): len = 6297.8, overlap = 1.25
PHY-3002 : Step(1593): len = 6289.7, overlap = 1
PHY-3002 : Step(1594): len = 6250.6, overlap = 1.25
PHY-3002 : Step(1595): len = 6230.8, overlap = 0.5
PHY-3002 : Step(1596): len = 6154.1, overlap = 0.5
PHY-3002 : Step(1597): len = 6093.8, overlap = 0.5
PHY-3002 : Step(1598): len = 6013.5, overlap = 1.5
PHY-3002 : Step(1599): len = 5907.3, overlap = 1.5
PHY-3002 : Step(1600): len = 5882.7, overlap = 1.5
PHY-3002 : Step(1601): len = 5843.7, overlap = 1.25
PHY-3002 : Step(1602): len = 5789.2, overlap = 0.75
PHY-3002 : Step(1603): len = 5772.3, overlap = 1.25
PHY-3002 : Step(1604): len = 5772.3, overlap = 1.25
PHY-3002 : Step(1605): len = 5742.6, overlap = 1.25
PHY-3002 : Step(1606): len = 5745.3, overlap = 1.25
PHY-3002 : Step(1607): len = 5745.3, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.42999e-05
PHY-3002 : Step(1608): len = 5747.3, overlap = 7.5
PHY-3002 : Step(1609): len = 5778.8, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.85998e-05
PHY-3002 : Step(1610): len = 5827, overlap = 7.5
PHY-3002 : Step(1611): len = 5827, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032871s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (142.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00153588
PHY-3002 : Step(1612): len = 11310, overlap = 1.5
PHY-3002 : Step(1613): len = 11130.8, overlap = 2
PHY-3002 : Step(1614): len = 10536.4, overlap = 3.25
PHY-3002 : Step(1615): len = 9877.5, overlap = 3.5
PHY-3002 : Step(1616): len = 9492.7, overlap = 5.5
PHY-3002 : Step(1617): len = 9366.7, overlap = 5.5
PHY-3002 : Step(1618): len = 9295.9, overlap = 5.25
PHY-3002 : Step(1619): len = 9151.1, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00307177
PHY-3002 : Step(1620): len = 9174.4, overlap = 5
PHY-3002 : Step(1621): len = 9126.3, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00614354
PHY-3002 : Step(1622): len = 9079.8, overlap = 4.75
PHY-3002 : Step(1623): len = 9047.4, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005970s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10499.6, Over = 0
PHY-3001 : Final: Len = 10499.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13736, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 13760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015223s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.6%)

RUN-1003 : finish command "place" in  3.665653s wall, 5.015625s user + 1.921875s system = 6.937500s CPU (189.3%)

RUN-1004 : used memory is 604 MB, reserved memory is 665 MB, peak memory is 972 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 149 to 127
PHY-1001 : Pin misalignment score is improved from 127 to 115
PHY-1001 : Pin misalignment score is improved from 115 to 115
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 213 instances
RUN-1001 : 98 mslices, 98 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 385 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13736, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 13760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014681s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (212.9%)

PHY-1001 : End global routing;  0.090723s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (103.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.001723s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 20680, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20680
PHY-1001 : End Routed; 0.192410s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (235.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.450321s wall, 1.500000s user + 0.234375s system = 1.734375s CPU (119.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.665027s wall, 1.734375s user + 0.250000s system = 1.984375s CPU (119.2%)

RUN-1004 : used memory is 628 MB, reserved memory is 688 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  391   out of  19600    1.99%
#reg                   18   out of  19600    0.09%
#le                   391
  #lut only           373   out of    391   95.40%
  #reg only             0   out of    391    0.00%
  #lut&reg             18   out of    391    4.60%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 213
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 385, pip num: 2152
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 283 valid insts, and 9227 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.305137s wall, 3.609375s user + 0.062500s system = 3.671875s CPU (281.3%)

RUN-1004 : used memory is 628 MB, reserved memory is 688 MB, peak memory is 972 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3175/321 useful/useless nets, 1837/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 219 instances.
SYN-1015 : Optimize round 1, 473 better
SYN-1014 : Optimize round 2
SYN-1032 : 2734/149 useful/useless nets, 1546/4 useful/useless insts
SYN-1019 : Optimized 649 mux instances.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 2, 921 better
SYN-1014 : Optimize round 3
SYN-1032 : 1324/862 useful/useless nets, 788/15 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 63 instances.
SYN-1015 : Optimize round 3, 118 better
SYN-1014 : Optimize round 4
SYN-1032 : 1188/95 useful/useless nets, 712/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 4, 99 better
SYN-1014 : Optimize round 5
SYN-1032 : 1056/91 useful/useless nets, 638/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 5, 98 better
SYN-1014 : Optimize round 6
SYN-1032 : 924/90 useful/useless nets, 564/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 6, 98 better
SYN-1014 : Optimize round 7
SYN-1032 : 792/90 useful/useless nets, 490/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 7, 103 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 661/88 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 10 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 8, 97 better
SYN-1014 : Optimize round 9
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 543/79 useful/useless nets, 351/0 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 9, 77 better
SYN-1014 : Optimize round 10
SYN-1032 : 448/66 useful/useless nets, 295/0 useful/useless insts
SYN-1019 : Optimized 18 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 77 better
RUN-1003 : finish command "optimize_rtl" in  3.210085s wall, 3.265625s user + 0.031250s system = 3.296875s CPU (102.7%)

RUN-1004 : used memory is 626 MB, reserved memory is 685 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          154
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21               103
  #FADD                 0
  #DFF                 34
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               7
#MACRO_MUX             61

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |120    |34     |29     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 374/1 useful/useless nets, 261/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 429/0 useful/useless nets, 316/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-1032 : 427/0 useful/useless nets, 314/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 14 ROM instances
SYN-1032 : 776/9 useful/useless nets, 663/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 154 (2.72), #lev = 3 (1.43)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 281 instances into 158 LUTs, name keeping = 89%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 660/0 useful/useless nets, 547/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 34 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 189 adder to BLE ...
SYN-4008 : Packed 189 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 172 LUT to BLE ...
SYN-4008 : Packed 172 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 138 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 172/329 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  436   out of  19600    2.22%
#reg                   34   out of  19600    0.17%
#le                   436
  #lut only           402   out of    436   92.20%
  #reg only             0   out of    436    0.00%
  #lut&reg             34   out of    436    7.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |436   |436   |34    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.053252s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (102.4%)

RUN-1004 : used memory is 626 MB, reserved memory is 685 MB, peak memory is 972 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 434 nets
RUN-1001 : 303 nets have 2 pins
RUN-1001 : 108 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 218 slices, 22 macros(132 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1293, tnet num: 432, tinst num: 233, tnode num: 1367, tedge num: 2034.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 40 clock pins, and constraint 74 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028721s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (163.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 118059
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1624): len = 93074.9, overlap = 0
PHY-3002 : Step(1625): len = 77116.2, overlap = 0
PHY-3002 : Step(1626): len = 69755.6, overlap = 0
PHY-3002 : Step(1627): len = 66819.5, overlap = 0
PHY-3002 : Step(1628): len = 63608.2, overlap = 0
PHY-3002 : Step(1629): len = 55835.9, overlap = 0
PHY-3002 : Step(1630): len = 47583.1, overlap = 0
PHY-3002 : Step(1631): len = 44212.5, overlap = 0
PHY-3002 : Step(1632): len = 41228.4, overlap = 0
PHY-3002 : Step(1633): len = 35106.3, overlap = 0
PHY-3002 : Step(1634): len = 32296.9, overlap = 0
PHY-3002 : Step(1635): len = 29728.3, overlap = 0
PHY-3002 : Step(1636): len = 26792.2, overlap = 0
PHY-3002 : Step(1637): len = 23600.1, overlap = 0
PHY-3002 : Step(1638): len = 20875.6, overlap = 0
PHY-3002 : Step(1639): len = 19286.2, overlap = 0
PHY-3002 : Step(1640): len = 18074.1, overlap = 0
PHY-3002 : Step(1641): len = 16513.9, overlap = 0
PHY-3002 : Step(1642): len = 15817.3, overlap = 0
PHY-3002 : Step(1643): len = 14119.5, overlap = 0
PHY-3002 : Step(1644): len = 13257.8, overlap = 0
PHY-3002 : Step(1645): len = 12116.4, overlap = 0
PHY-3002 : Step(1646): len = 11739.7, overlap = 0
PHY-3002 : Step(1647): len = 11286.8, overlap = 0
PHY-3002 : Step(1648): len = 10525, overlap = 0
PHY-3002 : Step(1649): len = 10233.3, overlap = 0
PHY-3002 : Step(1650): len = 9763.7, overlap = 0
PHY-3002 : Step(1651): len = 9542.9, overlap = 0
PHY-3002 : Step(1652): len = 9542.9, overlap = 0
PHY-3002 : Step(1653): len = 9403.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003954s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (395.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1654): len = 9329.6, overlap = 0
PHY-3002 : Step(1655): len = 9327.9, overlap = 0
PHY-3002 : Step(1656): len = 9319.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.86163e-05
PHY-3002 : Step(1657): len = 9298.9, overlap = 7.75
PHY-3002 : Step(1658): len = 9298.9, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.31916e-05
PHY-3002 : Step(1659): len = 9378.6, overlap = 7.25
PHY-3002 : Step(1660): len = 9407.7, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106383
PHY-3002 : Step(1661): len = 9485.1, overlap = 7.25
PHY-3002 : Step(1662): len = 9669.3, overlap = 5.25
PHY-3002 : Step(1663): len = 10072, overlap = 4.5
PHY-3002 : Step(1664): len = 9928.8, overlap = 4.75
PHY-3002 : Step(1665): len = 9916.9, overlap = 4.5
PHY-3002 : Step(1666): len = 9894.5, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041622s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (150.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.095003
PHY-3002 : Step(1667): len = 14013.1, overlap = 0
PHY-3002 : Step(1668): len = 13744.9, overlap = 0
PHY-3002 : Step(1669): len = 13194.1, overlap = 0
PHY-3002 : Step(1670): len = 13102.6, overlap = 0.25
PHY-3002 : Step(1671): len = 13122.4, overlap = 0
PHY-3002 : Step(1672): len = 13063.2, overlap = 0
PHY-3002 : Step(1673): len = 13036.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006951s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 13889.4, Over = 0
PHY-3001 : Final: Len = 13889.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18576, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 18592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016601s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.1%)

RUN-1003 : finish command "place" in  1.854325s wall, 2.765625s user + 0.640625s system = 3.406250s CPU (183.7%)

RUN-1004 : used memory is 626 MB, reserved memory is 685 MB, peak memory is 972 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 183 to 148
PHY-1001 : Pin misalignment score is improved from 148 to 140
PHY-1001 : Pin misalignment score is improved from 140 to 140
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 434 nets
RUN-1001 : 303 nets have 2 pins
RUN-1001 : 108 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18576, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 18592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016171s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.6%)

PHY-1001 : End global routing;  0.089919s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (121.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.005027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 29208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29208
PHY-1001 : End Routed; 0.346150s wall, 0.578125s user + 0.046875s system = 0.625000s CPU (180.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.578714s wall, 1.687500s user + 0.187500s system = 1.875000s CPU (118.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.791610s wall, 1.906250s user + 0.203125s system = 2.109375s CPU (117.7%)

RUN-1004 : used memory is 634 MB, reserved memory is 694 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  436   out of  19600    2.22%
#reg                   34   out of  19600    0.17%
#le                   436
  #lut only           402   out of    436   92.20%
  #reg only             0   out of    436    0.00%
  #lut&reg             34   out of    436    7.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 434, pip num: 2590
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 402 valid insts, and 10533 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.443504s wall, 5.328125s user + 0.078125s system = 5.406250s CPU (374.5%)

RUN-1004 : used memory is 635 MB, reserved memory is 694 MB, peak memory is 972 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.562210s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (100.0%)

RUN-1004 : used memory is 687 MB, reserved memory is 748 MB, peak memory is 972 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.752896s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 710 MB, reserved memory is 774 MB, peak memory is 972 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.911305s wall, 1.875000s user + 0.046875s system = 1.921875s CPU (21.6%)

RUN-1004 : used memory is 643 MB, reserved memory is 705 MB, peak memory is 972 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3175/321 useful/useless nets, 1837/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 219 instances.
SYN-1015 : Optimize round 1, 473 better
SYN-1014 : Optimize round 2
SYN-1032 : 2734/149 useful/useless nets, 1546/4 useful/useless insts
SYN-1019 : Optimized 649 mux instances.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 2, 921 better
SYN-1014 : Optimize round 3
SYN-1032 : 1324/862 useful/useless nets, 788/15 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 63 instances.
SYN-1015 : Optimize round 3, 118 better
SYN-1014 : Optimize round 4
SYN-1032 : 1188/95 useful/useless nets, 712/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 4, 99 better
SYN-1014 : Optimize round 5
SYN-1032 : 1056/91 useful/useless nets, 638/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 5, 98 better
SYN-1014 : Optimize round 6
SYN-1032 : 924/90 useful/useless nets, 564/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 6, 98 better
SYN-1014 : Optimize round 7
SYN-1032 : 792/90 useful/useless nets, 490/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 7, 103 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 661/88 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 10 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 8, 97 better
SYN-1014 : Optimize round 9
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 543/79 useful/useless nets, 351/0 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 9, 77 better
SYN-1014 : Optimize round 10
SYN-1032 : 448/66 useful/useless nets, 295/0 useful/useless insts
SYN-1019 : Optimized 18 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 77 better
RUN-1003 : finish command "optimize_rtl" in  3.272323s wall, 3.312500s user + 0.000000s system = 3.312500s CPU (101.2%)

RUN-1004 : used memory is 622 MB, reserved memory is 683 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          154
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21               103
  #FADD                 0
  #DFF                 34
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               7
#MACRO_MUX             61

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |120    |34     |29     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 374/1 useful/useless nets, 261/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 429/0 useful/useless nets, 316/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-1032 : 427/0 useful/useless nets, 314/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 14 ROM instances
SYN-1032 : 776/9 useful/useless nets, 663/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 154 (2.72), #lev = 3 (1.43)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 281 instances into 158 LUTs, name keeping = 89%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 660/0 useful/useless nets, 547/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 34 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 189 adder to BLE ...
SYN-4008 : Packed 189 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 172 LUT to BLE ...
SYN-4008 : Packed 172 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 138 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 172/329 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  436   out of  19600    2.22%
#reg                   34   out of  19600    0.17%
#le                   436
  #lut only           402   out of    436   92.20%
  #reg only             0   out of    436    0.00%
  #lut&reg             34   out of    436    7.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |436   |436   |34    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.079305s wall, 1.046875s user + 0.062500s system = 1.109375s CPU (102.8%)

RUN-1004 : used memory is 622 MB, reserved memory is 683 MB, peak memory is 972 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 434 nets
RUN-1001 : 303 nets have 2 pins
RUN-1001 : 108 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 218 slices, 22 macros(132 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1293, tnet num: 432, tinst num: 233, tnode num: 1367, tedge num: 2034.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 40 clock pins, and constraint 74 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027151s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (172.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 118059
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1674): len = 93074.9, overlap = 0
PHY-3002 : Step(1675): len = 77116.2, overlap = 0
PHY-3002 : Step(1676): len = 69755.6, overlap = 0
PHY-3002 : Step(1677): len = 66819.5, overlap = 0
PHY-3002 : Step(1678): len = 63608.2, overlap = 0
PHY-3002 : Step(1679): len = 55835.9, overlap = 0
PHY-3002 : Step(1680): len = 47583.1, overlap = 0
PHY-3002 : Step(1681): len = 44212.5, overlap = 0
PHY-3002 : Step(1682): len = 41228.4, overlap = 0
PHY-3002 : Step(1683): len = 35106.3, overlap = 0
PHY-3002 : Step(1684): len = 32296.9, overlap = 0
PHY-3002 : Step(1685): len = 29728.3, overlap = 0
PHY-3002 : Step(1686): len = 26792.2, overlap = 0
PHY-3002 : Step(1687): len = 23600.1, overlap = 0
PHY-3002 : Step(1688): len = 20875.6, overlap = 0
PHY-3002 : Step(1689): len = 19286.2, overlap = 0
PHY-3002 : Step(1690): len = 18074.1, overlap = 0
PHY-3002 : Step(1691): len = 16513.9, overlap = 0
PHY-3002 : Step(1692): len = 15817.3, overlap = 0
PHY-3002 : Step(1693): len = 14119.5, overlap = 0
PHY-3002 : Step(1694): len = 13257.8, overlap = 0
PHY-3002 : Step(1695): len = 12116.4, overlap = 0
PHY-3002 : Step(1696): len = 11739.7, overlap = 0
PHY-3002 : Step(1697): len = 11286.8, overlap = 0
PHY-3002 : Step(1698): len = 10525, overlap = 0
PHY-3002 : Step(1699): len = 10233.3, overlap = 0
PHY-3002 : Step(1700): len = 9763.7, overlap = 0
PHY-3002 : Step(1701): len = 9542.9, overlap = 0
PHY-3002 : Step(1702): len = 9542.9, overlap = 0
PHY-3002 : Step(1703): len = 9403.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003883s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1704): len = 9329.6, overlap = 0
PHY-3002 : Step(1705): len = 9327.9, overlap = 0
PHY-3002 : Step(1706): len = 9319.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.86163e-05
PHY-3002 : Step(1707): len = 9298.9, overlap = 7.75
PHY-3002 : Step(1708): len = 9298.9, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.31916e-05
PHY-3002 : Step(1709): len = 9378.6, overlap = 7.25
PHY-3002 : Step(1710): len = 9407.7, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106383
PHY-3002 : Step(1711): len = 9485.1, overlap = 7.25
PHY-3002 : Step(1712): len = 9669.3, overlap = 5.25
PHY-3002 : Step(1713): len = 10072, overlap = 4.5
PHY-3002 : Step(1714): len = 9928.8, overlap = 4.75
PHY-3002 : Step(1715): len = 9916.9, overlap = 4.5
PHY-3002 : Step(1716): len = 9894.5, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040454s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (231.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.095003
PHY-3002 : Step(1717): len = 14013.1, overlap = 0
PHY-3002 : Step(1718): len = 13744.9, overlap = 0
PHY-3002 : Step(1719): len = 13194.1, overlap = 0
PHY-3002 : Step(1720): len = 13102.6, overlap = 0.25
PHY-3002 : Step(1721): len = 13122.4, overlap = 0
PHY-3002 : Step(1722): len = 13063.2, overlap = 0
PHY-3002 : Step(1723): len = 13036.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006973s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 13889.4, Over = 0
PHY-3001 : Final: Len = 13889.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18576, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 18592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016209s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.4%)

RUN-1003 : finish command "place" in  1.856251s wall, 2.390625s user + 0.953125s system = 3.343750s CPU (180.1%)

RUN-1004 : used memory is 624 MB, reserved memory is 685 MB, peak memory is 972 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 183 to 148
PHY-1001 : Pin misalignment score is improved from 148 to 140
PHY-1001 : Pin misalignment score is improved from 140 to 140
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 434 nets
RUN-1001 : 303 nets have 2 pins
RUN-1001 : 108 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18576, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 18592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016876s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.6%)

PHY-1001 : End global routing;  0.089748s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (104.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.005143s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (607.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 29208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29208
PHY-1001 : End Routed; 0.351662s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (142.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.620688s wall, 1.578125s user + 0.218750s system = 1.796875s CPU (110.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.835115s wall, 1.796875s user + 0.218750s system = 2.015625s CPU (109.8%)

RUN-1004 : used memory is 603 MB, reserved memory is 664 MB, peak memory is 996 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  436   out of  19600    2.22%
#reg                   34   out of  19600    0.17%
#le                   436
  #lut only           402   out of    436   92.20%
  #reg only             0   out of    436    0.00%
  #lut&reg             34   out of    436    7.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 434, pip num: 2590
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 402 valid insts, and 10597 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.552291s wall, 5.468750s user + 0.078125s system = 5.546875s CPU (357.3%)

RUN-1004 : used memory is 613 MB, reserved memory is 674 MB, peak memory is 996 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.544588s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (99.1%)

RUN-1004 : used memory is 685 MB, reserved memory is 748 MB, peak memory is 996 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.735272s wall, 0.218750s user + 0.078125s system = 0.296875s CPU (4.4%)

RUN-1004 : used memory is 714 MB, reserved memory is 778 MB, peak memory is 996 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.857666s wall, 1.828125s user + 0.109375s system = 1.937500s CPU (21.9%)

RUN-1004 : used memory is 659 MB, reserved memory is 723 MB, peak memory is 996 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3175/321 useful/useless nets, 1837/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 219 instances.
SYN-1015 : Optimize round 1, 473 better
SYN-1014 : Optimize round 2
SYN-1032 : 2734/149 useful/useless nets, 1546/4 useful/useless insts
SYN-1019 : Optimized 649 mux instances.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 2, 921 better
SYN-1014 : Optimize round 3
SYN-1032 : 1324/862 useful/useless nets, 788/15 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 63 instances.
SYN-1015 : Optimize round 3, 118 better
SYN-1014 : Optimize round 4
SYN-1032 : 1188/95 useful/useless nets, 712/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 4, 99 better
SYN-1014 : Optimize round 5
SYN-1032 : 1056/91 useful/useless nets, 638/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 5, 98 better
SYN-1014 : Optimize round 6
SYN-1032 : 924/90 useful/useless nets, 564/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 6, 98 better
SYN-1014 : Optimize round 7
SYN-1032 : 792/90 useful/useless nets, 490/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 7, 103 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 661/88 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 10 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 8, 97 better
SYN-1014 : Optimize round 9
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 543/79 useful/useless nets, 351/0 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 9, 77 better
SYN-1014 : Optimize round 10
SYN-1032 : 448/66 useful/useless nets, 295/0 useful/useless insts
SYN-1019 : Optimized 18 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 77 better
RUN-1003 : finish command "optimize_rtl" in  3.303575s wall, 3.343750s user + 0.000000s system = 3.343750s CPU (101.2%)

RUN-1004 : used memory is 639 MB, reserved memory is 703 MB, peak memory is 996 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          154
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21               103
  #FADD                 0
  #DFF                 34
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               7
#MACRO_MUX             61

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |120    |34     |29     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 374/1 useful/useless nets, 261/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 424/0 useful/useless nets, 311/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-1032 : 422/0 useful/useless nets, 309/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 14 ROM instances
SYN-1032 : 771/9 useful/useless nets, 658/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 154 (2.72), #lev = 3 (1.43)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 276 instances into 158 LUTs, name keeping = 89%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 660/0 useful/useless nets, 547/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 34 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 189 adder to BLE ...
SYN-4008 : Packed 189 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 172 LUT to BLE ...
SYN-4008 : Packed 172 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 138 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 172/329 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  436   out of  19600    2.22%
#reg                   34   out of  19600    0.17%
#le                   436
  #lut only           402   out of    436   92.20%
  #reg only             0   out of    436    0.00%
  #lut&reg             34   out of    436    7.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |436   |436   |34    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.121898s wall, 1.125000s user + 0.093750s system = 1.218750s CPU (108.6%)

RUN-1004 : used memory is 639 MB, reserved memory is 703 MB, peak memory is 996 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 434 nets
RUN-1001 : 303 nets have 2 pins
RUN-1001 : 108 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 218 slices, 22 macros(132 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1293, tnet num: 432, tinst num: 233, tnode num: 1367, tedge num: 2034.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 40 clock pins, and constraint 74 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028221s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 118059
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1724): len = 93074.9, overlap = 0
PHY-3002 : Step(1725): len = 77116.2, overlap = 0
PHY-3002 : Step(1726): len = 69755.6, overlap = 0
PHY-3002 : Step(1727): len = 66819.5, overlap = 0
PHY-3002 : Step(1728): len = 63608.2, overlap = 0
PHY-3002 : Step(1729): len = 55835.9, overlap = 0
PHY-3002 : Step(1730): len = 47583.1, overlap = 0
PHY-3002 : Step(1731): len = 44212.5, overlap = 0
PHY-3002 : Step(1732): len = 41228.4, overlap = 0
PHY-3002 : Step(1733): len = 35106.3, overlap = 0
PHY-3002 : Step(1734): len = 32296.9, overlap = 0
PHY-3002 : Step(1735): len = 29728.3, overlap = 0
PHY-3002 : Step(1736): len = 26792.2, overlap = 0
PHY-3002 : Step(1737): len = 23600.1, overlap = 0
PHY-3002 : Step(1738): len = 20875.6, overlap = 0
PHY-3002 : Step(1739): len = 19286.2, overlap = 0
PHY-3002 : Step(1740): len = 18074.1, overlap = 0
PHY-3002 : Step(1741): len = 16513.9, overlap = 0
PHY-3002 : Step(1742): len = 15817.3, overlap = 0
PHY-3002 : Step(1743): len = 14119.5, overlap = 0
PHY-3002 : Step(1744): len = 13257.8, overlap = 0
PHY-3002 : Step(1745): len = 12116.4, overlap = 0
PHY-3002 : Step(1746): len = 11739.7, overlap = 0
PHY-3002 : Step(1747): len = 11286.8, overlap = 0
PHY-3002 : Step(1748): len = 10525, overlap = 0
PHY-3002 : Step(1749): len = 10233.3, overlap = 0
PHY-3002 : Step(1750): len = 9763.7, overlap = 0
PHY-3002 : Step(1751): len = 9542.9, overlap = 0
PHY-3002 : Step(1752): len = 9542.9, overlap = 0
PHY-3002 : Step(1753): len = 9403.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003838s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1754): len = 9329.6, overlap = 0
PHY-3002 : Step(1755): len = 9327.9, overlap = 0
PHY-3002 : Step(1756): len = 9319.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.86163e-05
PHY-3002 : Step(1757): len = 9298.9, overlap = 7.75
PHY-3002 : Step(1758): len = 9298.9, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.31916e-05
PHY-3002 : Step(1759): len = 9378.6, overlap = 7.25
PHY-3002 : Step(1760): len = 9407.7, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106383
PHY-3002 : Step(1761): len = 9485.1, overlap = 7.25
PHY-3002 : Step(1762): len = 9669.3, overlap = 5.25
PHY-3002 : Step(1763): len = 10072, overlap = 4.5
PHY-3002 : Step(1764): len = 9928.8, overlap = 4.75
PHY-3002 : Step(1765): len = 9916.9, overlap = 4.5
PHY-3002 : Step(1766): len = 9894.5, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040663s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (192.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.095003
PHY-3002 : Step(1767): len = 14013.1, overlap = 0
PHY-3002 : Step(1768): len = 13744.9, overlap = 0
PHY-3002 : Step(1769): len = 13194.1, overlap = 0
PHY-3002 : Step(1770): len = 13102.6, overlap = 0.25
PHY-3002 : Step(1771): len = 13122.4, overlap = 0
PHY-3002 : Step(1772): len = 13063.2, overlap = 0
PHY-3002 : Step(1773): len = 13036.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006955s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (224.7%)

PHY-3001 : Legalized: Len = 13889.4, Over = 0
PHY-3001 : Final: Len = 13889.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18576, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 18592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018335s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (170.4%)

RUN-1003 : finish command "place" in  1.865679s wall, 2.546875s user + 0.796875s system = 3.343750s CPU (179.2%)

RUN-1004 : used memory is 640 MB, reserved memory is 703 MB, peak memory is 996 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 183 to 148
PHY-1001 : Pin misalignment score is improved from 148 to 140
PHY-1001 : Pin misalignment score is improved from 140 to 140
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 434 nets
RUN-1001 : 303 nets have 2 pins
RUN-1001 : 108 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18576, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 18592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018104s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (345.2%)

PHY-1001 : End global routing;  0.094995s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (131.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.005348s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 29208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29208
PHY-1001 : End Routed; 0.349961s wall, 0.578125s user + 0.062500s system = 0.640625s CPU (183.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.642709s wall, 1.656250s user + 0.328125s system = 1.984375s CPU (120.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.868930s wall, 1.921875s user + 0.343750s system = 2.265625s CPU (121.2%)

RUN-1004 : used memory is 659 MB, reserved memory is 722 MB, peak memory is 1001 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  436   out of  19600    2.22%
#reg                   34   out of  19600    0.17%
#le                   436
  #lut only           402   out of    436   92.20%
  #reg only             0   out of    436    0.00%
  #lut&reg             34   out of    436    7.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 434, pip num: 2595
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 402 valid insts, and 10607 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.514904s wall, 5.546875s user + 0.093750s system = 5.640625s CPU (372.3%)

RUN-1004 : used memory is 660 MB, reserved memory is 722 MB, peak memory is 1001 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.550250s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (99.8%)

RUN-1004 : used memory is 713 MB, reserved memory is 776 MB, peak memory is 1001 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.769998s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (2.5%)

RUN-1004 : used memory is 728 MB, reserved memory is 793 MB, peak memory is 1001 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.908267s wall, 1.796875s user + 0.062500s system = 1.859375s CPU (20.9%)

RUN-1004 : used memory is 678 MB, reserved memory is 743 MB, peak memory is 1001 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3175/321 useful/useless nets, 1837/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 219 instances.
SYN-1015 : Optimize round 1, 473 better
SYN-1014 : Optimize round 2
SYN-1032 : 2734/149 useful/useless nets, 1546/4 useful/useless insts
SYN-1019 : Optimized 649 mux instances.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 2, 921 better
SYN-1014 : Optimize round 3
SYN-1032 : 1324/862 useful/useless nets, 788/15 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 63 instances.
SYN-1015 : Optimize round 3, 118 better
SYN-1014 : Optimize round 4
SYN-1032 : 1188/95 useful/useless nets, 712/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 4, 99 better
SYN-1014 : Optimize round 5
SYN-1032 : 1056/91 useful/useless nets, 638/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 5, 98 better
SYN-1014 : Optimize round 6
SYN-1032 : 924/90 useful/useless nets, 564/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 6, 98 better
SYN-1014 : Optimize round 7
SYN-1032 : 792/90 useful/useless nets, 490/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 61 instances.
SYN-1015 : Optimize round 7, 103 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 661/88 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 10 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 8, 97 better
SYN-1014 : Optimize round 9
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 543/79 useful/useless nets, 351/0 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 9, 77 better
SYN-1014 : Optimize round 10
SYN-1032 : 448/66 useful/useless nets, 295/0 useful/useless insts
SYN-1019 : Optimized 18 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 10, 77 better
RUN-1003 : finish command "optimize_rtl" in  3.069333s wall, 3.093750s user + 0.000000s system = 3.093750s CPU (100.8%)

RUN-1004 : used memory is 653 MB, reserved memory is 716 MB, peak memory is 1001 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          154
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21               103
  #FADD                 0
  #DFF                 34
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               7
#MACRO_MUX             61

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |120    |34     |29     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 374/1 useful/useless nets, 261/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 423/0 useful/useless nets, 310/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-1032 : 421/0 useful/useless nets, 308/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 14 ROM instances
SYN-1032 : 770/9 useful/useless nets, 657/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 154 (2.72), #lev = 3 (1.43)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 275 instances into 158 LUTs, name keeping = 89%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 660/0 useful/useless nets, 547/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 34 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 189 adder to BLE ...
SYN-4008 : Packed 189 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 172 LUT to BLE ...
SYN-4008 : Packed 172 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 138 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 172/329 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  436   out of  19600    2.22%
#reg                   34   out of  19600    0.17%
#le                   436
  #lut only           402   out of    436   92.20%
  #reg only             0   out of    436    0.00%
  #lut&reg             34   out of    436    7.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |436   |436   |34    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.055714s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (103.6%)

RUN-1004 : used memory is 653 MB, reserved memory is 716 MB, peak memory is 1001 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
SYN-1016 : Merged 8 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 434 nets
RUN-1001 : 303 nets have 2 pins
RUN-1001 : 108 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 218 slices, 22 macros(132 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1293, tnet num: 432, tinst num: 233, tnode num: 1367, tedge num: 2034.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 40 clock pins, and constraint 74 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026611s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (176.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 118059
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1774): len = 93074.9, overlap = 0
PHY-3002 : Step(1775): len = 77116.2, overlap = 0
PHY-3002 : Step(1776): len = 69755.6, overlap = 0
PHY-3002 : Step(1777): len = 66819.5, overlap = 0
PHY-3002 : Step(1778): len = 63608.2, overlap = 0
PHY-3002 : Step(1779): len = 55835.9, overlap = 0
PHY-3002 : Step(1780): len = 47583.1, overlap = 0
PHY-3002 : Step(1781): len = 44212.5, overlap = 0
PHY-3002 : Step(1782): len = 41228.4, overlap = 0
PHY-3002 : Step(1783): len = 35106.3, overlap = 0
PHY-3002 : Step(1784): len = 32296.9, overlap = 0
PHY-3002 : Step(1785): len = 29728.3, overlap = 0
PHY-3002 : Step(1786): len = 26792.2, overlap = 0
PHY-3002 : Step(1787): len = 23600.1, overlap = 0
PHY-3002 : Step(1788): len = 20875.6, overlap = 0
PHY-3002 : Step(1789): len = 19286.2, overlap = 0
PHY-3002 : Step(1790): len = 18074.1, overlap = 0
PHY-3002 : Step(1791): len = 16513.9, overlap = 0
PHY-3002 : Step(1792): len = 15817.3, overlap = 0
PHY-3002 : Step(1793): len = 14119.5, overlap = 0
PHY-3002 : Step(1794): len = 13257.8, overlap = 0
PHY-3002 : Step(1795): len = 12116.4, overlap = 0
PHY-3002 : Step(1796): len = 11739.7, overlap = 0
PHY-3002 : Step(1797): len = 11286.8, overlap = 0
PHY-3002 : Step(1798): len = 10525, overlap = 0
PHY-3002 : Step(1799): len = 10233.3, overlap = 0
PHY-3002 : Step(1800): len = 9763.7, overlap = 0
PHY-3002 : Step(1801): len = 9542.9, overlap = 0
PHY-3002 : Step(1802): len = 9542.9, overlap = 0
PHY-3002 : Step(1803): len = 9403.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004788s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1804): len = 9329.6, overlap = 0
PHY-3002 : Step(1805): len = 9327.9, overlap = 0
PHY-3002 : Step(1806): len = 9319.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.86163e-05
PHY-3002 : Step(1807): len = 9298.9, overlap = 7.75
PHY-3002 : Step(1808): len = 9298.9, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.31916e-05
PHY-3002 : Step(1809): len = 9378.6, overlap = 7.25
PHY-3002 : Step(1810): len = 9407.7, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106383
PHY-3002 : Step(1811): len = 9485.1, overlap = 7.25
PHY-3002 : Step(1812): len = 9669.3, overlap = 5.25
PHY-3002 : Step(1813): len = 10072, overlap = 4.5
PHY-3002 : Step(1814): len = 9928.8, overlap = 4.75
PHY-3002 : Step(1815): len = 9916.9, overlap = 4.5
PHY-3002 : Step(1816): len = 9894.5, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040358s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (154.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.095003
PHY-3002 : Step(1817): len = 14013.1, overlap = 0
PHY-3002 : Step(1818): len = 13744.9, overlap = 0
PHY-3002 : Step(1819): len = 13194.1, overlap = 0
PHY-3002 : Step(1820): len = 13102.6, overlap = 0.25
PHY-3002 : Step(1821): len = 13122.4, overlap = 0
PHY-3002 : Step(1822): len = 13063.2, overlap = 0
PHY-3002 : Step(1823): len = 13036.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007374s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 13889.4, Over = 0
PHY-3001 : Final: Len = 13889.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18576, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 18592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019274s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (324.3%)

RUN-1003 : finish command "place" in  1.886859s wall, 2.687500s user + 1.031250s system = 3.718750s CPU (197.1%)

RUN-1004 : used memory is 654 MB, reserved memory is 716 MB, peak memory is 1001 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 183 to 148
PHY-1001 : Pin misalignment score is improved from 148 to 140
PHY-1001 : Pin misalignment score is improved from 140 to 140
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 434 nets
RUN-1001 : 303 nets have 2 pins
RUN-1001 : 108 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18576, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 18592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017289s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.4%)

PHY-1001 : End global routing;  0.091684s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (119.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.005785s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (270.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 29208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29208
PHY-1001 : End Routed; 0.362974s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (150.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.631742s wall, 1.578125s user + 0.250000s system = 1.828125s CPU (112.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.859217s wall, 1.812500s user + 0.250000s system = 2.062500s CPU (110.9%)

RUN-1004 : used memory is 678 MB, reserved memory is 742 MB, peak memory is 1020 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                  436   out of  19600    2.22%
#reg                   34   out of  19600    0.17%
#le                   436
  #lut only           402   out of    436   92.20%
  #reg only             0   out of    436    0.00%
  #lut&reg             34   out of    436    7.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 434, pip num: 2596
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 402 valid insts, and 10609 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.507587s wall, 5.421875s user + 0.078125s system = 5.500000s CPU (364.8%)

RUN-1004 : used memory is 678 MB, reserved memory is 742 MB, peak memory is 1020 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.668478s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (101.1%)

RUN-1004 : used memory is 732 MB, reserved memory is 796 MB, peak memory is 1020 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.650030s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (3.1%)

RUN-1004 : used memory is 743 MB, reserved memory is 808 MB, peak memory is 1020 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.911009s wall, 1.937500s user + 0.078125s system = 2.015625s CPU (22.6%)

RUN-1004 : used memory is 693 MB, reserved memory is 758 MB, peak memory is 1020 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-8007 ERROR: syntax error near 'EG_PHY_ADC' in ../../rtl/eglm35.v(25)
HDL-8007 ERROR: ignore module module due to previous errors in ../../rtl/eglm35.v(77)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
RUN-1002 : start command "elaborate -top lm35_adcch1"
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1200 : Current top model is lm35_adcch1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
USR-8052 ERROR: Cannot find pin rst_n in the model lm35_adcch1.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
USR-8052 ERROR: Cannot find pin rst_n in the model lm35_adcch1.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 12 for port 'dout' in ../../rtl/eglm35.v(33)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
USR-6010 WARNING: ADC constraints: pin pd has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[0]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[0]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[10]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[10]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[11]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[11]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[12]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(33)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[13]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(33)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[14]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(33)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[15]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(33)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[1]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[1]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[2]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[2]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[3]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[3]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[4]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[4]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[5]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[5]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[6]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[6]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[7]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[7]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[8]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[8]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[9]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[9]" in ../../rtl/eglm35.v(27)
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
RUN-1002 : start command "elaborate -top lm35_adcch1"
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1200 : Current top model is lm35_adcch1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
USR-8052 ERROR: Cannot find pin rst_n in the model lm35_adcch1.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 12 for port 'dout' in ../../rtl/eglm35.v(33)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
USR-6010 WARNING: ADC constraints: pin pd has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[0]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[0]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[10]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[10]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[11]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[11]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[12]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(33)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[13]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(33)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[14]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(33)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[15]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(33)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[1]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[1]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[2]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[2]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[3]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[3]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[4]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[4]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[5]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[5]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[6]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[6]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[7]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[7]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[8]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[8]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[9]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[9]" in ../../rtl/eglm35.v(27)
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(38)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
USR-6010 WARNING: ADC constraints: pin pd has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[0]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[0]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[10]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[10]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[11]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[11]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[1]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[1]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[2]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[2]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[3]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[3]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[4]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[4]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[5]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[5]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[6]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[6]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[7]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[7]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[8]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[8]" in ../../rtl/eglm35.v(27)
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "adc_vla[9]" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(11)
SYN-8106 ERROR: the net's in pin: pin "dout[9]" in ../../rtl/eglm35.v(27)
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(38)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
USR-6010 WARNING: ADC constraints: pin pd has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3188/322 useful/useless nets, 1838/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 446 better
SYN-1014 : Optimize round 2
SYN-1032 : 2771/78 useful/useless nets, 1559/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 771 better
SYN-1014 : Optimize round 3
SYN-1032 : 1443/700 useful/useless nets, 845/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1307/80 useful/useless nets, 769/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1175/75 useful/useless nets, 695/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1039/77 useful/useless nets, 619/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 912/70 useful/useless nets, 550/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 882/18 useful/useless nets, 533/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 854/0 useful/useless nets, 517/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          385
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 28
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 34
  #LATCH                0
#MACRO_ADD             54
#MACRO_EQ               7
#MACRO_MUX             68

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |351    |34     |61     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 869/0 useful/useless nets, 533/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 921/0 useful/useless nets, 585/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 44 better
SYN-2501 : Optimize round 2
SYN-1032 : 919/0 useful/useless nets, 583/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 54 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1696/25 useful/useless nets, 1360/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 493 (2.95), #lev = 6 (3.01)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 467 instances into 505 LUTs, name keeping = 74%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1733/0 useful/useless nets, 1397/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 34 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 442 adder to BLE ...
SYN-4008 : Packed 442 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 532 LUT to BLE ...
SYN-4008 : Packed 532 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 498 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 532/881 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   15   out of    187    8.02%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1192  |1192  |34    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.589396s wall, 1.515625s user + 0.093750s system = 1.609375s CPU (101.3%)

RUN-1004 : used memory is 679 MB, reserved memory is 740 MB, peak memory is 1020 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 615 instances
RUN-1001 : 298 mslices, 298 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 708 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 613 instances, 596 slices, 54 macros(330 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 3855, tnet num: 1215, tinst num: 613, tnode num: 3929, tedge num: 6420.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 191 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 41 clock pins, and constraint 74 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.103165s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (136.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 358346
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1824): len = 316825, overlap = 0
PHY-3002 : Step(1825): len = 282708, overlap = 0
PHY-3002 : Step(1826): len = 267393, overlap = 0
PHY-3002 : Step(1827): len = 254882, overlap = 0
PHY-3002 : Step(1828): len = 235734, overlap = 0
PHY-3002 : Step(1829): len = 208267, overlap = 0
PHY-3002 : Step(1830): len = 193583, overlap = 0
PHY-3002 : Step(1831): len = 181775, overlap = 0
PHY-3002 : Step(1832): len = 170272, overlap = 0
PHY-3002 : Step(1833): len = 155117, overlap = 0
PHY-3002 : Step(1834): len = 140964, overlap = 0
PHY-3002 : Step(1835): len = 131403, overlap = 0
PHY-3002 : Step(1836): len = 121567, overlap = 0
PHY-3002 : Step(1837): len = 105850, overlap = 0
PHY-3002 : Step(1838): len = 97184.7, overlap = 0
PHY-3002 : Step(1839): len = 92356.5, overlap = 0
PHY-3002 : Step(1840): len = 68677, overlap = 2
PHY-3002 : Step(1841): len = 63636.2, overlap = 0.5
PHY-3002 : Step(1842): len = 60956, overlap = 1.25
PHY-3002 : Step(1843): len = 53573.8, overlap = 2.5
PHY-3002 : Step(1844): len = 50805.6, overlap = 3.5
PHY-3002 : Step(1845): len = 46980.4, overlap = 4.25
PHY-3002 : Step(1846): len = 44081.2, overlap = 6
PHY-3002 : Step(1847): len = 42304, overlap = 6.5
PHY-3002 : Step(1848): len = 40439.6, overlap = 8.5
PHY-3002 : Step(1849): len = 37808, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.40312e-05
PHY-3002 : Step(1850): len = 37237.4, overlap = 9.25
PHY-3002 : Step(1851): len = 37206.4, overlap = 9
PHY-3002 : Step(1852): len = 36765.5, overlap = 8.75
PHY-3002 : Step(1853): len = 36041.7, overlap = 7.75
PHY-3002 : Step(1854): len = 35472.1, overlap = 6.25
PHY-3002 : Step(1855): len = 33831.5, overlap = 5.75
PHY-3002 : Step(1856): len = 32332.2, overlap = 5.75
PHY-3002 : Step(1857): len = 30702.6, overlap = 5.25
PHY-3002 : Step(1858): len = 29863.8, overlap = 5.5
PHY-3002 : Step(1859): len = 28664.2, overlap = 5.5
PHY-3002 : Step(1860): len = 27781.4, overlap = 5
PHY-3002 : Step(1861): len = 27462.4, overlap = 4.5
PHY-3002 : Step(1862): len = 25425.3, overlap = 3.5
PHY-3002 : Step(1863): len = 24876.1, overlap = 3.25
PHY-3002 : Step(1864): len = 24436.2, overlap = 3.25
PHY-3002 : Step(1865): len = 24363.5, overlap = 3.25
PHY-3002 : Step(1866): len = 24047, overlap = 3.5
PHY-3002 : Step(1867): len = 23533.8, overlap = 3.5
PHY-3002 : Step(1868): len = 23222.1, overlap = 3.5
PHY-3002 : Step(1869): len = 22882.3, overlap = 2.25
PHY-3002 : Step(1870): len = 22682.7, overlap = 3.5
PHY-3002 : Step(1871): len = 22625.4, overlap = 3.25
PHY-3002 : Step(1872): len = 22467.5, overlap = 3.5
PHY-3002 : Step(1873): len = 22175.6, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.80625e-05
PHY-3002 : Step(1874): len = 22003.1, overlap = 3.75
PHY-3002 : Step(1875): len = 21948.1, overlap = 3.75
PHY-3002 : Step(1876): len = 21841.5, overlap = 3.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000176125
PHY-3002 : Step(1877): len = 21796.3, overlap = 3.75
PHY-3002 : Step(1878): len = 21812.2, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003938s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11963e-06
PHY-3002 : Step(1879): len = 21724.5, overlap = 9.75
PHY-3002 : Step(1880): len = 21648.5, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23926e-06
PHY-3002 : Step(1881): len = 21556.9, overlap = 9.5
PHY-3002 : Step(1882): len = 21533, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.47851e-06
PHY-3002 : Step(1883): len = 21496.8, overlap = 9.5
PHY-3002 : Step(1884): len = 21496.8, overlap = 9.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.31518e-06
PHY-3002 : Step(1885): len = 21440.6, overlap = 31.5
PHY-3002 : Step(1886): len = 21440.6, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.63036e-06
PHY-3002 : Step(1887): len = 21467.1, overlap = 31
PHY-3002 : Step(1888): len = 21487.4, overlap = 31.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044921s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (139.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000217001
PHY-3002 : Step(1889): len = 43652.9, overlap = 4.5
PHY-3002 : Step(1890): len = 41549, overlap = 11
PHY-3002 : Step(1891): len = 39040.9, overlap = 17.75
PHY-3002 : Step(1892): len = 37498.8, overlap = 19
PHY-3002 : Step(1893): len = 37013.9, overlap = 17.75
PHY-3002 : Step(1894): len = 36733.7, overlap = 18.25
PHY-3002 : Step(1895): len = 36379.4, overlap = 18.5
PHY-3002 : Step(1896): len = 36256.8, overlap = 18.75
PHY-3002 : Step(1897): len = 35907.9, overlap = 18.75
PHY-3002 : Step(1898): len = 35589.9, overlap = 19.5
PHY-3002 : Step(1899): len = 35212.8, overlap = 20.5
PHY-3002 : Step(1900): len = 35052.8, overlap = 21.25
PHY-3002 : Step(1901): len = 34983.7, overlap = 21.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000434002
PHY-3002 : Step(1902): len = 36101.7, overlap = 18.5
PHY-3002 : Step(1903): len = 36723.9, overlap = 18
PHY-3002 : Step(1904): len = 36820.4, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000868003
PHY-3002 : Step(1905): len = 37749.1, overlap = 16.75
PHY-3002 : Step(1906): len = 38312.6, overlap = 15.25
PHY-3002 : Step(1907): len = 38373.4, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008092s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (193.1%)

PHY-3001 : Legalized: Len = 40835.8, Over = 0
PHY-3001 : Final: Len = 40835.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 60024, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 60232, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 60256, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 60264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040092s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (155.9%)

RUN-1003 : finish command "place" in  3.259977s wall, 5.593750s user + 1.671875s system = 7.265625s CPU (222.9%)

RUN-1004 : used memory is 680 MB, reserved memory is 741 MB, peak memory is 1020 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 643 to 477
PHY-1001 : Pin misalignment score is improved from 477 to 472
PHY-1001 : Pin misalignment score is improved from 472 to 472
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 615 instances
RUN-1001 : 298 mslices, 298 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 708 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 60024, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 60232, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 60256, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 60264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041554s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (150.4%)

PHY-1001 : End global routing;  0.132227s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (130.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.005335s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 104480, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 1.291216s wall, 1.812500s user + 0.078125s system = 1.890625s CPU (146.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 104392, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.013065s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (239.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 104392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 104392
PHY-1001 : End DR Iter 2; 0.009391s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (332.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.746013s wall, 3.078125s user + 0.296875s system = 3.375000s CPU (122.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.171340s wall, 3.546875s user + 0.312500s system = 3.859375s CPU (121.7%)

RUN-1004 : used memory is 707 MB, reserved memory is 769 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 615
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1217, pip num: 8269
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 818 valid insts, and 30527 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.545254s wall, 12.828125s user + 0.093750s system = 12.921875s CPU (507.7%)

RUN-1004 : used memory is 708 MB, reserved memory is 769 MB, peak memory is 1049 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.563520s wall, 1.531250s user + 0.078125s system = 1.609375s CPU (102.9%)

RUN-1004 : used memory is 761 MB, reserved memory is 824 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.751419s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 790 MB, reserved memory is 855 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.909109s wall, 1.812500s user + 0.156250s system = 1.968750s CPU (22.1%)

RUN-1004 : used memory is 734 MB, reserved memory is 798 MB, peak memory is 1049 MB
GUI-1001 : Download success!
GUI-5004 WARNING: pd has not been assigned location ...
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(38)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
GUI-5004 WARNING: pd has not been assigned location ...
GUI-5004 WARNING: pd has not been assigned location ...
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.704433s wall, 1.687500s user + 0.062500s system = 1.750000s CPU (102.7%)

RUN-1004 : used memory is 709 MB, reserved memory is 828 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.757119s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (4.6%)

RUN-1004 : used memory is 717 MB, reserved memory is 836 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.069138s wall, 2.062500s user + 0.140625s system = 2.203125s CPU (24.3%)

RUN-1004 : used memory is 675 MB, reserved memory is 794 MB, peak memory is 1049 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(38)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
USR-6010 WARNING: ADC constraints: pin pd has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3188/322 useful/useless nets, 1838/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 446 better
SYN-1014 : Optimize round 2
SYN-1032 : 2771/78 useful/useless nets, 1559/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 771 better
SYN-1014 : Optimize round 3
SYN-1032 : 1443/700 useful/useless nets, 845/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1307/80 useful/useless nets, 769/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1175/75 useful/useless nets, 695/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1039/77 useful/useless nets, 619/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 912/70 useful/useless nets, 550/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 882/18 useful/useless nets, 533/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 854/0 useful/useless nets, 517/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          385
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 28
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 34
  #LATCH                0
#MACRO_ADD             54
#MACRO_EQ               7
#MACRO_MUX             68

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |351    |34     |61     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 869/0 useful/useless nets, 533/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 921/0 useful/useless nets, 585/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 44 better
SYN-2501 : Optimize round 2
SYN-1032 : 919/0 useful/useless nets, 583/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 54 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1696/25 useful/useless nets, 1360/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 493 (2.95), #lev = 6 (3.01)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 467 instances into 505 LUTs, name keeping = 74%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1733/0 useful/useless nets, 1397/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 34 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 442 adder to BLE ...
SYN-4008 : Packed 442 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 532 LUT to BLE ...
SYN-4008 : Packed 532 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 498 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 532/881 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   15   out of    187    8.02%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1192  |1192  |34    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.603460s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (103.3%)

RUN-1004 : used memory is 676 MB, reserved memory is 794 MB, peak memory is 1049 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 615 instances
RUN-1001 : 298 mslices, 298 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 708 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 613 instances, 596 slices, 54 macros(330 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 3855, tnet num: 1215, tinst num: 613, tnode num: 3929, tedge num: 6420.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 191 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 41 clock pins, and constraint 74 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.103287s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (136.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 358346
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1908): len = 316825, overlap = 0
PHY-3002 : Step(1909): len = 282708, overlap = 0
PHY-3002 : Step(1910): len = 267393, overlap = 0
PHY-3002 : Step(1911): len = 254882, overlap = 0
PHY-3002 : Step(1912): len = 235734, overlap = 0
PHY-3002 : Step(1913): len = 208267, overlap = 0
PHY-3002 : Step(1914): len = 193583, overlap = 0
PHY-3002 : Step(1915): len = 181775, overlap = 0
PHY-3002 : Step(1916): len = 170272, overlap = 0
PHY-3002 : Step(1917): len = 155117, overlap = 0
PHY-3002 : Step(1918): len = 140964, overlap = 0
PHY-3002 : Step(1919): len = 131403, overlap = 0
PHY-3002 : Step(1920): len = 121567, overlap = 0
PHY-3002 : Step(1921): len = 105850, overlap = 0
PHY-3002 : Step(1922): len = 97184.7, overlap = 0
PHY-3002 : Step(1923): len = 92356.5, overlap = 0
PHY-3002 : Step(1924): len = 68677, overlap = 2
PHY-3002 : Step(1925): len = 63636.2, overlap = 0.5
PHY-3002 : Step(1926): len = 60956, overlap = 1.25
PHY-3002 : Step(1927): len = 53573.8, overlap = 2.5
PHY-3002 : Step(1928): len = 50805.6, overlap = 3.5
PHY-3002 : Step(1929): len = 46980.4, overlap = 4.25
PHY-3002 : Step(1930): len = 44081.2, overlap = 6
PHY-3002 : Step(1931): len = 42304, overlap = 6.5
PHY-3002 : Step(1932): len = 40439.6, overlap = 8.5
PHY-3002 : Step(1933): len = 37808, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.40312e-05
PHY-3002 : Step(1934): len = 37237.4, overlap = 9.25
PHY-3002 : Step(1935): len = 37206.4, overlap = 9
PHY-3002 : Step(1936): len = 36765.5, overlap = 8.75
PHY-3002 : Step(1937): len = 36041.7, overlap = 7.75
PHY-3002 : Step(1938): len = 35472.1, overlap = 6.25
PHY-3002 : Step(1939): len = 33831.5, overlap = 5.75
PHY-3002 : Step(1940): len = 32332.2, overlap = 5.75
PHY-3002 : Step(1941): len = 30702.6, overlap = 5.25
PHY-3002 : Step(1942): len = 29863.8, overlap = 5.5
PHY-3002 : Step(1943): len = 28664.2, overlap = 5.5
PHY-3002 : Step(1944): len = 27781.4, overlap = 5
PHY-3002 : Step(1945): len = 27462.4, overlap = 4.5
PHY-3002 : Step(1946): len = 25425.3, overlap = 3.5
PHY-3002 : Step(1947): len = 24876.1, overlap = 3.25
PHY-3002 : Step(1948): len = 24436.2, overlap = 3.25
PHY-3002 : Step(1949): len = 24363.5, overlap = 3.25
PHY-3002 : Step(1950): len = 24047, overlap = 3.5
PHY-3002 : Step(1951): len = 23533.8, overlap = 3.5
PHY-3002 : Step(1952): len = 23222.1, overlap = 3.5
PHY-3002 : Step(1953): len = 22882.3, overlap = 2.25
PHY-3002 : Step(1954): len = 22682.7, overlap = 3.5
PHY-3002 : Step(1955): len = 22625.4, overlap = 3.25
PHY-3002 : Step(1956): len = 22467.5, overlap = 3.5
PHY-3002 : Step(1957): len = 22175.6, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.80625e-05
PHY-3002 : Step(1958): len = 22003.1, overlap = 3.75
PHY-3002 : Step(1959): len = 21948.1, overlap = 3.75
PHY-3002 : Step(1960): len = 21841.5, overlap = 3.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000176125
PHY-3002 : Step(1961): len = 21796.3, overlap = 3.75
PHY-3002 : Step(1962): len = 21812.2, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003892s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11963e-06
PHY-3002 : Step(1963): len = 21724.5, overlap = 9.75
PHY-3002 : Step(1964): len = 21648.5, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23926e-06
PHY-3002 : Step(1965): len = 21556.9, overlap = 9.5
PHY-3002 : Step(1966): len = 21533, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.47851e-06
PHY-3002 : Step(1967): len = 21496.8, overlap = 9.5
PHY-3002 : Step(1968): len = 21496.8, overlap = 9.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.31518e-06
PHY-3002 : Step(1969): len = 21440.6, overlap = 31.5
PHY-3002 : Step(1970): len = 21440.6, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.63036e-06
PHY-3002 : Step(1971): len = 21467.1, overlap = 31
PHY-3002 : Step(1972): len = 21487.4, overlap = 31.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045752s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (102.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000217001
PHY-3002 : Step(1973): len = 43652.9, overlap = 4.5
PHY-3002 : Step(1974): len = 41549, overlap = 11
PHY-3002 : Step(1975): len = 39040.9, overlap = 17.75
PHY-3002 : Step(1976): len = 37498.8, overlap = 19
PHY-3002 : Step(1977): len = 37013.9, overlap = 17.75
PHY-3002 : Step(1978): len = 36733.7, overlap = 18.25
PHY-3002 : Step(1979): len = 36379.4, overlap = 18.5
PHY-3002 : Step(1980): len = 36256.8, overlap = 18.75
PHY-3002 : Step(1981): len = 35907.9, overlap = 18.75
PHY-3002 : Step(1982): len = 35589.9, overlap = 19.5
PHY-3002 : Step(1983): len = 35212.8, overlap = 20.5
PHY-3002 : Step(1984): len = 35052.8, overlap = 21.25
PHY-3002 : Step(1985): len = 34983.7, overlap = 21.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000434002
PHY-3002 : Step(1986): len = 36101.7, overlap = 18.5
PHY-3002 : Step(1987): len = 36723.9, overlap = 18
PHY-3002 : Step(1988): len = 36820.4, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000868003
PHY-3002 : Step(1989): len = 37749.1, overlap = 16.75
PHY-3002 : Step(1990): len = 38312.6, overlap = 15.25
PHY-3002 : Step(1991): len = 38373.4, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006998s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40835.8, Over = 0
PHY-3001 : Final: Len = 40835.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 60024, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 60232, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 60256, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 60264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043357s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (180.2%)

RUN-1003 : finish command "place" in  3.275652s wall, 4.687500s user + 1.421875s system = 6.109375s CPU (186.5%)

RUN-1004 : used memory is 678 MB, reserved memory is 797 MB, peak memory is 1049 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 643 to 477
PHY-1001 : Pin misalignment score is improved from 477 to 472
PHY-1001 : Pin misalignment score is improved from 472 to 472
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 615 instances
RUN-1001 : 298 mslices, 298 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 708 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 60024, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 60232, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 60256, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 60264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045432s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (206.4%)

PHY-1001 : End global routing;  0.135084s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (150.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006496s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 104480, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 1.307719s wall, 1.593750s user + 0.125000s system = 1.718750s CPU (131.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 104392, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.013248s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (117.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 104392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 104392
PHY-1001 : End DR Iter 2; 0.012461s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.785558s wall, 2.843750s user + 0.375000s system = 3.218750s CPU (115.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.238452s wall, 3.359375s user + 0.406250s system = 3.765625s CPU (116.3%)

RUN-1004 : used memory is 703 MB, reserved memory is 822 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 615
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1217, pip num: 8269
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 818 valid insts, and 30527 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.557469s wall, 12.796875s user + 0.078125s system = 12.875000s CPU (503.4%)

RUN-1004 : used memory is 704 MB, reserved memory is 822 MB, peak memory is 1049 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.618309s wall, 1.625000s user + 0.046875s system = 1.671875s CPU (103.3%)

RUN-1004 : used memory is 736 MB, reserved memory is 856 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.724902s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 755 MB, reserved memory is 877 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.962530s wall, 1.953125s user + 0.125000s system = 2.078125s CPU (23.2%)

RUN-1004 : used memory is 709 MB, reserved memory is 830 MB, peak memory is 1049 MB
GUI-1001 : Download success!
GUI-5004 WARNING: pd has not been assigned location ...
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(38)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3188/322 useful/useless nets, 1838/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 446 better
SYN-1014 : Optimize round 2
SYN-1032 : 2771/78 useful/useless nets, 1559/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 771 better
SYN-1014 : Optimize round 3
SYN-1032 : 1443/700 useful/useless nets, 845/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1307/80 useful/useless nets, 769/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1175/75 useful/useless nets, 695/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1039/77 useful/useless nets, 619/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 912/70 useful/useless nets, 550/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 882/18 useful/useless nets, 533/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 854/0 useful/useless nets, 517/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          385
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 28
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 34
  #LATCH                0
#MACRO_ADD             54
#MACRO_EQ               7
#MACRO_MUX             68

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |351    |34     |61     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 869/0 useful/useless nets, 533/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 921/0 useful/useless nets, 585/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 44 better
SYN-2501 : Optimize round 2
SYN-1032 : 919/0 useful/useless nets, 583/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 54 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1696/25 useful/useless nets, 1360/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 493 (2.95), #lev = 6 (3.01)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 467 instances into 505 LUTs, name keeping = 74%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1733/0 useful/useless nets, 1397/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 34 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 442 adder to BLE ...
SYN-4008 : Packed 442 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 532 LUT to BLE ...
SYN-4008 : Packed 532 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 498 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 532/881 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   15   out of    187    8.02%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1192  |1192  |34    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.705951s wall, 1.656250s user + 0.093750s system = 1.750000s CPU (102.6%)

RUN-1004 : used memory is 619 MB, reserved memory is 799 MB, peak memory is 1049 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 615 instances
RUN-1001 : 298 mslices, 298 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 708 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 613 instances, 596 slices, 54 macros(330 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 3855, tnet num: 1215, tinst num: 613, tnode num: 3929, tedge num: 6421.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 191 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 41 clock pins, and constraint 74 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.106435s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (117.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 357772
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1992): len = 316251, overlap = 0
PHY-3002 : Step(1993): len = 282134, overlap = 0
PHY-3002 : Step(1994): len = 266819, overlap = 0
PHY-3002 : Step(1995): len = 254308, overlap = 0
PHY-3002 : Step(1996): len = 235160, overlap = 0
PHY-3002 : Step(1997): len = 207693, overlap = 0
PHY-3002 : Step(1998): len = 193009, overlap = 0
PHY-3002 : Step(1999): len = 181201, overlap = 0
PHY-3002 : Step(2000): len = 169698, overlap = 0
PHY-3002 : Step(2001): len = 154543, overlap = 0
PHY-3002 : Step(2002): len = 140390, overlap = 0
PHY-3002 : Step(2003): len = 130829, overlap = 0
PHY-3002 : Step(2004): len = 120993, overlap = 0
PHY-3002 : Step(2005): len = 105276, overlap = 0
PHY-3002 : Step(2006): len = 96610.7, overlap = 0
PHY-3002 : Step(2007): len = 91782.5, overlap = 0
PHY-3002 : Step(2008): len = 68103, overlap = 2
PHY-3002 : Step(2009): len = 63062.2, overlap = 0.5
PHY-3002 : Step(2010): len = 60382, overlap = 1.25
PHY-3002 : Step(2011): len = 52999.8, overlap = 2.5
PHY-3002 : Step(2012): len = 50231.6, overlap = 3.5
PHY-3002 : Step(2013): len = 46406.4, overlap = 4.25
PHY-3002 : Step(2014): len = 43507.2, overlap = 6
PHY-3002 : Step(2015): len = 41730, overlap = 6.5
PHY-3002 : Step(2016): len = 39865.6, overlap = 8.5
PHY-3002 : Step(2017): len = 37234, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.40312e-05
PHY-3002 : Step(2018): len = 36663.4, overlap = 9.25
PHY-3002 : Step(2019): len = 36632.4, overlap = 9
PHY-3002 : Step(2020): len = 36191.5, overlap = 8.75
PHY-3002 : Step(2021): len = 35467.7, overlap = 7.75
PHY-3002 : Step(2022): len = 34898.1, overlap = 6.25
PHY-3002 : Step(2023): len = 33257.5, overlap = 5.75
PHY-3002 : Step(2024): len = 31758.2, overlap = 5.75
PHY-3002 : Step(2025): len = 30128.6, overlap = 5.25
PHY-3002 : Step(2026): len = 29289.8, overlap = 5.5
PHY-3002 : Step(2027): len = 28090.2, overlap = 5.5
PHY-3002 : Step(2028): len = 27207.4, overlap = 5
PHY-3002 : Step(2029): len = 26888.4, overlap = 4.5
PHY-3002 : Step(2030): len = 24851.3, overlap = 3.5
PHY-3002 : Step(2031): len = 24302.1, overlap = 3.25
PHY-3002 : Step(2032): len = 23862.2, overlap = 3.25
PHY-3002 : Step(2033): len = 23789.5, overlap = 3.25
PHY-3002 : Step(2034): len = 23473, overlap = 3.5
PHY-3002 : Step(2035): len = 22959.8, overlap = 3.5
PHY-3002 : Step(2036): len = 22648.1, overlap = 3.5
PHY-3002 : Step(2037): len = 22308.3, overlap = 2.25
PHY-3002 : Step(2038): len = 22108.7, overlap = 3.5
PHY-3002 : Step(2039): len = 22051.4, overlap = 3.25
PHY-3002 : Step(2040): len = 21893.5, overlap = 3.5
PHY-3002 : Step(2041): len = 21601.6, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.80625e-05
PHY-3002 : Step(2042): len = 21429.1, overlap = 3.75
PHY-3002 : Step(2043): len = 21374.1, overlap = 3.75
PHY-3002 : Step(2044): len = 21267.5, overlap = 3.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000176125
PHY-3002 : Step(2045): len = 21222.3, overlap = 3.75
PHY-3002 : Step(2046): len = 21238.2, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003919s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11963e-06
PHY-3002 : Step(2047): len = 21150.5, overlap = 9.75
PHY-3002 : Step(2048): len = 21074.5, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23926e-06
PHY-3002 : Step(2049): len = 20982.9, overlap = 9.5
PHY-3002 : Step(2050): len = 20959, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.47851e-06
PHY-3002 : Step(2051): len = 20922.8, overlap = 9.5
PHY-3002 : Step(2052): len = 20922.8, overlap = 9.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.31518e-06
PHY-3002 : Step(2053): len = 20866.6, overlap = 31.5
PHY-3002 : Step(2054): len = 20866.6, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.63036e-06
PHY-3002 : Step(2055): len = 20893.1, overlap = 31
PHY-3002 : Step(2056): len = 20913.4, overlap = 31.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044209s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (70.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000217001
PHY-3002 : Step(2057): len = 43078.9, overlap = 4.5
PHY-3002 : Step(2058): len = 40975, overlap = 11
PHY-3002 : Step(2059): len = 38466.9, overlap = 17.75
PHY-3002 : Step(2060): len = 36924.8, overlap = 19
PHY-3002 : Step(2061): len = 36439.9, overlap = 17.75
PHY-3002 : Step(2062): len = 36159.7, overlap = 18.25
PHY-3002 : Step(2063): len = 35805.4, overlap = 18.5
PHY-3002 : Step(2064): len = 35682.8, overlap = 18.75
PHY-3002 : Step(2065): len = 35333.9, overlap = 18.75
PHY-3002 : Step(2066): len = 35015.9, overlap = 19.5
PHY-3002 : Step(2067): len = 34638.8, overlap = 20.5
PHY-3002 : Step(2068): len = 34478.8, overlap = 21.25
PHY-3002 : Step(2069): len = 34409.7, overlap = 21.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000434002
PHY-3002 : Step(2070): len = 35527.7, overlap = 18.5
PHY-3002 : Step(2071): len = 36149.9, overlap = 18
PHY-3002 : Step(2072): len = 36246.4, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000868003
PHY-3002 : Step(2073): len = 37175.1, overlap = 16.75
PHY-3002 : Step(2074): len = 37738.6, overlap = 15.25
PHY-3002 : Step(2075): len = 37799.4, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006993s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40261.8, Over = 0
PHY-3001 : Final: Len = 40261.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 59448, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 59656, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 59680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 59688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037920s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (247.2%)

RUN-1003 : finish command "place" in  3.285577s wall, 4.828125s user + 1.703125s system = 6.531250s CPU (198.8%)

RUN-1004 : used memory is 619 MB, reserved memory is 799 MB, peak memory is 1049 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 643 to 477
PHY-1001 : Pin misalignment score is improved from 477 to 472
PHY-1001 : Pin misalignment score is improved from 472 to 472
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 615 instances
RUN-1001 : 298 mslices, 298 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 708 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 59448, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 59656, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 59680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 59688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036905s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (338.7%)

PHY-1001 : End global routing;  0.130437s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (155.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.005913s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (264.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 103904, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 1.269429s wall, 1.812500s user + 0.093750s system = 1.906250s CPU (150.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 103816, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.015414s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 103816, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 103816
PHY-1001 : End DR Iter 2; 0.009513s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (164.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.754962s wall, 3.109375s user + 0.296875s system = 3.406250s CPU (123.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.185271s wall, 3.562500s user + 0.343750s system = 3.906250s CPU (122.6%)

RUN-1004 : used memory is 640 MB, reserved memory is 821 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   15   out of    187    8.02%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 615
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1217, pip num: 8257
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 798 valid insts, and 30503 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.523179s wall, 12.625000s user + 0.062500s system = 12.687500s CPU (502.8%)

RUN-1004 : used memory is 641 MB, reserved memory is 821 MB, peak memory is 1049 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.548105s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (99.9%)

RUN-1004 : used memory is 698 MB, reserved memory is 877 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.754655s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (2.5%)

RUN-1004 : used memory is 705 MB, reserved memory is 885 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.888512s wall, 1.812500s user + 0.093750s system = 1.906250s CPU (21.4%)

RUN-1004 : used memory is 663 MB, reserved memory is 843 MB, peak memory is 1049 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.552015s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (100.7%)

RUN-1004 : used memory is 680 MB, reserved memory is 877 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.727445s wall, 0.140625s user + 0.093750s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 689 MB, reserved memory is 885 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.878625s wall, 1.812500s user + 0.125000s system = 1.937500s CPU (21.8%)

RUN-1004 : used memory is 647 MB, reserved memory is 843 MB, peak memory is 1049 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: net 'pd' is already driven by input port 'pd' in ../../rtl/eglm35.v(5)
HDL-1007 : driving port 'pd' is declared here in ../../rtl/eglm35.v(5)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(32)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(51)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "pd" in ../../rtl/eglm35.v(5)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(5)
SYN-8106 ERROR: the net's in pin: pin "pd" in ../../rtl/eglm35.v(5)
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: net 'pd' is already driven by input port 'pd' in ../../rtl/eglm35.v(5)
HDL-1007 : driving port 'pd' is declared here in ../../rtl/eglm35.v(5)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(32)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(51)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "pd" in ../../rtl/eglm35.v(5)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(5)
SYN-8106 ERROR: the net's in pin: pin "pd" in ../../rtl/eglm35.v(5)
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near '.' in al_ip/lm35_adc.v(25)
HDL-8007 ERROR: syntax error near '.' in al_ip/lm35_adc.v(26)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near '.' in al_ip/lm35_adc.v(25)
HDL-8007 ERROR: syntax error near '.' in al_ip/lm35_adc.v(26)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ',' in al_ip/lm35_adc.v(24)
HDL-8007 ERROR: syntax error near '.' in al_ip/lm35_adc.v(26)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ',' in al_ip/lm35_adc.v(24)
HDL-8007 ERROR: syntax error near '.' in al_ip/lm35_adc.v(26)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ',' in al_ip/lm35_adc.v(24)
HDL-8007 ERROR: syntax error near '.' in al_ip/lm35_adc.v(26)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ',' in al_ip/lm35_adc.v(24)
HDL-8007 ERROR: syntax error near '.' in al_ip/lm35_adc.v(26)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ',' in al_ip/lm35_adc.v(24)
HDL-8007 ERROR: syntax error near '.' in al_ip/lm35_adc.v(26)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ',' in al_ip/lm35_adc.v(24)
HDL-8007 ERROR: syntax error near '.' in al_ip/lm35_adc.v(26)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ',' in al_ip/lm35_adc.v(24)
HDL-8007 ERROR: syntax error near '.' in al_ip/lm35_adc.v(26)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ',' in al_ip/lm35_adc.v(24)
HDL-8007 ERROR: syntax error near '.' in al_ip/lm35_adc.v(26)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ';' in al_ip/lm35_adc.v(30)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in al_ip/lm35_adc.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ';' in al_ip/lm35_adc.v(30)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in al_ip/lm35_adc.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ';' in al_ip/lm35_adc.v(30)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in al_ip/lm35_adc.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ';' in al_ip/lm35_adc.v(30)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in al_ip/lm35_adc.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ';' in al_ip/lm35_adc.v(30)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in al_ip/lm35_adc.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ';' in al_ip/lm35_adc.v(30)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in al_ip/lm35_adc.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ';' in al_ip/lm35_adc.v(30)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in al_ip/lm35_adc.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ';' in al_ip/lm35_adc.v(30)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in al_ip/lm35_adc.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ';' in al_ip/lm35_adc.v(30)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in al_ip/lm35_adc.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(32)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ';' in al_ip/lm35_adc.v(31)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in al_ip/lm35_adc.v(31)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(33)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ';' in al_ip/lm35_adc.v(31)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in al_ip/lm35_adc.v(31)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(33)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near 'endmodule' in al_ip/lm35_adc.v(33)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in al_ip/lm35_adc.v(33)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(33)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ';' in al_ip/lm35_adc.v(31)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in al_ip/lm35_adc.v(31)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(33)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ';' in al_ip/lm35_adc.v(31)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in al_ip/lm35_adc.v(31)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(33)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ',' in al_ip/lm35_adc.v(24)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(33)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ',' in al_ip/lm35_adc.v(24)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(33)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ',' in al_ip/lm35_adc.v(24)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(33)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ',' in al_ip/lm35_adc.v(24)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(33)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ',' in al_ip/lm35_adc.v(24)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(33)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ',' in al_ip/lm35_adc.v(24)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(33)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-8007 ERROR: syntax error near ',' in al_ip/lm35_adc.v(24)
HDL-8007 ERROR: ignore module module due to previous errors in al_ip/lm35_adc.v(33)
HDL-1007 : Verilog file 'al_ip/lm35_adc.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: net 'pd' is already driven by input port 'pd' in ../../rtl/eglm35.v(5)
HDL-1007 : driving port 'pd' is declared here in ../../rtl/eglm35.v(5)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(32)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(51)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-8105 ERROR: Multi-driven net: model "eglm35" / net "pd" in ../../rtl/eglm35.v(5)
SYN-8106 ERROR: the net's in pin: pin "O" in ../../rtl/eglm35.v(5)
SYN-8106 ERROR: the net's in pin: pin "pd" in ../../rtl/eglm35.v(5)
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-8007 ERROR: no definition for port 'pd' in ../../rtl/eglm35.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in ../../rtl/eglm35.v(90)
HDL-1007 : Verilog file '../../rtl/eglm35.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(30)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(49)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
USR-8052 ERROR: Cannot find pin pd in the model eglm35.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
GUI-8405 ERROR: pd is not the signal of the project.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
USR-8052 ERROR: Cannot find pin pd in the model eglm35.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
USR-8052 ERROR: Cannot find pin pd in the model eglm35.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
USR-8052 ERROR: Cannot find pin pd in the model eglm35.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
USR-8052 ERROR: Cannot find pin pd in the model eglm35.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
USR-8052 ERROR: Cannot find pin pd in the model eglm35.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
USR-8052 ERROR: Cannot find pin pd in the model eglm35.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
USR-8052 ERROR: Cannot find pin pd in the model eglm35.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
USR-8052 ERROR: Cannot find pin pd in the model eglm35.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
USR-8052 ERROR: Cannot find pin pd in the model eglm35.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
USR-8052 ERROR: Cannot find pin pd in the model eglm35.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
USR-8052 ERROR: Cannot find pin pd in the model eglm35.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
USR-8052 ERROR: Cannot find pin pd in the model eglm35.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pd   LOCATION = L10; "
USR-8052 ERROR: Cannot find pin pd in the model eglm35.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
GUI-8405 ERROR: pd is not the signal of the project.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(30)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(49)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3190/323 useful/useless nets, 1841/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 447 better
SYN-1014 : Optimize round 2
SYN-1032 : 2773/78 useful/useless nets, 1562/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 771 better
SYN-1014 : Optimize round 3
SYN-1032 : 1445/700 useful/useless nets, 848/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1309/80 useful/useless nets, 772/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1177/75 useful/useless nets, 698/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1041/77 useful/useless nets, 622/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 914/70 useful/useless nets, 553/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 884/18 useful/useless nets, 536/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 856/0 useful/useless nets, 520/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          386
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 34
  #LATCH                0
#MACRO_ADD             54
#MACRO_EQ               7
#MACRO_MUX             68

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |34     |62     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 870/0 useful/useless nets, 535/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 922/0 useful/useless nets, 587/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 919/0 useful/useless nets, 584/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 54 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1696/25 useful/useless nets, 1361/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 493 (2.95), #lev = 6 (3.01)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 467 instances into 505 LUTs, name keeping = 74%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1733/0 useful/useless nets, 1398/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 34 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 442 adder to BLE ...
SYN-4008 : Packed 442 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 532 LUT to BLE ...
SYN-4008 : Packed 532 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 498 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 532/882 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1192  |1192  |34    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.598454s wall, 1.562500s user + 0.062500s system = 1.625000s CPU (101.7%)

RUN-1004 : used memory is 579 MB, reserved memory is 818 MB, peak memory is 1049 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i9/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i9/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 616 instances
RUN-1001 : 298 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 707 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 614 instances, 596 slices, 54 macros(330 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 3857, tnet num: 1215, tinst num: 614, tnode num: 3931, tedge num: 6423.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 191 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 41 clock pins, and constraint 74 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.101342s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (107.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 360313
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2076): len = 320957, overlap = 0
PHY-3002 : Step(2077): len = 288865, overlap = 0
PHY-3002 : Step(2078): len = 274457, overlap = 0
PHY-3002 : Step(2079): len = 261781, overlap = 0
PHY-3002 : Step(2080): len = 244333, overlap = 0
PHY-3002 : Step(2081): len = 221090, overlap = 0
PHY-3002 : Step(2082): len = 204799, overlap = 0
PHY-3002 : Step(2083): len = 194099, overlap = 0
PHY-3002 : Step(2084): len = 180641, overlap = 0
PHY-3002 : Step(2085): len = 166187, overlap = 0
PHY-3002 : Step(2086): len = 157099, overlap = 0
PHY-3002 : Step(2087): len = 144558, overlap = 0
PHY-3002 : Step(2088): len = 127586, overlap = 0
PHY-3002 : Step(2089): len = 118483, overlap = 0
PHY-3002 : Step(2090): len = 111757, overlap = 0
PHY-3002 : Step(2091): len = 93796.3, overlap = 0
PHY-3002 : Step(2092): len = 78394.6, overlap = 0.75
PHY-3002 : Step(2093): len = 75330.8, overlap = 1
PHY-3002 : Step(2094): len = 64143.6, overlap = 2
PHY-3002 : Step(2095): len = 55203.8, overlap = 3
PHY-3002 : Step(2096): len = 53494.9, overlap = 4
PHY-3002 : Step(2097): len = 50090.4, overlap = 5.5
PHY-3002 : Step(2098): len = 48619.7, overlap = 6
PHY-3002 : Step(2099): len = 46588.8, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.11555e-05
PHY-3002 : Step(2100): len = 46090.6, overlap = 6.25
PHY-3002 : Step(2101): len = 45923.8, overlap = 5.25
PHY-3002 : Step(2102): len = 45038.1, overlap = 4.5
PHY-3002 : Step(2103): len = 43925.7, overlap = 4.5
PHY-3002 : Step(2104): len = 41932.2, overlap = 5.25
PHY-3002 : Step(2105): len = 38691.2, overlap = 5.75
PHY-3002 : Step(2106): len = 35481.1, overlap = 6
PHY-3002 : Step(2107): len = 34271, overlap = 6.25
PHY-3002 : Step(2108): len = 32222.4, overlap = 7.75
PHY-3002 : Step(2109): len = 29916.5, overlap = 7.25
PHY-3002 : Step(2110): len = 28687.9, overlap = 6.5
PHY-3002 : Step(2111): len = 28012.5, overlap = 7
PHY-3002 : Step(2112): len = 27345.1, overlap = 6.5
PHY-3002 : Step(2113): len = 26816.9, overlap = 6.5
PHY-3002 : Step(2114): len = 26368.4, overlap = 5.75
PHY-3002 : Step(2115): len = 26201.2, overlap = 5.5
PHY-3002 : Step(2116): len = 25661.3, overlap = 5.5
PHY-3002 : Step(2117): len = 25092.5, overlap = 5.5
PHY-3002 : Step(2118): len = 24918.6, overlap = 5
PHY-3002 : Step(2119): len = 24701.9, overlap = 5.5
PHY-3002 : Step(2120): len = 24506, overlap = 4.5
PHY-3002 : Step(2121): len = 24163.1, overlap = 4.5
PHY-3002 : Step(2122): len = 24095.6, overlap = 4.75
PHY-3002 : Step(2123): len = 23961.7, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142311
PHY-3002 : Step(2124): len = 23863.2, overlap = 5
PHY-3002 : Step(2125): len = 23847.7, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000284622
PHY-3002 : Step(2126): len = 23826, overlap = 5
PHY-3002 : Step(2127): len = 23853.2, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004108s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (760.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16202e-06
PHY-3002 : Step(2128): len = 23713, overlap = 12
PHY-3002 : Step(2129): len = 23640.4, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.32404e-06
PHY-3002 : Step(2130): len = 23473.3, overlap = 12.25
PHY-3002 : Step(2131): len = 23448.7, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.64808e-06
PHY-3002 : Step(2132): len = 23383.9, overlap = 13.5
PHY-3002 : Step(2133): len = 23342.9, overlap = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.59626e-06
PHY-3002 : Step(2134): len = 23279.7, overlap = 28.25
PHY-3002 : Step(2135): len = 23291.2, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.19252e-06
PHY-3002 : Step(2136): len = 23482.2, overlap = 26.25
PHY-3002 : Step(2137): len = 23482.2, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042381s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (147.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000231867
PHY-3002 : Step(2138): len = 44028.8, overlap = 4.25
PHY-3002 : Step(2139): len = 42498.6, overlap = 9
PHY-3002 : Step(2140): len = 39858.4, overlap = 15
PHY-3002 : Step(2141): len = 38681.3, overlap = 17.25
PHY-3002 : Step(2142): len = 38437.8, overlap = 17.5
PHY-3002 : Step(2143): len = 38382.2, overlap = 17.25
PHY-3002 : Step(2144): len = 38103.6, overlap = 18.5
PHY-3002 : Step(2145): len = 37906.7, overlap = 18.25
PHY-3002 : Step(2146): len = 37669.7, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000463734
PHY-3002 : Step(2147): len = 38770.1, overlap = 16.5
PHY-3002 : Step(2148): len = 39292.6, overlap = 17
PHY-3002 : Step(2149): len = 39367.6, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000927468
PHY-3002 : Step(2150): len = 39982.7, overlap = 16.25
PHY-3002 : Step(2151): len = 40530.1, overlap = 15.25
PHY-3002 : Step(2152): len = 40735.3, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007237s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43572.8, Over = 0
PHY-3001 : Final: Len = 43572.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64584, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 64640, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 64648, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 64712, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 63760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042089s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (148.5%)

RUN-1003 : finish command "place" in  3.123556s wall, 4.875000s user + 1.406250s system = 6.281250s CPU (201.1%)

RUN-1004 : used memory is 582 MB, reserved memory is 819 MB, peak memory is 1049 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 635 to 483
PHY-1001 : Pin misalignment score is improved from 483 to 475
PHY-1001 : Pin misalignment score is improved from 475 to 475
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 616 instances
RUN-1001 : 298 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 707 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64584, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 64640, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 64648, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 64712, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 63760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041264s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (189.3%)

PHY-1001 : End global routing;  0.133132s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (140.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.016342s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 114112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 1.497925s wall, 1.968750s user + 0.046875s system = 2.015625s CPU (134.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 114072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 114072
PHY-1001 : End DR Iter 1; 0.010733s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (145.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.025353s wall, 3.265625s user + 0.328125s system = 3.593750s CPU (118.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.476291s wall, 3.750000s user + 0.359375s system = 4.109375s CPU (118.2%)

RUN-1004 : used memory is 607 MB, reserved memory is 844 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 616
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1217, pip num: 8524
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 830 valid insts, and 31008 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.572266s wall, 12.609375s user + 0.078125s system = 12.687500s CPU (493.2%)

RUN-1004 : used memory is 609 MB, reserved memory is 844 MB, peak memory is 1049 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.541734s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (100.3%)

RUN-1004 : used memory is 662 MB, reserved memory is 898 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.732270s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 670 MB, reserved memory is 906 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.863461s wall, 1.734375s user + 0.062500s system = 1.796875s CPU (20.3%)

RUN-1004 : used memory is 628 MB, reserved memory is 864 MB, peak memory is 1049 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-8007 ERROR: syntax error near 'end' in ../../rtl/eglm35.v(50)
HDL-8007 ERROR: Verilog 2000 keyword end used in incorrect context in ../../rtl/eglm35.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in ../../rtl/eglm35.v(95)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-8007 ERROR: syntax error near 'end' in ../../rtl/eglm35.v(53)
HDL-8007 ERROR: Verilog 2000 keyword end used in incorrect context in ../../rtl/eglm35.v(53)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla' is not permitted in ../../rtl/eglm35.v(49)
HDL-8007 ERROR: ignore module module due to previous errors in ../../rtl/eglm35.v(98)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_tmp' is not permitted in ../../rtl/eglm35.v(50)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_tmp' is not permitted in ../../rtl/eglm35.v(52)
HDL-8007 ERROR: ignore module module due to previous errors in ../../rtl/eglm35.v(99)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_tmp' is not permitted in ../../rtl/eglm35.v(50)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_tmp' is not permitted in ../../rtl/eglm35.v(52)
HDL-8007 ERROR: ignore module module due to previous errors in ../../rtl/eglm35.v(98)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v' ignored due to errors
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_tmp' is not permitted in ../../rtl/eglm35.v(50)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_tmp' is not permitted in ../../rtl/eglm35.v(52)
HDL-8007 ERROR: ignore module module due to previous errors in ../../rtl/eglm35.v(98)
HDL-1007 : Verilog file 'D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v' ignored due to errors
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_tmp' is not permitted in ../../rtl/eglm35.v(50)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_tmp' is not permitted in ../../rtl/eglm35.v(52)
HDL-8007 ERROR: ignore module module due to previous errors in ../../rtl/eglm35.v(98)
HDL-1007 : Verilog file '../../rtl/eglm35.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(57)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3190/323 useful/useless nets, 1841/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 447 better
SYN-1014 : Optimize round 2
SYN-1032 : 2773/78 useful/useless nets, 1562/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 771 better
SYN-1014 : Optimize round 3
SYN-1032 : 1445/700 useful/useless nets, 848/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1309/80 useful/useless nets, 772/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1177/75 useful/useless nets, 698/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1041/77 useful/useless nets, 622/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 914/70 useful/useless nets, 553/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 884/18 useful/useless nets, 536/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 856/0 useful/useless nets, 520/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          386
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 34
  #LATCH                0
#MACRO_ADD             54
#MACRO_EQ               7
#MACRO_MUX             68

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |34     |62     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 870/0 useful/useless nets, 535/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 922/0 useful/useless nets, 587/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 919/0 useful/useless nets, 584/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 54 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1696/25 useful/useless nets, 1361/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 493 (2.95), #lev = 6 (3.01)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 467 instances into 505 LUTs, name keeping = 74%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1733/0 useful/useless nets, 1398/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 34 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 442 adder to BLE ...
SYN-4008 : Packed 442 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 532 LUT to BLE ...
SYN-4008 : Packed 532 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 498 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 532/882 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1192  |1192  |34    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.592977s wall, 1.656250s user + 0.046875s system = 1.703125s CPU (106.9%)

RUN-1004 : used memory is 597 MB, reserved memory is 839 MB, peak memory is 1049 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i9/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i9/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 616 instances
RUN-1001 : 298 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 707 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 614 instances, 596 slices, 54 macros(330 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 3857, tnet num: 1215, tinst num: 614, tnode num: 3931, tedge num: 6423.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 191 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 41 clock pins, and constraint 74 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.099972s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (125.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 360313
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2153): len = 320957, overlap = 0
PHY-3002 : Step(2154): len = 288865, overlap = 0
PHY-3002 : Step(2155): len = 274457, overlap = 0
PHY-3002 : Step(2156): len = 261781, overlap = 0
PHY-3002 : Step(2157): len = 244333, overlap = 0
PHY-3002 : Step(2158): len = 221090, overlap = 0
PHY-3002 : Step(2159): len = 204799, overlap = 0
PHY-3002 : Step(2160): len = 194099, overlap = 0
PHY-3002 : Step(2161): len = 180641, overlap = 0
PHY-3002 : Step(2162): len = 166187, overlap = 0
PHY-3002 : Step(2163): len = 157099, overlap = 0
PHY-3002 : Step(2164): len = 144558, overlap = 0
PHY-3002 : Step(2165): len = 127586, overlap = 0
PHY-3002 : Step(2166): len = 118483, overlap = 0
PHY-3002 : Step(2167): len = 111757, overlap = 0
PHY-3002 : Step(2168): len = 93796.3, overlap = 0
PHY-3002 : Step(2169): len = 78394.6, overlap = 0.75
PHY-3002 : Step(2170): len = 75330.8, overlap = 1
PHY-3002 : Step(2171): len = 64143.6, overlap = 2
PHY-3002 : Step(2172): len = 55203.8, overlap = 3
PHY-3002 : Step(2173): len = 53494.9, overlap = 4
PHY-3002 : Step(2174): len = 50090.4, overlap = 5.5
PHY-3002 : Step(2175): len = 48619.7, overlap = 6
PHY-3002 : Step(2176): len = 46588.8, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.11555e-05
PHY-3002 : Step(2177): len = 46090.6, overlap = 6.25
PHY-3002 : Step(2178): len = 45923.8, overlap = 5.25
PHY-3002 : Step(2179): len = 45038.1, overlap = 4.5
PHY-3002 : Step(2180): len = 43925.7, overlap = 4.5
PHY-3002 : Step(2181): len = 41932.2, overlap = 5.25
PHY-3002 : Step(2182): len = 38691.2, overlap = 5.75
PHY-3002 : Step(2183): len = 35481.1, overlap = 6
PHY-3002 : Step(2184): len = 34271, overlap = 6.25
PHY-3002 : Step(2185): len = 32222.4, overlap = 7.75
PHY-3002 : Step(2186): len = 29916.5, overlap = 7.25
PHY-3002 : Step(2187): len = 28687.9, overlap = 6.5
PHY-3002 : Step(2188): len = 28012.5, overlap = 7
PHY-3002 : Step(2189): len = 27345.1, overlap = 6.5
PHY-3002 : Step(2190): len = 26816.9, overlap = 6.5
PHY-3002 : Step(2191): len = 26368.4, overlap = 5.75
PHY-3002 : Step(2192): len = 26201.2, overlap = 5.5
PHY-3002 : Step(2193): len = 25661.3, overlap = 5.5
PHY-3002 : Step(2194): len = 25092.5, overlap = 5.5
PHY-3002 : Step(2195): len = 24918.6, overlap = 5
PHY-3002 : Step(2196): len = 24701.9, overlap = 5.5
PHY-3002 : Step(2197): len = 24506, overlap = 4.5
PHY-3002 : Step(2198): len = 24163.1, overlap = 4.5
PHY-3002 : Step(2199): len = 24095.6, overlap = 4.75
PHY-3002 : Step(2200): len = 23961.7, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142311
PHY-3002 : Step(2201): len = 23863.2, overlap = 5
PHY-3002 : Step(2202): len = 23847.7, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000284622
PHY-3002 : Step(2203): len = 23826, overlap = 5
PHY-3002 : Step(2204): len = 23853.2, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004058s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16202e-06
PHY-3002 : Step(2205): len = 23713, overlap = 12
PHY-3002 : Step(2206): len = 23640.4, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.32404e-06
PHY-3002 : Step(2207): len = 23473.3, overlap = 12.25
PHY-3002 : Step(2208): len = 23448.7, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.64808e-06
PHY-3002 : Step(2209): len = 23383.9, overlap = 13.5
PHY-3002 : Step(2210): len = 23342.9, overlap = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.59626e-06
PHY-3002 : Step(2211): len = 23279.7, overlap = 28.25
PHY-3002 : Step(2212): len = 23291.2, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.19252e-06
PHY-3002 : Step(2213): len = 23482.2, overlap = 26.25
PHY-3002 : Step(2214): len = 23482.2, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042547s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000231867
PHY-3002 : Step(2215): len = 44028.8, overlap = 4.25
PHY-3002 : Step(2216): len = 42498.6, overlap = 9
PHY-3002 : Step(2217): len = 39858.4, overlap = 15
PHY-3002 : Step(2218): len = 38681.3, overlap = 17.25
PHY-3002 : Step(2219): len = 38437.8, overlap = 17.5
PHY-3002 : Step(2220): len = 38382.2, overlap = 17.25
PHY-3002 : Step(2221): len = 38103.6, overlap = 18.5
PHY-3002 : Step(2222): len = 37906.7, overlap = 18.25
PHY-3002 : Step(2223): len = 37669.7, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000463734
PHY-3002 : Step(2224): len = 38770.1, overlap = 16.5
PHY-3002 : Step(2225): len = 39292.6, overlap = 17
PHY-3002 : Step(2226): len = 39367.6, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000927468
PHY-3002 : Step(2227): len = 39982.7, overlap = 16.25
PHY-3002 : Step(2228): len = 40530.1, overlap = 15.25
PHY-3002 : Step(2229): len = 40735.3, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007645s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (204.4%)

PHY-3001 : Legalized: Len = 43572.8, Over = 0
PHY-3001 : Final: Len = 43572.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64584, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 64640, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 64648, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 64712, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 63760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041210s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.7%)

RUN-1003 : finish command "place" in  3.145563s wall, 4.937500s user + 1.468750s system = 6.406250s CPU (203.7%)

RUN-1004 : used memory is 598 MB, reserved memory is 839 MB, peak memory is 1049 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 635 to 483
PHY-1001 : Pin misalignment score is improved from 483 to 475
PHY-1001 : Pin misalignment score is improved from 475 to 475
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 616 instances
RUN-1001 : 298 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 707 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64584, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 64640, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 64648, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 64712, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 63760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043491s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.8%)

PHY-1001 : End global routing;  0.135164s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.017039s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 114112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 1.473451s wall, 1.843750s user + 0.125000s system = 1.968750s CPU (133.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 114072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 114072
PHY-1001 : End DR Iter 1; 0.010308s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.941863s wall, 3.078125s user + 0.390625s system = 3.468750s CPU (117.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.376810s wall, 3.500000s user + 0.390625s system = 3.890625s CPU (115.2%)

RUN-1004 : used memory is 625 MB, reserved memory is 867 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 616
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1217, pip num: 8524
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 830 valid insts, and 31008 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.706376s wall, 12.781250s user + 0.062500s system = 12.843750s CPU (474.6%)

RUN-1004 : used memory is 625 MB, reserved memory is 867 MB, peak memory is 1049 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.540537s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (101.4%)

RUN-1004 : used memory is 679 MB, reserved memory is 921 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.777892s wall, 0.187500s user + 0.109375s system = 0.296875s CPU (4.4%)

RUN-1004 : used memory is 686 MB, reserved memory is 929 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.906565s wall, 1.843750s user + 0.156250s system = 2.000000s CPU (22.5%)

RUN-1004 : used memory is 644 MB, reserved memory is 887 MB, peak memory is 1049 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(57)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3190/323 useful/useless nets, 1841/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 447 better
SYN-1014 : Optimize round 2
SYN-1032 : 2773/78 useful/useless nets, 1562/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 771 better
SYN-1014 : Optimize round 3
SYN-1032 : 1445/700 useful/useless nets, 848/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1309/80 useful/useless nets, 772/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1177/75 useful/useless nets, 698/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1041/77 useful/useless nets, 622/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 914/70 useful/useless nets, 553/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 884/18 useful/useless nets, 536/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 856/0 useful/useless nets, 520/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          386
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 34
  #LATCH                0
#MACRO_ADD             54
#MACRO_EQ               7
#MACRO_MUX             68

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |34     |62     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 870/0 useful/useless nets, 535/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 923/0 useful/useless nets, 588/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 920/0 useful/useless nets, 585/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 54 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1697/25 useful/useless nets, 1362/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 493 (2.95), #lev = 6 (3.01)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 468 instances into 505 LUTs, name keeping = 74%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1733/0 useful/useless nets, 1398/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 34 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 442 adder to BLE ...
SYN-4008 : Packed 442 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 532 LUT to BLE ...
SYN-4008 : Packed 532 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 498 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 532/882 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1192  |1192  |34    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.662383s wall, 1.593750s user + 0.125000s system = 1.718750s CPU (103.4%)

RUN-1004 : used memory is 620 MB, reserved memory is 863 MB, peak memory is 1049 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i9/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i9/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 616 instances
RUN-1001 : 298 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 707 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 614 instances, 596 slices, 54 macros(330 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 3857, tnet num: 1215, tinst num: 614, tnode num: 3931, tedge num: 6423.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 191 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 41 clock pins, and constraint 74 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.101577s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (107.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 360313
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2230): len = 320957, overlap = 0
PHY-3002 : Step(2231): len = 288865, overlap = 0
PHY-3002 : Step(2232): len = 274457, overlap = 0
PHY-3002 : Step(2233): len = 261781, overlap = 0
PHY-3002 : Step(2234): len = 244333, overlap = 0
PHY-3002 : Step(2235): len = 221090, overlap = 0
PHY-3002 : Step(2236): len = 204799, overlap = 0
PHY-3002 : Step(2237): len = 194099, overlap = 0
PHY-3002 : Step(2238): len = 180641, overlap = 0
PHY-3002 : Step(2239): len = 166187, overlap = 0
PHY-3002 : Step(2240): len = 157099, overlap = 0
PHY-3002 : Step(2241): len = 144558, overlap = 0
PHY-3002 : Step(2242): len = 127586, overlap = 0
PHY-3002 : Step(2243): len = 118483, overlap = 0
PHY-3002 : Step(2244): len = 111757, overlap = 0
PHY-3002 : Step(2245): len = 93796.3, overlap = 0
PHY-3002 : Step(2246): len = 78394.6, overlap = 0.75
PHY-3002 : Step(2247): len = 75330.8, overlap = 1
PHY-3002 : Step(2248): len = 64143.6, overlap = 2
PHY-3002 : Step(2249): len = 55203.8, overlap = 3
PHY-3002 : Step(2250): len = 53494.9, overlap = 4
PHY-3002 : Step(2251): len = 50090.4, overlap = 5.5
PHY-3002 : Step(2252): len = 48619.7, overlap = 6
PHY-3002 : Step(2253): len = 46588.8, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.11555e-05
PHY-3002 : Step(2254): len = 46090.6, overlap = 6.25
PHY-3002 : Step(2255): len = 45923.8, overlap = 5.25
PHY-3002 : Step(2256): len = 45038.1, overlap = 4.5
PHY-3002 : Step(2257): len = 43925.7, overlap = 4.5
PHY-3002 : Step(2258): len = 41932.2, overlap = 5.25
PHY-3002 : Step(2259): len = 38691.2, overlap = 5.75
PHY-3002 : Step(2260): len = 35481.1, overlap = 6
PHY-3002 : Step(2261): len = 34271, overlap = 6.25
PHY-3002 : Step(2262): len = 32222.4, overlap = 7.75
PHY-3002 : Step(2263): len = 29916.5, overlap = 7.25
PHY-3002 : Step(2264): len = 28687.9, overlap = 6.5
PHY-3002 : Step(2265): len = 28012.5, overlap = 7
PHY-3002 : Step(2266): len = 27345.1, overlap = 6.5
PHY-3002 : Step(2267): len = 26816.9, overlap = 6.5
PHY-3002 : Step(2268): len = 26368.4, overlap = 5.75
PHY-3002 : Step(2269): len = 26201.2, overlap = 5.5
PHY-3002 : Step(2270): len = 25661.3, overlap = 5.5
PHY-3002 : Step(2271): len = 25092.5, overlap = 5.5
PHY-3002 : Step(2272): len = 24918.6, overlap = 5
PHY-3002 : Step(2273): len = 24701.9, overlap = 5.5
PHY-3002 : Step(2274): len = 24506, overlap = 4.5
PHY-3002 : Step(2275): len = 24163.1, overlap = 4.5
PHY-3002 : Step(2276): len = 24095.6, overlap = 4.75
PHY-3002 : Step(2277): len = 23961.7, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142311
PHY-3002 : Step(2278): len = 23863.2, overlap = 5
PHY-3002 : Step(2279): len = 23847.7, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000284622
PHY-3002 : Step(2280): len = 23826, overlap = 5
PHY-3002 : Step(2281): len = 23853.2, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16202e-06
PHY-3002 : Step(2282): len = 23713, overlap = 12
PHY-3002 : Step(2283): len = 23640.4, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.32404e-06
PHY-3002 : Step(2284): len = 23473.3, overlap = 12.25
PHY-3002 : Step(2285): len = 23448.7, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.64808e-06
PHY-3002 : Step(2286): len = 23383.9, overlap = 13.5
PHY-3002 : Step(2287): len = 23342.9, overlap = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.59626e-06
PHY-3002 : Step(2288): len = 23279.7, overlap = 28.25
PHY-3002 : Step(2289): len = 23291.2, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.19252e-06
PHY-3002 : Step(2290): len = 23482.2, overlap = 26.25
PHY-3002 : Step(2291): len = 23482.2, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045043s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (173.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000231867
PHY-3002 : Step(2292): len = 44028.8, overlap = 4.25
PHY-3002 : Step(2293): len = 42498.6, overlap = 9
PHY-3002 : Step(2294): len = 39858.4, overlap = 15
PHY-3002 : Step(2295): len = 38681.3, overlap = 17.25
PHY-3002 : Step(2296): len = 38437.8, overlap = 17.5
PHY-3002 : Step(2297): len = 38382.2, overlap = 17.25
PHY-3002 : Step(2298): len = 38103.6, overlap = 18.5
PHY-3002 : Step(2299): len = 37906.7, overlap = 18.25
PHY-3002 : Step(2300): len = 37669.7, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000463734
PHY-3002 : Step(2301): len = 38770.1, overlap = 16.5
PHY-3002 : Step(2302): len = 39292.6, overlap = 17
PHY-3002 : Step(2303): len = 39367.6, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000927468
PHY-3002 : Step(2304): len = 39982.7, overlap = 16.25
PHY-3002 : Step(2305): len = 40530.1, overlap = 15.25
PHY-3002 : Step(2306): len = 40735.3, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007493s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43572.8, Over = 0
PHY-3001 : Final: Len = 43572.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64584, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 64640, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 64648, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 64712, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 63760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042205s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (148.1%)

RUN-1003 : finish command "place" in  3.181407s wall, 5.156250s user + 1.281250s system = 6.437500s CPU (202.3%)

RUN-1004 : used memory is 620 MB, reserved memory is 863 MB, peak memory is 1049 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 635 to 483
PHY-1001 : Pin misalignment score is improved from 483 to 475
PHY-1001 : Pin misalignment score is improved from 475 to 475
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 616 instances
RUN-1001 : 298 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 707 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64584, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 64640, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 64648, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 64712, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 63760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048787s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.1%)

PHY-1001 : End global routing;  0.143074s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.016535s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 114112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 1.481081s wall, 2.125000s user + 0.109375s system = 2.234375s CPU (150.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 114072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 114072
PHY-1001 : End DR Iter 1; 0.010768s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (145.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.039613s wall, 3.546875s user + 0.390625s system = 3.937500s CPU (129.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.479334s wall, 3.984375s user + 0.406250s system = 4.390625s CPU (126.2%)

RUN-1004 : used memory is 674 MB, reserved memory is 918 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 616
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1217, pip num: 8523
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 830 valid insts, and 31006 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.713588s wall, 12.921875s user + 0.125000s system = 13.046875s CPU (480.8%)

RUN-1004 : used memory is 653 MB, reserved memory is 896 MB, peak memory is 1049 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.582529s wall, 1.562500s user + 0.031250s system = 1.593750s CPU (100.7%)

RUN-1004 : used memory is 707 MB, reserved memory is 951 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.730261s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (4.4%)

RUN-1004 : used memory is 708 MB, reserved memory is 959 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.903253s wall, 1.984375s user + 0.093750s system = 2.078125s CPU (23.3%)

RUN-1004 : used memory is 666 MB, reserved memory is 917 MB, peak memory is 1049 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(57)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3190/323 useful/useless nets, 1841/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 447 better
SYN-1014 : Optimize round 2
SYN-1032 : 2773/78 useful/useless nets, 1562/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 771 better
SYN-1014 : Optimize round 3
SYN-1032 : 1445/700 useful/useless nets, 848/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1309/80 useful/useless nets, 772/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1177/75 useful/useless nets, 698/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1041/77 useful/useless nets, 622/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 914/70 useful/useless nets, 553/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 884/18 useful/useless nets, 536/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 856/0 useful/useless nets, 520/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          386
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 34
  #LATCH                0
#MACRO_ADD             54
#MACRO_EQ               7
#MACRO_MUX             68

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |34     |62     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 870/0 useful/useless nets, 535/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 923/0 useful/useless nets, 588/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 920/0 useful/useless nets, 585/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 54 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1697/25 useful/useless nets, 1362/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 493 (2.95), #lev = 6 (3.01)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 468 instances into 505 LUTs, name keeping = 74%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1733/0 useful/useless nets, 1398/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 34 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 442 adder to BLE ...
SYN-4008 : Packed 442 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 532 LUT to BLE ...
SYN-4008 : Packed 532 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 498 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 532/882 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1192  |1192  |34    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.726683s wall, 1.718750s user + 0.031250s system = 1.750000s CPU (101.4%)

RUN-1004 : used memory is 645 MB, reserved memory is 895 MB, peak memory is 1049 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i9/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i9/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 616 instances
RUN-1001 : 298 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 707 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 614 instances, 596 slices, 54 macros(330 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 3857, tnet num: 1215, tinst num: 614, tnode num: 3931, tedge num: 6423.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 191 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 41 clock pins, and constraint 74 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.104288s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (119.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 360313
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2307): len = 320957, overlap = 0
PHY-3002 : Step(2308): len = 288865, overlap = 0
PHY-3002 : Step(2309): len = 274457, overlap = 0
PHY-3002 : Step(2310): len = 261781, overlap = 0
PHY-3002 : Step(2311): len = 244333, overlap = 0
PHY-3002 : Step(2312): len = 221090, overlap = 0
PHY-3002 : Step(2313): len = 204799, overlap = 0
PHY-3002 : Step(2314): len = 194099, overlap = 0
PHY-3002 : Step(2315): len = 180641, overlap = 0
PHY-3002 : Step(2316): len = 166187, overlap = 0
PHY-3002 : Step(2317): len = 157099, overlap = 0
PHY-3002 : Step(2318): len = 144558, overlap = 0
PHY-3002 : Step(2319): len = 127586, overlap = 0
PHY-3002 : Step(2320): len = 118483, overlap = 0
PHY-3002 : Step(2321): len = 111757, overlap = 0
PHY-3002 : Step(2322): len = 93796.3, overlap = 0
PHY-3002 : Step(2323): len = 78394.6, overlap = 0.75
PHY-3002 : Step(2324): len = 75330.8, overlap = 1
PHY-3002 : Step(2325): len = 64143.6, overlap = 2
PHY-3002 : Step(2326): len = 55203.8, overlap = 3
PHY-3002 : Step(2327): len = 53494.9, overlap = 4
PHY-3002 : Step(2328): len = 50090.4, overlap = 5.5
PHY-3002 : Step(2329): len = 48619.7, overlap = 6
PHY-3002 : Step(2330): len = 46588.8, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.11555e-05
PHY-3002 : Step(2331): len = 46090.6, overlap = 6.25
PHY-3002 : Step(2332): len = 45923.8, overlap = 5.25
PHY-3002 : Step(2333): len = 45038.1, overlap = 4.5
PHY-3002 : Step(2334): len = 43925.7, overlap = 4.5
PHY-3002 : Step(2335): len = 41932.2, overlap = 5.25
PHY-3002 : Step(2336): len = 38691.2, overlap = 5.75
PHY-3002 : Step(2337): len = 35481.1, overlap = 6
PHY-3002 : Step(2338): len = 34271, overlap = 6.25
PHY-3002 : Step(2339): len = 32222.4, overlap = 7.75
PHY-3002 : Step(2340): len = 29916.5, overlap = 7.25
PHY-3002 : Step(2341): len = 28687.9, overlap = 6.5
PHY-3002 : Step(2342): len = 28012.5, overlap = 7
PHY-3002 : Step(2343): len = 27345.1, overlap = 6.5
PHY-3002 : Step(2344): len = 26816.9, overlap = 6.5
PHY-3002 : Step(2345): len = 26368.4, overlap = 5.75
PHY-3002 : Step(2346): len = 26201.2, overlap = 5.5
PHY-3002 : Step(2347): len = 25661.3, overlap = 5.5
PHY-3002 : Step(2348): len = 25092.5, overlap = 5.5
PHY-3002 : Step(2349): len = 24918.6, overlap = 5
PHY-3002 : Step(2350): len = 24701.9, overlap = 5.5
PHY-3002 : Step(2351): len = 24506, overlap = 4.5
PHY-3002 : Step(2352): len = 24163.1, overlap = 4.5
PHY-3002 : Step(2353): len = 24095.6, overlap = 4.75
PHY-3002 : Step(2354): len = 23961.7, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142311
PHY-3002 : Step(2355): len = 23863.2, overlap = 5
PHY-3002 : Step(2356): len = 23847.7, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000284622
PHY-3002 : Step(2357): len = 23826, overlap = 5
PHY-3002 : Step(2358): len = 23853.2, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003846s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16202e-06
PHY-3002 : Step(2359): len = 23713, overlap = 12
PHY-3002 : Step(2360): len = 23640.4, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.32404e-06
PHY-3002 : Step(2361): len = 23473.3, overlap = 12.25
PHY-3002 : Step(2362): len = 23448.7, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.64808e-06
PHY-3002 : Step(2363): len = 23383.9, overlap = 13.5
PHY-3002 : Step(2364): len = 23342.9, overlap = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.59626e-06
PHY-3002 : Step(2365): len = 23279.7, overlap = 28.25
PHY-3002 : Step(2366): len = 23291.2, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.19252e-06
PHY-3002 : Step(2367): len = 23482.2, overlap = 26.25
PHY-3002 : Step(2368): len = 23482.2, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044400s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (140.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000231867
PHY-3002 : Step(2369): len = 44028.8, overlap = 4.25
PHY-3002 : Step(2370): len = 42498.6, overlap = 9
PHY-3002 : Step(2371): len = 39858.4, overlap = 15
PHY-3002 : Step(2372): len = 38681.3, overlap = 17.25
PHY-3002 : Step(2373): len = 38437.8, overlap = 17.5
PHY-3002 : Step(2374): len = 38382.2, overlap = 17.25
PHY-3002 : Step(2375): len = 38103.6, overlap = 18.5
PHY-3002 : Step(2376): len = 37906.7, overlap = 18.25
PHY-3002 : Step(2377): len = 37669.7, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000463734
PHY-3002 : Step(2378): len = 38770.1, overlap = 16.5
PHY-3002 : Step(2379): len = 39292.6, overlap = 17
PHY-3002 : Step(2380): len = 39367.6, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000927468
PHY-3002 : Step(2381): len = 39982.7, overlap = 16.25
PHY-3002 : Step(2382): len = 40530.1, overlap = 15.25
PHY-3002 : Step(2383): len = 40735.3, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007119s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (219.5%)

PHY-3001 : Legalized: Len = 43572.8, Over = 0
PHY-3001 : Final: Len = 43572.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64584, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 64640, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 64648, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 64712, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 63760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045263s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (172.6%)

RUN-1003 : finish command "place" in  3.212635s wall, 4.875000s user + 1.515625s system = 6.390625s CPU (198.9%)

RUN-1004 : used memory is 645 MB, reserved memory is 895 MB, peak memory is 1049 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 635 to 483
PHY-1001 : Pin misalignment score is improved from 483 to 475
PHY-1001 : Pin misalignment score is improved from 475 to 475
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 616 instances
RUN-1001 : 298 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 707 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64584, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 64640, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 64648, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 64712, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 63760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042160s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (148.2%)

PHY-1001 : End global routing;  0.136178s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (114.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.016305s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 114112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 1.481295s wall, 2.031250s user + 0.203125s system = 2.234375s CPU (150.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 114072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 114072
PHY-1001 : End DR Iter 1; 0.011084s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (141.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.978110s wall, 3.375000s user + 0.406250s system = 3.781250s CPU (127.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.419309s wall, 3.828125s user + 0.421875s system = 4.250000s CPU (124.3%)

RUN-1004 : used memory is 672 MB, reserved memory is 923 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 616
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1217, pip num: 8523
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 830 valid insts, and 31006 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.538232s wall, 12.515625s user + 0.015625s system = 12.531250s CPU (493.7%)

RUN-1004 : used memory is 673 MB, reserved memory is 923 MB, peak memory is 1049 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.695382s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (100.5%)

RUN-1004 : used memory is 727 MB, reserved memory is 977 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.737362s wall, 0.171875s user + 0.218750s system = 0.390625s CPU (5.8%)

RUN-1004 : used memory is 734 MB, reserved memory is 986 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.039610s wall, 2.000000s user + 0.234375s system = 2.234375s CPU (24.7%)

RUN-1004 : used memory is 692 MB, reserved memory is 944 MB, peak memory is 1049 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/nitu_dre.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(77)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3190/323 useful/useless nets, 1841/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 447 better
SYN-1014 : Optimize round 2
SYN-1032 : 2773/78 useful/useless nets, 1562/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 771 better
SYN-1014 : Optimize round 3
SYN-1032 : 1445/700 useful/useless nets, 848/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1309/80 useful/useless nets, 772/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1177/75 useful/useless nets, 698/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1041/77 useful/useless nets, 622/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 914/70 useful/useless nets, 553/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 884/18 useful/useless nets, 536/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 856/0 useful/useless nets, 520/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          386
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 34
  #LATCH                0
#MACRO_ADD             54
#MACRO_EQ               7
#MACRO_MUX             68

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |34     |62     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 870/0 useful/useless nets, 535/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 922/0 useful/useless nets, 587/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 919/0 useful/useless nets, 584/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 54 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1696/25 useful/useless nets, 1361/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 493 (2.95), #lev = 6 (3.01)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 467 instances into 505 LUTs, name keeping = 74%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1733/0 useful/useless nets, 1398/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 34 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 442 adder to BLE ...
SYN-4008 : Packed 442 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 532 LUT to BLE ...
SYN-4008 : Packed 532 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 498 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 532/882 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1192  |1192  |34    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.604358s wall, 1.640625s user + 0.062500s system = 1.703125s CPU (106.2%)

RUN-1004 : used memory is 646 MB, reserved memory is 918 MB, peak memory is 1049 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i9/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i9/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 616 instances
RUN-1001 : 298 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 707 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 614 instances, 596 slices, 54 macros(330 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 3857, tnet num: 1215, tinst num: 614, tnode num: 3931, tedge num: 6423.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 191 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 41 clock pins, and constraint 74 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.100299s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (124.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 360313
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2384): len = 320957, overlap = 0
PHY-3002 : Step(2385): len = 288865, overlap = 0
PHY-3002 : Step(2386): len = 274457, overlap = 0
PHY-3002 : Step(2387): len = 261781, overlap = 0
PHY-3002 : Step(2388): len = 244333, overlap = 0
PHY-3002 : Step(2389): len = 221090, overlap = 0
PHY-3002 : Step(2390): len = 204799, overlap = 0
PHY-3002 : Step(2391): len = 194099, overlap = 0
PHY-3002 : Step(2392): len = 180641, overlap = 0
PHY-3002 : Step(2393): len = 166187, overlap = 0
PHY-3002 : Step(2394): len = 157099, overlap = 0
PHY-3002 : Step(2395): len = 144558, overlap = 0
PHY-3002 : Step(2396): len = 127586, overlap = 0
PHY-3002 : Step(2397): len = 118483, overlap = 0
PHY-3002 : Step(2398): len = 111757, overlap = 0
PHY-3002 : Step(2399): len = 93796.3, overlap = 0
PHY-3002 : Step(2400): len = 78394.6, overlap = 0.75
PHY-3002 : Step(2401): len = 75330.8, overlap = 1
PHY-3002 : Step(2402): len = 64143.6, overlap = 2
PHY-3002 : Step(2403): len = 55203.8, overlap = 3
PHY-3002 : Step(2404): len = 53494.9, overlap = 4
PHY-3002 : Step(2405): len = 50090.4, overlap = 5.5
PHY-3002 : Step(2406): len = 48619.7, overlap = 6
PHY-3002 : Step(2407): len = 46588.8, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.11555e-05
PHY-3002 : Step(2408): len = 46090.6, overlap = 6.25
PHY-3002 : Step(2409): len = 45923.8, overlap = 5.25
PHY-3002 : Step(2410): len = 45038.1, overlap = 4.5
PHY-3002 : Step(2411): len = 43925.7, overlap = 4.5
PHY-3002 : Step(2412): len = 41932.2, overlap = 5.25
PHY-3002 : Step(2413): len = 38691.2, overlap = 5.75
PHY-3002 : Step(2414): len = 35481.1, overlap = 6
PHY-3002 : Step(2415): len = 34271, overlap = 6.25
PHY-3002 : Step(2416): len = 32222.4, overlap = 7.75
PHY-3002 : Step(2417): len = 29916.5, overlap = 7.25
PHY-3002 : Step(2418): len = 28687.9, overlap = 6.5
PHY-3002 : Step(2419): len = 28012.5, overlap = 7
PHY-3002 : Step(2420): len = 27345.1, overlap = 6.5
PHY-3002 : Step(2421): len = 26816.9, overlap = 6.5
PHY-3002 : Step(2422): len = 26368.4, overlap = 5.75
PHY-3002 : Step(2423): len = 26201.2, overlap = 5.5
PHY-3002 : Step(2424): len = 25661.3, overlap = 5.5
PHY-3002 : Step(2425): len = 25092.5, overlap = 5.5
PHY-3002 : Step(2426): len = 24918.6, overlap = 5
PHY-3002 : Step(2427): len = 24701.9, overlap = 5.5
PHY-3002 : Step(2428): len = 24506, overlap = 4.5
PHY-3002 : Step(2429): len = 24163.1, overlap = 4.5
PHY-3002 : Step(2430): len = 24095.6, overlap = 4.75
PHY-3002 : Step(2431): len = 23961.7, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142311
PHY-3002 : Step(2432): len = 23863.2, overlap = 5
PHY-3002 : Step(2433): len = 23847.7, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000284622
PHY-3002 : Step(2434): len = 23826, overlap = 5
PHY-3002 : Step(2435): len = 23853.2, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003998s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16202e-06
PHY-3002 : Step(2436): len = 23713, overlap = 12
PHY-3002 : Step(2437): len = 23640.4, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.32404e-06
PHY-3002 : Step(2438): len = 23473.3, overlap = 12.25
PHY-3002 : Step(2439): len = 23448.7, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.64808e-06
PHY-3002 : Step(2440): len = 23383.9, overlap = 13.5
PHY-3002 : Step(2441): len = 23342.9, overlap = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.59626e-06
PHY-3002 : Step(2442): len = 23279.7, overlap = 28.25
PHY-3002 : Step(2443): len = 23291.2, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.19252e-06
PHY-3002 : Step(2444): len = 23482.2, overlap = 26.25
PHY-3002 : Step(2445): len = 23482.2, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043137s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000231867
PHY-3002 : Step(2446): len = 44028.8, overlap = 4.25
PHY-3002 : Step(2447): len = 42498.6, overlap = 9
PHY-3002 : Step(2448): len = 39858.4, overlap = 15
PHY-3002 : Step(2449): len = 38681.3, overlap = 17.25
PHY-3002 : Step(2450): len = 38437.8, overlap = 17.5
PHY-3002 : Step(2451): len = 38382.2, overlap = 17.25
PHY-3002 : Step(2452): len = 38103.6, overlap = 18.5
PHY-3002 : Step(2453): len = 37906.7, overlap = 18.25
PHY-3002 : Step(2454): len = 37669.7, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000463734
PHY-3002 : Step(2455): len = 38770.1, overlap = 16.5
PHY-3002 : Step(2456): len = 39292.6, overlap = 17
PHY-3002 : Step(2457): len = 39367.6, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000927468
PHY-3002 : Step(2458): len = 39982.7, overlap = 16.25
PHY-3002 : Step(2459): len = 40530.1, overlap = 15.25
PHY-3002 : Step(2460): len = 40735.3, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007336s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43572.8, Over = 0
PHY-3001 : Final: Len = 43572.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64584, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 64640, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 64648, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 64712, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 63760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041807s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (224.2%)

RUN-1003 : finish command "place" in  3.152172s wall, 5.015625s user + 1.500000s system = 6.515625s CPU (206.7%)

RUN-1004 : used memory is 646 MB, reserved memory is 918 MB, peak memory is 1049 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 635 to 483
PHY-1001 : Pin misalignment score is improved from 483 to 475
PHY-1001 : Pin misalignment score is improved from 475 to 475
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 616 instances
RUN-1001 : 298 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 707 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64584, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 64640, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 64648, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 64712, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 63760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044944s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (173.8%)

PHY-1001 : End global routing;  0.138868s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (135.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.016431s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 114112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 1.481542s wall, 2.015625s user + 0.156250s system = 2.171875s CPU (146.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 114072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 114072
PHY-1001 : End DR Iter 1; 0.010689s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (146.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.965960s wall, 3.265625s user + 0.421875s system = 3.687500s CPU (124.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.403669s wall, 3.718750s user + 0.453125s system = 4.171875s CPU (122.6%)

RUN-1004 : used memory is 673 MB, reserved memory is 946 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 616
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1217, pip num: 8524
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 830 valid insts, and 31008 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.494562s wall, 12.375000s user + 0.031250s system = 12.406250s CPU (497.3%)

RUN-1004 : used memory is 674 MB, reserved memory is 946 MB, peak memory is 1049 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.540287s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (100.4%)

RUN-1004 : used memory is 728 MB, reserved memory is 1000 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.699698s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 735 MB, reserved memory is 1009 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.826916s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (21.8%)

RUN-1004 : used memory is 694 MB, reserved memory is 967 MB, peak memory is 1049 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(77)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3190/323 useful/useless nets, 1841/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 447 better
SYN-1014 : Optimize round 2
SYN-1032 : 2773/78 useful/useless nets, 1562/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 771 better
SYN-1014 : Optimize round 3
SYN-1032 : 1445/700 useful/useless nets, 848/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1309/80 useful/useless nets, 772/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1177/75 useful/useless nets, 698/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1041/77 useful/useless nets, 622/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 914/70 useful/useless nets, 553/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 884/18 useful/useless nets, 536/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 856/0 useful/useless nets, 520/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          386
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 34
  #LATCH                0
#MACRO_ADD             54
#MACRO_EQ               7
#MACRO_MUX             68

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |34     |62     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 870/0 useful/useless nets, 535/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 922/0 useful/useless nets, 587/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 919/0 useful/useless nets, 584/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 54 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1696/25 useful/useless nets, 1361/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 493 (2.95), #lev = 6 (3.01)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 467 instances into 505 LUTs, name keeping = 74%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1733/0 useful/useless nets, 1398/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 34 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 442 adder to BLE ...
SYN-4008 : Packed 442 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 532 LUT to BLE ...
SYN-4008 : Packed 532 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 498 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 532/882 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1192  |1192  |34    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.627592s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (107.5%)

RUN-1004 : used memory is 658 MB, reserved memory is 945 MB, peak memory is 1049 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i9/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i9/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 616 instances
RUN-1001 : 298 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 707 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 614 instances, 596 slices, 54 macros(330 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 3857, tnet num: 1215, tinst num: 614, tnode num: 3931, tedge num: 6423.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 191 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 41 clock pins, and constraint 74 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.100364s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (109.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 360313
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2461): len = 320957, overlap = 0
PHY-3002 : Step(2462): len = 288865, overlap = 0
PHY-3002 : Step(2463): len = 274457, overlap = 0
PHY-3002 : Step(2464): len = 261781, overlap = 0
PHY-3002 : Step(2465): len = 244333, overlap = 0
PHY-3002 : Step(2466): len = 221090, overlap = 0
PHY-3002 : Step(2467): len = 204799, overlap = 0
PHY-3002 : Step(2468): len = 194099, overlap = 0
PHY-3002 : Step(2469): len = 180641, overlap = 0
PHY-3002 : Step(2470): len = 166187, overlap = 0
PHY-3002 : Step(2471): len = 157099, overlap = 0
PHY-3002 : Step(2472): len = 144558, overlap = 0
PHY-3002 : Step(2473): len = 127586, overlap = 0
PHY-3002 : Step(2474): len = 118483, overlap = 0
PHY-3002 : Step(2475): len = 111757, overlap = 0
PHY-3002 : Step(2476): len = 93796.3, overlap = 0
PHY-3002 : Step(2477): len = 78394.6, overlap = 0.75
PHY-3002 : Step(2478): len = 75330.8, overlap = 1
PHY-3002 : Step(2479): len = 64143.6, overlap = 2
PHY-3002 : Step(2480): len = 55203.8, overlap = 3
PHY-3002 : Step(2481): len = 53494.9, overlap = 4
PHY-3002 : Step(2482): len = 50090.4, overlap = 5.5
PHY-3002 : Step(2483): len = 48619.7, overlap = 6
PHY-3002 : Step(2484): len = 46588.8, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.11555e-05
PHY-3002 : Step(2485): len = 46090.6, overlap = 6.25
PHY-3002 : Step(2486): len = 45923.8, overlap = 5.25
PHY-3002 : Step(2487): len = 45038.1, overlap = 4.5
PHY-3002 : Step(2488): len = 43925.7, overlap = 4.5
PHY-3002 : Step(2489): len = 41932.2, overlap = 5.25
PHY-3002 : Step(2490): len = 38691.2, overlap = 5.75
PHY-3002 : Step(2491): len = 35481.1, overlap = 6
PHY-3002 : Step(2492): len = 34271, overlap = 6.25
PHY-3002 : Step(2493): len = 32222.4, overlap = 7.75
PHY-3002 : Step(2494): len = 29916.5, overlap = 7.25
PHY-3002 : Step(2495): len = 28687.9, overlap = 6.5
PHY-3002 : Step(2496): len = 28012.5, overlap = 7
PHY-3002 : Step(2497): len = 27345.1, overlap = 6.5
PHY-3002 : Step(2498): len = 26816.9, overlap = 6.5
PHY-3002 : Step(2499): len = 26368.4, overlap = 5.75
PHY-3002 : Step(2500): len = 26201.2, overlap = 5.5
PHY-3002 : Step(2501): len = 25661.3, overlap = 5.5
PHY-3002 : Step(2502): len = 25092.5, overlap = 5.5
PHY-3002 : Step(2503): len = 24918.6, overlap = 5
PHY-3002 : Step(2504): len = 24701.9, overlap = 5.5
PHY-3002 : Step(2505): len = 24506, overlap = 4.5
PHY-3002 : Step(2506): len = 24163.1, overlap = 4.5
PHY-3002 : Step(2507): len = 24095.6, overlap = 4.75
PHY-3002 : Step(2508): len = 23961.7, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142311
PHY-3002 : Step(2509): len = 23863.2, overlap = 5
PHY-3002 : Step(2510): len = 23847.7, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000284622
PHY-3002 : Step(2511): len = 23826, overlap = 5
PHY-3002 : Step(2512): len = 23853.2, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003990s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16202e-06
PHY-3002 : Step(2513): len = 23713, overlap = 12
PHY-3002 : Step(2514): len = 23640.4, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.32404e-06
PHY-3002 : Step(2515): len = 23473.3, overlap = 12.25
PHY-3002 : Step(2516): len = 23448.7, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.64808e-06
PHY-3002 : Step(2517): len = 23383.9, overlap = 13.5
PHY-3002 : Step(2518): len = 23342.9, overlap = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.59626e-06
PHY-3002 : Step(2519): len = 23279.7, overlap = 28.25
PHY-3002 : Step(2520): len = 23291.2, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.19252e-06
PHY-3002 : Step(2521): len = 23482.2, overlap = 26.25
PHY-3002 : Step(2522): len = 23482.2, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043198s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (108.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000231867
PHY-3002 : Step(2523): len = 44028.8, overlap = 4.25
PHY-3002 : Step(2524): len = 42498.6, overlap = 9
PHY-3002 : Step(2525): len = 39858.4, overlap = 15
PHY-3002 : Step(2526): len = 38681.3, overlap = 17.25
PHY-3002 : Step(2527): len = 38437.8, overlap = 17.5
PHY-3002 : Step(2528): len = 38382.2, overlap = 17.25
PHY-3002 : Step(2529): len = 38103.6, overlap = 18.5
PHY-3002 : Step(2530): len = 37906.7, overlap = 18.25
PHY-3002 : Step(2531): len = 37669.7, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000463734
PHY-3002 : Step(2532): len = 38770.1, overlap = 16.5
PHY-3002 : Step(2533): len = 39292.6, overlap = 17
PHY-3002 : Step(2534): len = 39367.6, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000927468
PHY-3002 : Step(2535): len = 39982.7, overlap = 16.25
PHY-3002 : Step(2536): len = 40530.1, overlap = 15.25
PHY-3002 : Step(2537): len = 40735.3, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007374s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43572.8, Over = 0
PHY-3001 : Final: Len = 43572.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64584, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 64640, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 64648, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 64712, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 63760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042995s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (145.4%)

RUN-1003 : finish command "place" in  3.158753s wall, 5.406250s user + 1.640625s system = 7.046875s CPU (223.1%)

RUN-1004 : used memory is 658 MB, reserved memory is 945 MB, peak memory is 1049 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 635 to 483
PHY-1001 : Pin misalignment score is improved from 483 to 475
PHY-1001 : Pin misalignment score is improved from 475 to 475
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 616 instances
RUN-1001 : 298 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-1001 : 707 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64584, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 64640, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 64648, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 64712, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 63760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043195s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (144.7%)

PHY-1001 : End global routing;  0.137566s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (124.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.016301s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (191.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 114112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 1.489580s wall, 1.890625s user + 0.031250s system = 1.921875s CPU (129.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 114072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 114072
PHY-1001 : End DR Iter 1; 0.010879s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (143.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.981771s wall, 3.125000s user + 0.328125s system = 3.453125s CPU (115.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.422892s wall, 3.578125s user + 0.359375s system = 3.937500s CPU (115.0%)

RUN-1004 : used memory is 678 MB, reserved memory is 966 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1192   out of  19600    6.08%
#reg                   34   out of  19600    0.17%
#le                  1192
  #lut only          1158   out of   1192   97.15%
  #reg only             0   out of   1192    0.00%
  #lut&reg             34   out of   1192    2.85%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 616
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1217, pip num: 8524
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 830 valid insts, and 31008 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.560423s wall, 12.640625s user + 0.109375s system = 12.750000s CPU (498.0%)

RUN-1004 : used memory is 678 MB, reserved memory is 966 MB, peak memory is 1049 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.558043s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (100.3%)

RUN-1004 : used memory is 733 MB, reserved memory is 1020 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.652754s wall, 0.265625s user + 0.078125s system = 0.343750s CPU (5.2%)

RUN-1004 : used memory is 721 MB, reserved memory is 1028 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.797256s wall, 1.937500s user + 0.171875s system = 2.109375s CPU (24.0%)

RUN-1004 : used memory is 692 MB, reserved memory is 986 MB, peak memory is 1049 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(77)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3343/323 useful/useless nets, 1932/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 215 instances.
SYN-1015 : Optimize round 1, 470 better
SYN-1014 : Optimize round 2
SYN-1032 : 2882/139 useful/useless nets, 1640/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 772 better
SYN-1014 : Optimize round 3
SYN-1032 : 1554/700 useful/useless nets, 926/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1418/80 useful/useless nets, 850/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1286/75 useful/useless nets, 776/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1150/77 useful/useless nets, 700/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 1023/70 useful/useless nets, 631/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 993/18 useful/useless nets, 614/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 965/0 useful/useless nets, 598/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.023781s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (106.8%)

RUN-1004 : used memory is 614 MB, reserved memory is 963 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          430
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 78
  #LATCH                0
#MACRO_ADD             56
#MACRO_EQ               7
#MACRO_MUX            100

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |78     |64     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 979/1 useful/useless nets, 613/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1031/0 useful/useless nets, 665/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 1028/0 useful/useless nets, 662/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 56 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1871/25 useful/useless nets, 1505/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 525 (2.89), #lev = 6 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 499 instances into 537 LUTs, name keeping = 75%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1907/0 useful/useless nets, 1541/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 26 carry chain into lslice
SYN-4007 : Packing 476 adder to BLE ...
SYN-4008 : Packed 476 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 564 LUT to BLE ...
SYN-4008 : Packed 564 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 12 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (12 nodes)...
SYN-4004 : #1: Packed 12 SEQ (12 nodes)...
SYN-4005 : Packed 12 SEQ with LUT/SLICE
SYN-4006 : 486 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 564/940 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1276   out of  19600    6.51%
#reg                   78   out of  19600    0.40%
#le                  1276
  #lut only          1198   out of   1276   93.89%
  #reg only             0   out of   1276    0.00%
  #lut&reg             78   out of   1276    6.11%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1276  |1276  |78    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.671548s wall, 1.609375s user + 0.062500s system = 1.671875s CPU (100.0%)

RUN-1004 : used memory is 615 MB, reserved memory is 963 MB, peak memory is 1049 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i9/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i9/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 658 instances
RUN-1001 : 319 mslices, 319 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 469 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 656 instances, 638 slices, 56 macros(356 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4190, tnet num: 1316, tinst num: 656, tnode num: 4376, tedge num: 7022.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 192 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 97 clock pins, and constraint 186 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.117103s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (106.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 388139
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2538): len = 338961, overlap = 0
PHY-3002 : Step(2539): len = 301714, overlap = 0
PHY-3002 : Step(2540): len = 282633, overlap = 0
PHY-3002 : Step(2541): len = 272318, overlap = 0
PHY-3002 : Step(2542): len = 258140, overlap = 0
PHY-3002 : Step(2543): len = 243367, overlap = 0
PHY-3002 : Step(2544): len = 229307, overlap = 0
PHY-3002 : Step(2545): len = 213297, overlap = 0
PHY-3002 : Step(2546): len = 199069, overlap = 0
PHY-3002 : Step(2547): len = 184300, overlap = 0
PHY-3002 : Step(2548): len = 170351, overlap = 0
PHY-3002 : Step(2549): len = 158945, overlap = 0
PHY-3002 : Step(2550): len = 148296, overlap = 0
PHY-3002 : Step(2551): len = 133322, overlap = 0
PHY-3002 : Step(2552): len = 122067, overlap = 0
PHY-3002 : Step(2553): len = 113581, overlap = 0
PHY-3002 : Step(2554): len = 99202.2, overlap = 0
PHY-3002 : Step(2555): len = 88027.8, overlap = 0
PHY-3002 : Step(2556): len = 82979.6, overlap = 0
PHY-3002 : Step(2557): len = 70377.4, overlap = 0
PHY-3002 : Step(2558): len = 58387.7, overlap = 0
PHY-3002 : Step(2559): len = 50739.7, overlap = 0
PHY-3002 : Step(2560): len = 47044.4, overlap = 0.75
PHY-3002 : Step(2561): len = 45513.3, overlap = 0.75
PHY-3002 : Step(2562): len = 44504.9, overlap = 0.75
PHY-3002 : Step(2563): len = 43445.8, overlap = 1.75
PHY-3002 : Step(2564): len = 41377.8, overlap = 2.5
PHY-3002 : Step(2565): len = 40537.2, overlap = 2.25
PHY-3002 : Step(2566): len = 39359.5, overlap = 2.75
PHY-3002 : Step(2567): len = 38501.2, overlap = 3.25
PHY-3002 : Step(2568): len = 37534.4, overlap = 3.25
PHY-3002 : Step(2569): len = 36299.6, overlap = 3.5
PHY-3002 : Step(2570): len = 35321.9, overlap = 3
PHY-3002 : Step(2571): len = 34962.9, overlap = 3
PHY-3002 : Step(2572): len = 32403.7, overlap = 1.75
PHY-3002 : Step(2573): len = 29843.3, overlap = 2
PHY-3002 : Step(2574): len = 28070.9, overlap = 2.5
PHY-3002 : Step(2575): len = 27316.2, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.68517e-05
PHY-3002 : Step(2576): len = 27128, overlap = 2.5
PHY-3002 : Step(2577): len = 27197, overlap = 2.5
PHY-3002 : Step(2578): len = 27254, overlap = 3
PHY-3002 : Step(2579): len = 27084.1, overlap = 3.25
PHY-3002 : Step(2580): len = 26997.1, overlap = 3.25
PHY-3002 : Step(2581): len = 26816.2, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000153703
PHY-3002 : Step(2582): len = 26601.5, overlap = 3.25
PHY-3002 : Step(2583): len = 26577.2, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004220s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.02156e-06
PHY-3002 : Step(2584): len = 26441, overlap = 11.5
PHY-3002 : Step(2585): len = 26415.8, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04312e-06
PHY-3002 : Step(2586): len = 26288.3, overlap = 11.5
PHY-3002 : Step(2587): len = 26269.8, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.08624e-06
PHY-3002 : Step(2588): len = 26176.3, overlap = 11.5
PHY-3002 : Step(2589): len = 26166.7, overlap = 11.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.90219e-06
PHY-3002 : Step(2590): len = 26073.7, overlap = 31
PHY-3002 : Step(2591): len = 26075.6, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18044e-05
PHY-3002 : Step(2592): len = 26091.5, overlap = 30
PHY-3002 : Step(2593): len = 26110.3, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046756s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (200.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000327107
PHY-3002 : Step(2594): len = 47596.3, overlap = 7.25
PHY-3002 : Step(2595): len = 46234, overlap = 12.75
PHY-3002 : Step(2596): len = 44869.5, overlap = 14.75
PHY-3002 : Step(2597): len = 43220.6, overlap = 18.5
PHY-3002 : Step(2598): len = 42717.2, overlap = 19.25
PHY-3002 : Step(2599): len = 42401.6, overlap = 19.25
PHY-3002 : Step(2600): len = 42259.3, overlap = 19.25
PHY-3002 : Step(2601): len = 41871, overlap = 18.25
PHY-3002 : Step(2602): len = 41668.2, overlap = 18.75
PHY-3002 : Step(2603): len = 41406.6, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000654215
PHY-3002 : Step(2604): len = 42374.9, overlap = 18
PHY-3002 : Step(2605): len = 43013.1, overlap = 17.75
PHY-3002 : Step(2606): len = 43123.8, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00130843
PHY-3002 : Step(2607): len = 43689, overlap = 16.25
PHY-3002 : Step(2608): len = 44556.7, overlap = 15.75
PHY-3002 : Step(2609): len = 44938.8, overlap = 14.5
PHY-3002 : Step(2610): len = 44782, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010664s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46969, Over = 0
PHY-3001 : Final: Len = 46969, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 70088, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 70216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039426s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.9%)

RUN-1003 : finish command "place" in  3.003139s wall, 5.000000s user + 1.484375s system = 6.484375s CPU (215.9%)

RUN-1004 : used memory is 616 MB, reserved memory is 963 MB, peak memory is 1049 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 678 to 516
PHY-1001 : Pin misalignment score is improved from 516 to 513
PHY-1001 : Pin misalignment score is improved from 513 to 513
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 658 instances
RUN-1001 : 319 mslices, 319 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 469 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 70088, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 70216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040354s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (193.6%)

PHY-1001 : End global routing;  0.130921s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (131.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.016384s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 96824, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.972767s wall, 2.046875s user + 0.109375s system = 2.156250s CPU (221.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 96720, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 96720
PHY-1001 : End DR Iter 1; 0.011559s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (405.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.466972s wall, 3.343750s user + 0.328125s system = 3.671875s CPU (148.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.925638s wall, 3.859375s user + 0.328125s system = 4.187500s CPU (143.1%)

RUN-1004 : used memory is 639 MB, reserved memory is 986 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1276   out of  19600    6.51%
#reg                   78   out of  19600    0.40%
#le                  1276
  #lut only          1198   out of   1276   93.89%
  #reg only             0   out of   1276    0.00%
  #lut&reg             78   out of   1276    6.11%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 658
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1318, pip num: 8787
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 594 valid insts, and 32423 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.207067s wall, 9.984375s user + 0.031250s system = 10.015625s CPU (453.8%)

RUN-1004 : used memory is 640 MB, reserved memory is 986 MB, peak memory is 1049 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.544322s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (100.2%)

RUN-1004 : used memory is 694 MB, reserved memory is 1040 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.665185s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 702 MB, reserved memory is 1048 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.794584s wall, 1.765625s user + 0.078125s system = 1.843750s CPU (21.0%)

RUN-1004 : used memory is 660 MB, reserved memory is 1006 MB, peak memory is 1049 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(78)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3216/322 useful/useless nets, 1866/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 458 better
SYN-1014 : Optimize round 2
SYN-1032 : 2787/90 useful/useless nets, 1575/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 771 better
SYN-1014 : Optimize round 3
SYN-1032 : 1459/700 useful/useless nets, 861/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1323/80 useful/useless nets, 785/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1191/75 useful/useless nets, 711/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1055/77 useful/useless nets, 635/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 928/70 useful/useless nets, 566/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 898/18 useful/useless nets, 549/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 870/0 useful/useless nets, 533/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          398
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 46
  #LATCH                0
#MACRO_ADD             54
#MACRO_EQ               8
#MACRO_MUX             68

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |46     |63     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 884/0 useful/useless nets, 548/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 936/0 useful/useless nets, 600/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 46 better
SYN-2501 : Optimize round 2
SYN-1032 : 933/0 useful/useless nets, 597/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 54 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1710/25 useful/useless nets, 1374/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 493 (2.95), #lev = 6 (3.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 468 instances into 506 LUTs, name keeping = 74%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1747/0 useful/useless nets, 1411/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 46 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 442 adder to BLE ...
SYN-4008 : Packed 442 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 533 LUT to BLE ...
SYN-4008 : Packed 533 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 12 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (12 nodes)...
SYN-4004 : #1: Packed 12 SEQ (12 nodes)...
SYN-4005 : Packed 12 SEQ with LUT/SLICE
SYN-4006 : 487 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 533/883 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1193   out of  19600    6.09%
#reg                   46   out of  19600    0.23%
#le                  1193
  #lut only          1147   out of   1193   96.14%
  #reg only             0   out of   1193    0.00%
  #lut&reg             46   out of   1193    3.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1193  |1193  |46    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.632277s wall, 1.656250s user + 0.062500s system = 1.718750s CPU (105.3%)

RUN-1004 : used memory is 637 MB, reserved memory is 982 MB, peak memory is 1049 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i9/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i9/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 617 instances
RUN-1001 : 299 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1231 nets
RUN-1001 : 720 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 615 instances, 597 slices, 54 macros(330 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 3908, tnet num: 1229, tinst num: 615, tnode num: 4018, tedge num: 6497.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 192 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 65 clock pins, and constraint 110 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.106682s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (131.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 368274
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2611): len = 326115, overlap = 0
PHY-3002 : Step(2612): len = 297826, overlap = 0
PHY-3002 : Step(2613): len = 281961, overlap = 0
PHY-3002 : Step(2614): len = 269985, overlap = 0
PHY-3002 : Step(2615): len = 260079, overlap = 0
PHY-3002 : Step(2616): len = 240995, overlap = 0
PHY-3002 : Step(2617): len = 219303, overlap = 0
PHY-3002 : Step(2618): len = 208280, overlap = 0
PHY-3002 : Step(2619): len = 196095, overlap = 0
PHY-3002 : Step(2620): len = 171809, overlap = 0
PHY-3002 : Step(2621): len = 158931, overlap = 0
PHY-3002 : Step(2622): len = 151634, overlap = 0
PHY-3002 : Step(2623): len = 134717, overlap = 0
PHY-3002 : Step(2624): len = 117525, overlap = 0
PHY-3002 : Step(2625): len = 111398, overlap = 0
PHY-3002 : Step(2626): len = 100104, overlap = 0.25
PHY-3002 : Step(2627): len = 80642.6, overlap = 1
PHY-3002 : Step(2628): len = 75813.5, overlap = 1
PHY-3002 : Step(2629): len = 69856.9, overlap = 5
PHY-3002 : Step(2630): len = 60889.4, overlap = 5.5
PHY-3002 : Step(2631): len = 55445.4, overlap = 6
PHY-3002 : Step(2632): len = 50771, overlap = 3
PHY-3002 : Step(2633): len = 49493.5, overlap = 5.5
PHY-3002 : Step(2634): len = 48234.8, overlap = 6.75
PHY-3002 : Step(2635): len = 46462, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.96876e-05
PHY-3002 : Step(2636): len = 45967.9, overlap = 7.25
PHY-3002 : Step(2637): len = 45627.2, overlap = 6.75
PHY-3002 : Step(2638): len = 44979.9, overlap = 5
PHY-3002 : Step(2639): len = 43855.4, overlap = 4.75
PHY-3002 : Step(2640): len = 42655.7, overlap = 5.25
PHY-3002 : Step(2641): len = 40950.9, overlap = 6.5
PHY-3002 : Step(2642): len = 38897.8, overlap = 8
PHY-3002 : Step(2643): len = 37373.4, overlap = 8
PHY-3002 : Step(2644): len = 34447.6, overlap = 7.5
PHY-3002 : Step(2645): len = 32503, overlap = 5.75
PHY-3002 : Step(2646): len = 31432.2, overlap = 6.75
PHY-3002 : Step(2647): len = 30684.3, overlap = 8.25
PHY-3002 : Step(2648): len = 29755.5, overlap = 8.25
PHY-3002 : Step(2649): len = 28426.9, overlap = 7.75
PHY-3002 : Step(2650): len = 27620.9, overlap = 7.5
PHY-3002 : Step(2651): len = 27020.4, overlap = 9.25
PHY-3002 : Step(2652): len = 26538.3, overlap = 9
PHY-3002 : Step(2653): len = 26223.8, overlap = 9.25
PHY-3002 : Step(2654): len = 25927.1, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.93752e-05
PHY-3002 : Step(2655): len = 25683.5, overlap = 9.25
PHY-3002 : Step(2656): len = 25740.1, overlap = 9.25
PHY-3002 : Step(2657): len = 25756.3, overlap = 9.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00011875
PHY-3002 : Step(2658): len = 25786.8, overlap = 9.75
PHY-3002 : Step(2659): len = 25894.4, overlap = 9
PHY-3002 : Step(2660): len = 25959.6, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004263s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (733.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.15937e-06
PHY-3002 : Step(2661): len = 25702, overlap = 17
PHY-3002 : Step(2662): len = 25651.2, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.31873e-06
PHY-3002 : Step(2663): len = 25534.3, overlap = 16.25
PHY-3002 : Step(2664): len = 25534.3, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.63746e-06
PHY-3002 : Step(2665): len = 25440.9, overlap = 16.25
PHY-3002 : Step(2666): len = 25415.2, overlap = 16.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.50067e-06
PHY-3002 : Step(2667): len = 25399.3, overlap = 29.75
PHY-3002 : Step(2668): len = 25399.3, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10013e-05
PHY-3002 : Step(2669): len = 25601.4, overlap = 28.25
PHY-3002 : Step(2670): len = 25664.9, overlap = 28.25
PHY-3002 : Step(2671): len = 25908.9, overlap = 26
PHY-3002 : Step(2672): len = 26181.7, overlap = 25.25
PHY-3002 : Step(2673): len = 28180.4, overlap = 23
PHY-3002 : Step(2674): len = 28630.2, overlap = 24
PHY-3002 : Step(2675): len = 29066.2, overlap = 22.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20027e-05
PHY-3002 : Step(2676): len = 29030.1, overlap = 23.25
PHY-3002 : Step(2677): len = 29074.9, overlap = 23.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.58884e-05
PHY-3002 : Step(2678): len = 29374.3, overlap = 23
PHY-3002 : Step(2679): len = 29664, overlap = 22.25
PHY-3002 : Step(2680): len = 31095.4, overlap = 20.25
PHY-3002 : Step(2681): len = 32137.7, overlap = 16
PHY-3002 : Step(2682): len = 31763.8, overlap = 15.75
PHY-3002 : Step(2683): len = 31699.3, overlap = 15.5
PHY-3002 : Step(2684): len = 31311.8, overlap = 15.25
PHY-3002 : Step(2685): len = 31306.3, overlap = 15.25
PHY-3002 : Step(2686): len = 31096.3, overlap = 15
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.17768e-05
PHY-3002 : Step(2687): len = 31272.4, overlap = 14.75
PHY-3002 : Step(2688): len = 31648.3, overlap = 14.75
PHY-3002 : Step(2689): len = 32998.4, overlap = 13
PHY-3002 : Step(2690): len = 33149.3, overlap = 12
PHY-3002 : Step(2691): len = 32980.2, overlap = 11.25
PHY-3002 : Step(2692): len = 32958.2, overlap = 10.5
PHY-3002 : Step(2693): len = 32826.2, overlap = 11
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000143554
PHY-3002 : Step(2694): len = 33420.1, overlap = 11.25
PHY-3002 : Step(2695): len = 33648.5, overlap = 11
PHY-3002 : Step(2696): len = 33969.5, overlap = 11.5
PHY-3002 : Step(2697): len = 34308.1, overlap = 10
PHY-3002 : Step(2698): len = 34431.9, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.141854s wall, 0.250000s user + 0.093750s system = 0.343750s CPU (242.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000991235
PHY-3002 : Step(2699): len = 40396.4, overlap = 1.5
PHY-3002 : Step(2700): len = 38977.9, overlap = 3.75
PHY-3002 : Step(2701): len = 37681.5, overlap = 7.5
PHY-3002 : Step(2702): len = 36914, overlap = 9.75
PHY-3002 : Step(2703): len = 36602.7, overlap = 8.5
PHY-3002 : Step(2704): len = 36361.1, overlap = 10.25
PHY-3002 : Step(2705): len = 36088.6, overlap = 12.5
PHY-3002 : Step(2706): len = 35856.4, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00198247
PHY-3002 : Step(2707): len = 36009.5, overlap = 13.25
PHY-3002 : Step(2708): len = 36104.2, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00396494
PHY-3002 : Step(2709): len = 36212.2, overlap = 11.25
PHY-3002 : Step(2710): len = 36289.5, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006835s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39409.6, Over = 0
PHY-3001 : Final: Len = 39409.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 55800, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 55936, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 55968, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 55896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035645s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (263.0%)

RUN-1003 : finish command "place" in  4.098163s wall, 6.546875s user + 1.953125s system = 8.500000s CPU (207.4%)

RUN-1004 : used memory is 637 MB, reserved memory is 982 MB, peak memory is 1049 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 648 to 492
PHY-1001 : Pin misalignment score is improved from 492 to 487
PHY-1001 : Pin misalignment score is improved from 487 to 487
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 617 instances
RUN-1001 : 299 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1231 nets
RUN-1001 : 720 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 55800, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 55936, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 55968, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 55896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036645s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (127.9%)

PHY-1001 : End global routing;  0.124825s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (112.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.017810s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 76% nets.
PHY-1002 : len = 81504, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.804638s wall, 1.218750s user + 0.078125s system = 1.296875s CPU (161.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 81440, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 81440
PHY-1001 : End DR Iter 1; 0.011327s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (137.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.284743s wall, 2.671875s user + 0.250000s system = 2.921875s CPU (127.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.716216s wall, 3.140625s user + 0.281250s system = 3.421875s CPU (126.0%)

RUN-1004 : used memory is 667 MB, reserved memory is 1013 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1193   out of  19600    6.09%
#reg                   46   out of  19600    0.23%
#le                  1193
  #lut only          1147   out of   1193   96.14%
  #reg only             0   out of   1193    0.00%
  #lut&reg             46   out of   1193    3.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 617
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1231, pip num: 7819
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 578 valid insts, and 29606 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.434324s wall, 9.453125s user + 0.093750s system = 9.546875s CPU (392.2%)

RUN-1004 : used memory is 668 MB, reserved memory is 1013 MB, peak memory is 1049 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.542417s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (100.3%)

RUN-1004 : used memory is 722 MB, reserved memory is 1067 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.704914s wall, 0.203125s user + 0.156250s system = 0.359375s CPU (5.4%)

RUN-1004 : used memory is 730 MB, reserved memory is 1075 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.849706s wall, 1.859375s user + 0.234375s system = 2.093750s CPU (23.7%)

RUN-1004 : used memory is 688 MB, reserved memory is 1033 MB, peak memory is 1049 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(78)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3204/322 useful/useless nets, 1854/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 446 better
SYN-1014 : Optimize round 2
SYN-1032 : 2787/78 useful/useless nets, 1575/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 771 better
SYN-1014 : Optimize round 3
SYN-1032 : 1459/700 useful/useless nets, 861/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1323/80 useful/useless nets, 785/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1191/75 useful/useless nets, 711/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1055/77 useful/useless nets, 635/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 928/70 useful/useless nets, 566/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 898/18 useful/useless nets, 549/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 870/0 useful/useless nets, 533/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          386
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 34
  #LATCH                0
#MACRO_ADD             54
#MACRO_EQ               8
#MACRO_MUX             80

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |34     |63     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 884/0 useful/useless nets, 548/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 936/0 useful/useless nets, 600/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 46 better
SYN-2501 : Optimize round 2
SYN-1032 : 933/0 useful/useless nets, 597/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 54 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1710/25 useful/useless nets, 1374/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 459 (2.96), #lev = 7 (3.45)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 480 instances into 471 LUTs, name keeping = 81%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1700/0 useful/useless nets, 1364/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 34 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 442 adder to BLE ...
SYN-4008 : Packed 442 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 498 LUT to BLE ...
SYN-4008 : Packed 498 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 464 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 498/848 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1158   out of  19600    5.91%
#reg                   34   out of  19600    0.17%
#le                  1158
  #lut only          1124   out of   1158   97.06%
  #reg only             0   out of   1158    0.00%
  #lut&reg             34   out of   1158    2.94%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1158  |1158  |34    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.632716s wall, 1.562500s user + 0.093750s system = 1.656250s CPU (101.4%)

RUN-1004 : used memory is 663 MB, reserved memory is 1008 MB, peak memory is 1049 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i9/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i9/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 599 instances
RUN-1001 : 289 mslices, 290 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1184 nets
RUN-1001 : 730 nets have 2 pins
RUN-1001 : 380 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 597 instances, 579 slices, 54 macros(330 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 3729, tnet num: 1182, tinst num: 597, tnode num: 3803, tedge num: 6233.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 191 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1182 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 41 clock pins, and constraint 74 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.100414s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (108.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 345184
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.964551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2711): len = 307173, overlap = 0
PHY-3002 : Step(2712): len = 272628, overlap = 0
PHY-3002 : Step(2713): len = 255571, overlap = 0
PHY-3002 : Step(2714): len = 244467, overlap = 0
PHY-3002 : Step(2715): len = 232818, overlap = 0
PHY-3002 : Step(2716): len = 211342, overlap = 0
PHY-3002 : Step(2717): len = 194397, overlap = 0
PHY-3002 : Step(2718): len = 184188, overlap = 0
PHY-3002 : Step(2719): len = 169103, overlap = 0
PHY-3002 : Step(2720): len = 150051, overlap = 0
PHY-3002 : Step(2721): len = 140501, overlap = 0
PHY-3002 : Step(2722): len = 132001, overlap = 0
PHY-3002 : Step(2723): len = 111083, overlap = 0
PHY-3002 : Step(2724): len = 99888.5, overlap = 0
PHY-3002 : Step(2725): len = 95686.5, overlap = 0
PHY-3002 : Step(2726): len = 72911.1, overlap = 0
PHY-3002 : Step(2727): len = 62372.4, overlap = 0
PHY-3002 : Step(2728): len = 59835.7, overlap = 0
PHY-3002 : Step(2729): len = 51107, overlap = 0.75
PHY-3002 : Step(2730): len = 48390, overlap = 2.75
PHY-3002 : Step(2731): len = 44121.9, overlap = 4.5
PHY-3002 : Step(2732): len = 40280.6, overlap = 6.75
PHY-3002 : Step(2733): len = 37876.7, overlap = 9
PHY-3002 : Step(2734): len = 36079, overlap = 11.25
PHY-3002 : Step(2735): len = 34090.1, overlap = 10.75
PHY-3002 : Step(2736): len = 32545.5, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000187021
PHY-3002 : Step(2737): len = 31985.8, overlap = 10.5
PHY-3002 : Step(2738): len = 31745.7, overlap = 9.75
PHY-3002 : Step(2739): len = 31101.2, overlap = 10
PHY-3002 : Step(2740): len = 30657.4, overlap = 10
PHY-3002 : Step(2741): len = 30113.4, overlap = 10.25
PHY-3002 : Step(2742): len = 29138.2, overlap = 10.5
PHY-3002 : Step(2743): len = 28524.5, overlap = 10.25
PHY-3002 : Step(2744): len = 28108, overlap = 9.75
PHY-3002 : Step(2745): len = 27616.4, overlap = 9.75
PHY-3002 : Step(2746): len = 27026.3, overlap = 9.75
PHY-3002 : Step(2747): len = 26449.5, overlap = 9.75
PHY-3002 : Step(2748): len = 26034.2, overlap = 9.75
PHY-3002 : Step(2749): len = 25163.3, overlap = 10
PHY-3002 : Step(2750): len = 24652.1, overlap = 10
PHY-3002 : Step(2751): len = 24500.8, overlap = 10
PHY-3002 : Step(2752): len = 24220.1, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000374041
PHY-3002 : Step(2753): len = 23997.9, overlap = 9.75
PHY-3002 : Step(2754): len = 23955.8, overlap = 9.75
PHY-3002 : Step(2755): len = 23925.1, overlap = 10
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000748082
PHY-3002 : Step(2756): len = 23789.3, overlap = 10
PHY-3002 : Step(2757): len = 23749.8, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004187s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.08059e-06
PHY-3002 : Step(2758): len = 23618.7, overlap = 19.75
PHY-3002 : Step(2759): len = 23613, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.16117e-06
PHY-3002 : Step(2760): len = 23502.4, overlap = 19.75
PHY-3002 : Step(2761): len = 23500.6, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.32235e-06
PHY-3002 : Step(2762): len = 23425, overlap = 19.25
PHY-3002 : Step(2763): len = 23436.6, overlap = 19.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.60995e-06
PHY-3002 : Step(2764): len = 23453.9, overlap = 34
PHY-3002 : Step(2765): len = 23453.9, overlap = 34
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.2199e-06
PHY-3002 : Step(2766): len = 23544.7, overlap = 33.75
PHY-3002 : Step(2767): len = 23879.5, overlap = 34.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.69378e-05
PHY-3002 : Step(2768): len = 23951.1, overlap = 33.5
PHY-3002 : Step(2769): len = 24544.2, overlap = 32.75
PHY-3002 : Step(2770): len = 27577.2, overlap = 23.75
PHY-3002 : Step(2771): len = 27602.4, overlap = 24.25
PHY-3002 : Step(2772): len = 27873.4, overlap = 23.5
PHY-3002 : Step(2773): len = 27923.8, overlap = 23.75
PHY-3002 : Step(2774): len = 27785, overlap = 23.75
PHY-3002 : Step(2775): len = 27802.4, overlap = 24
PHY-3002 : Step(2776): len = 27842.8, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.38757e-05
PHY-3002 : Step(2777): len = 28156.5, overlap = 23.25
PHY-3002 : Step(2778): len = 28223.9, overlap = 23.5
PHY-3002 : Step(2779): len = 28722.6, overlap = 20.5
PHY-3002 : Step(2780): len = 29179.4, overlap = 20.25
PHY-3002 : Step(2781): len = 31394.9, overlap = 16.25
PHY-3002 : Step(2782): len = 31229.3, overlap = 16.25
PHY-3002 : Step(2783): len = 31226, overlap = 15.75
PHY-3002 : Step(2784): len = 31169.3, overlap = 16
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.77514e-05
PHY-3002 : Step(2785): len = 31160.9, overlap = 15.75
PHY-3002 : Step(2786): len = 31438.6, overlap = 15
PHY-3002 : Step(2787): len = 31860.1, overlap = 14.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000135503
PHY-3002 : Step(2788): len = 32314, overlap = 13.5
PHY-3002 : Step(2789): len = 33342.2, overlap = 12.75
PHY-3002 : Step(2790): len = 35180.7, overlap = 11.5
PHY-3002 : Step(2791): len = 35144.1, overlap = 13
PHY-3002 : Step(2792): len = 35169.7, overlap = 12.25
PHY-3002 : Step(2793): len = 35066.9, overlap = 12.5
PHY-3002 : Step(2794): len = 34793.4, overlap = 11.75
PHY-3002 : Step(2795): len = 34699.2, overlap = 9
PHY-3002 : Step(2796): len = 34636.9, overlap = 9.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000271005
PHY-3002 : Step(2797): len = 34749.9, overlap = 8.5
PHY-3002 : Step(2798): len = 34906, overlap = 8
PHY-3002 : Step(2799): len = 35033.7, overlap = 8.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000542011
PHY-3002 : Step(2800): len = 35390.8, overlap = 8
PHY-3002 : Step(2801): len = 35554.5, overlap = 7.5
PHY-3002 : Step(2802): len = 35753.5, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.156068s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (120.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00645442
PHY-3002 : Step(2803): len = 41299.6, overlap = 2.75
PHY-3002 : Step(2804): len = 40852.6, overlap = 2.5
PHY-3002 : Step(2805): len = 39702.8, overlap = 2.75
PHY-3002 : Step(2806): len = 39247.6, overlap = 3
PHY-3002 : Step(2807): len = 38753.1, overlap = 5.25
PHY-3002 : Step(2808): len = 38117.1, overlap = 6.75
PHY-3002 : Step(2809): len = 37545, overlap = 8
PHY-3002 : Step(2810): len = 37362.8, overlap = 8.5
PHY-3002 : Step(2811): len = 37243, overlap = 10
PHY-3002 : Step(2812): len = 37025.1, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0129088
PHY-3002 : Step(2813): len = 36962.2, overlap = 10.75
PHY-3002 : Step(2814): len = 36881.2, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0258177
PHY-3002 : Step(2815): len = 36885.7, overlap = 10.5
PHY-3002 : Step(2816): len = 36875.9, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007558s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (206.7%)

PHY-3001 : Legalized: Len = 39722.2, Over = 0
PHY-3001 : Final: Len = 39722.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 55632, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 55800, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 55800, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 55856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036885s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (211.8%)

RUN-1003 : finish command "place" in  4.382561s wall, 6.718750s user + 2.187500s system = 8.906250s CPU (203.2%)

RUN-1004 : used memory is 664 MB, reserved memory is 1008 MB, peak memory is 1049 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 601 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 460
PHY-1001 : Pin misalignment score is improved from 460 to 460
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 599 instances
RUN-1001 : 289 mslices, 290 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1184 nets
RUN-1001 : 730 nets have 2 pins
RUN-1001 : 380 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 55632, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 55800, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 55800, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 55856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035853s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.2%)

PHY-1001 : End global routing;  0.124634s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.015557s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (200.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 82224, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.803478s wall, 1.328125s user + 0.062500s system = 1.390625s CPU (173.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 82240, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 82240
PHY-1001 : End DR Iter 1; 0.009728s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.268460s wall, 2.593750s user + 0.281250s system = 2.875000s CPU (126.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.699943s wall, 3.031250s user + 0.281250s system = 3.312500s CPU (122.7%)

RUN-1004 : used memory is 677 MB, reserved memory is 1021 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1158   out of  19600    5.91%
#reg                   34   out of  19600    0.17%
#le                  1158
  #lut only          1124   out of   1158   97.06%
  #reg only             0   out of   1158    0.00%
  #lut&reg             34   out of   1158    2.94%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 599
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1184, pip num: 7591
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 673 valid insts, and 29024 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.464104s wall, 10.593750s user + 0.046875s system = 10.640625s CPU (431.8%)

RUN-1004 : used memory is 678 MB, reserved memory is 1021 MB, peak memory is 1049 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.580450s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (99.9%)

RUN-1004 : used memory is 732 MB, reserved memory is 1076 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.712052s wall, 0.109375s user + 0.093750s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 740 MB, reserved memory is 1084 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.874365s wall, 1.781250s user + 0.171875s system = 1.953125s CPU (22.0%)

RUN-1004 : used memory is 698 MB, reserved memory is 1042 MB, peak memory is 1049 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.539538s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (101.5%)

RUN-1004 : used memory is 732 MB, reserved memory is 1076 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.662042s wall, 0.218750s user + 0.093750s system = 0.312500s CPU (4.7%)

RUN-1004 : used memory is 740 MB, reserved memory is 1084 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.781885s wall, 1.875000s user + 0.156250s system = 2.031250s CPU (23.1%)

RUN-1004 : used memory is 698 MB, reserved memory is 1042 MB, peak memory is 1049 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(78)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3204/322 useful/useless nets, 1854/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 446 better
SYN-1014 : Optimize round 2
SYN-1032 : 2787/78 useful/useless nets, 1575/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 771 better
SYN-1014 : Optimize round 3
SYN-1032 : 1459/700 useful/useless nets, 861/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1323/80 useful/useless nets, 785/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1191/75 useful/useless nets, 711/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1055/77 useful/useless nets, 635/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 928/70 useful/useless nets, 566/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 898/18 useful/useless nets, 549/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 870/0 useful/useless nets, 533/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          386
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 34
  #LATCH                0
#MACRO_ADD             54
#MACRO_EQ               8
#MACRO_MUX             80

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |34     |63     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 884/0 useful/useless nets, 548/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 936/0 useful/useless nets, 600/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 46 better
SYN-2501 : Optimize round 2
SYN-1032 : 933/0 useful/useless nets, 597/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 54 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1710/25 useful/useless nets, 1374/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 459 (2.96), #lev = 7 (3.45)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 480 instances into 471 LUTs, name keeping = 81%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1700/0 useful/useless nets, 1364/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 34 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 442 adder to BLE ...
SYN-4008 : Packed 442 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 498 LUT to BLE ...
SYN-4008 : Packed 498 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 464 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 498/848 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1158   out of  19600    5.91%
#reg                   34   out of  19600    0.17%
#le                  1158
  #lut only          1124   out of   1158   97.06%
  #reg only             0   out of   1158    0.00%
  #lut&reg             34   out of   1158    2.94%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1158  |1158  |34    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.636345s wall, 1.578125s user + 0.093750s system = 1.671875s CPU (102.2%)

RUN-1004 : used memory is 678 MB, reserved memory is 1021 MB, peak memory is 1049 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i9/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i9/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 599 instances
RUN-1001 : 289 mslices, 290 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1184 nets
RUN-1001 : 730 nets have 2 pins
RUN-1001 : 380 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 597 instances, 579 slices, 54 macros(330 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 3729, tnet num: 1182, tinst num: 597, tnode num: 3803, tedge num: 6233.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 191 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1182 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 41 clock pins, and constraint 74 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.100365s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (109.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 345184
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.964551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2817): len = 307173, overlap = 0
PHY-3002 : Step(2818): len = 272628, overlap = 0
PHY-3002 : Step(2819): len = 255571, overlap = 0
PHY-3002 : Step(2820): len = 244467, overlap = 0
PHY-3002 : Step(2821): len = 232818, overlap = 0
PHY-3002 : Step(2822): len = 211342, overlap = 0
PHY-3002 : Step(2823): len = 194397, overlap = 0
PHY-3002 : Step(2824): len = 184188, overlap = 0
PHY-3002 : Step(2825): len = 169103, overlap = 0
PHY-3002 : Step(2826): len = 150051, overlap = 0
PHY-3002 : Step(2827): len = 140501, overlap = 0
PHY-3002 : Step(2828): len = 132001, overlap = 0
PHY-3002 : Step(2829): len = 111083, overlap = 0
PHY-3002 : Step(2830): len = 99888.5, overlap = 0
PHY-3002 : Step(2831): len = 95686.5, overlap = 0
PHY-3002 : Step(2832): len = 72911.1, overlap = 0
PHY-3002 : Step(2833): len = 62372.4, overlap = 0
PHY-3002 : Step(2834): len = 59835.7, overlap = 0
PHY-3002 : Step(2835): len = 51107, overlap = 0.75
PHY-3002 : Step(2836): len = 48390, overlap = 2.75
PHY-3002 : Step(2837): len = 44121.9, overlap = 4.5
PHY-3002 : Step(2838): len = 40280.6, overlap = 6.75
PHY-3002 : Step(2839): len = 37876.7, overlap = 9
PHY-3002 : Step(2840): len = 36079, overlap = 11.25
PHY-3002 : Step(2841): len = 34090.1, overlap = 10.75
PHY-3002 : Step(2842): len = 32545.5, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000187021
PHY-3002 : Step(2843): len = 31985.8, overlap = 10.5
PHY-3002 : Step(2844): len = 31745.7, overlap = 9.75
PHY-3002 : Step(2845): len = 31101.2, overlap = 10
PHY-3002 : Step(2846): len = 30657.4, overlap = 10
PHY-3002 : Step(2847): len = 30113.4, overlap = 10.25
PHY-3002 : Step(2848): len = 29138.2, overlap = 10.5
PHY-3002 : Step(2849): len = 28524.5, overlap = 10.25
PHY-3002 : Step(2850): len = 28108, overlap = 9.75
PHY-3002 : Step(2851): len = 27616.4, overlap = 9.75
PHY-3002 : Step(2852): len = 27026.3, overlap = 9.75
PHY-3002 : Step(2853): len = 26449.5, overlap = 9.75
PHY-3002 : Step(2854): len = 26034.2, overlap = 9.75
PHY-3002 : Step(2855): len = 25163.3, overlap = 10
PHY-3002 : Step(2856): len = 24652.1, overlap = 10
PHY-3002 : Step(2857): len = 24500.8, overlap = 10
PHY-3002 : Step(2858): len = 24220.1, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000374041
PHY-3002 : Step(2859): len = 23997.9, overlap = 9.75
PHY-3002 : Step(2860): len = 23955.8, overlap = 9.75
PHY-3002 : Step(2861): len = 23925.1, overlap = 10
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000748082
PHY-3002 : Step(2862): len = 23789.3, overlap = 10
PHY-3002 : Step(2863): len = 23749.8, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004164s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.08059e-06
PHY-3002 : Step(2864): len = 23618.7, overlap = 19.75
PHY-3002 : Step(2865): len = 23613, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.16117e-06
PHY-3002 : Step(2866): len = 23502.4, overlap = 19.75
PHY-3002 : Step(2867): len = 23500.6, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.32235e-06
PHY-3002 : Step(2868): len = 23425, overlap = 19.25
PHY-3002 : Step(2869): len = 23436.6, overlap = 19.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.60995e-06
PHY-3002 : Step(2870): len = 23453.9, overlap = 34
PHY-3002 : Step(2871): len = 23453.9, overlap = 34
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.2199e-06
PHY-3002 : Step(2872): len = 23544.7, overlap = 33.75
PHY-3002 : Step(2873): len = 23879.5, overlap = 34.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.69378e-05
PHY-3002 : Step(2874): len = 23951.1, overlap = 33.5
PHY-3002 : Step(2875): len = 24544.2, overlap = 32.75
PHY-3002 : Step(2876): len = 27577.2, overlap = 23.75
PHY-3002 : Step(2877): len = 27602.4, overlap = 24.25
PHY-3002 : Step(2878): len = 27873.4, overlap = 23.5
PHY-3002 : Step(2879): len = 27923.8, overlap = 23.75
PHY-3002 : Step(2880): len = 27785, overlap = 23.75
PHY-3002 : Step(2881): len = 27802.4, overlap = 24
PHY-3002 : Step(2882): len = 27842.8, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.38757e-05
PHY-3002 : Step(2883): len = 28156.5, overlap = 23.25
PHY-3002 : Step(2884): len = 28223.9, overlap = 23.5
PHY-3002 : Step(2885): len = 28722.6, overlap = 20.5
PHY-3002 : Step(2886): len = 29179.4, overlap = 20.25
PHY-3002 : Step(2887): len = 31394.9, overlap = 16.25
PHY-3002 : Step(2888): len = 31229.3, overlap = 16.25
PHY-3002 : Step(2889): len = 31226, overlap = 15.75
PHY-3002 : Step(2890): len = 31169.3, overlap = 16
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.77514e-05
PHY-3002 : Step(2891): len = 31160.9, overlap = 15.75
PHY-3002 : Step(2892): len = 31438.6, overlap = 15
PHY-3002 : Step(2893): len = 31860.1, overlap = 14.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000135503
PHY-3002 : Step(2894): len = 32314, overlap = 13.5
PHY-3002 : Step(2895): len = 33342.2, overlap = 12.75
PHY-3002 : Step(2896): len = 35180.7, overlap = 11.5
PHY-3002 : Step(2897): len = 35144.1, overlap = 13
PHY-3002 : Step(2898): len = 35169.7, overlap = 12.25
PHY-3002 : Step(2899): len = 35066.9, overlap = 12.5
PHY-3002 : Step(2900): len = 34793.4, overlap = 11.75
PHY-3002 : Step(2901): len = 34699.2, overlap = 9
PHY-3002 : Step(2902): len = 34636.9, overlap = 9.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000271005
PHY-3002 : Step(2903): len = 34749.9, overlap = 8.5
PHY-3002 : Step(2904): len = 34906, overlap = 8
PHY-3002 : Step(2905): len = 35033.7, overlap = 8.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000542011
PHY-3002 : Step(2906): len = 35390.8, overlap = 8
PHY-3002 : Step(2907): len = 35554.5, overlap = 7.5
PHY-3002 : Step(2908): len = 35753.5, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.156629s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (169.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00645442
PHY-3002 : Step(2909): len = 41299.6, overlap = 2.75
PHY-3002 : Step(2910): len = 40852.6, overlap = 2.5
PHY-3002 : Step(2911): len = 39702.8, overlap = 2.75
PHY-3002 : Step(2912): len = 39247.6, overlap = 3
PHY-3002 : Step(2913): len = 38753.1, overlap = 5.25
PHY-3002 : Step(2914): len = 38117.1, overlap = 6.75
PHY-3002 : Step(2915): len = 37545, overlap = 8
PHY-3002 : Step(2916): len = 37362.8, overlap = 8.5
PHY-3002 : Step(2917): len = 37243, overlap = 10
PHY-3002 : Step(2918): len = 37025.1, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0129088
PHY-3002 : Step(2919): len = 36962.2, overlap = 10.75
PHY-3002 : Step(2920): len = 36881.2, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0258177
PHY-3002 : Step(2921): len = 36885.7, overlap = 10.5
PHY-3002 : Step(2922): len = 36875.9, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007231s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (432.2%)

PHY-3001 : Legalized: Len = 39722.2, Over = 0
PHY-3001 : Final: Len = 39722.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 55632, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 55800, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 55800, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 55856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037457s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.1%)

RUN-1003 : finish command "place" in  4.385334s wall, 7.625000s user + 2.046875s system = 9.671875s CPU (220.6%)

RUN-1004 : used memory is 678 MB, reserved memory is 1021 MB, peak memory is 1049 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 601 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 460
PHY-1001 : Pin misalignment score is improved from 460 to 460
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 599 instances
RUN-1001 : 289 mslices, 290 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1184 nets
RUN-1001 : 730 nets have 2 pins
RUN-1001 : 380 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 55632, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 55800, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 55800, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 55856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039783s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (117.8%)

PHY-1001 : End global routing;  0.129328s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (96.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.015938s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (196.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 82224, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.806388s wall, 1.421875s user + 0.031250s system = 1.453125s CPU (180.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 82240, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 82240
PHY-1001 : End DR Iter 1; 0.009095s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (171.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.250629s wall, 2.656250s user + 0.250000s system = 2.906250s CPU (129.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.696851s wall, 3.109375s user + 0.281250s system = 3.390625s CPU (125.7%)

RUN-1004 : used memory is 693 MB, reserved memory is 1035 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1158   out of  19600    5.91%
#reg                   34   out of  19600    0.17%
#le                  1158
  #lut only          1124   out of   1158   97.06%
  #reg only             0   out of   1158    0.00%
  #lut&reg             34   out of   1158    2.94%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 599
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1184, pip num: 7591
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 673 valid insts, and 29024 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.486759s wall, 10.328125s user + 0.078125s system = 10.406250s CPU (418.5%)

RUN-1004 : used memory is 693 MB, reserved memory is 1035 MB, peak memory is 1049 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.541785s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (100.3%)

RUN-1004 : used memory is 748 MB, reserved memory is 1090 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.683851s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (4.9%)

RUN-1004 : used memory is 755 MB, reserved memory is 1098 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.806846s wall, 1.937500s user + 0.078125s system = 2.015625s CPU (22.9%)

RUN-1004 : used memory is 714 MB, reserved memory is 1056 MB, peak memory is 1049 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(77)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3216/322 useful/useless nets, 1866/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 458 better
SYN-1014 : Optimize round 2
SYN-1032 : 2787/90 useful/useless nets, 1575/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 771 better
SYN-1014 : Optimize round 3
SYN-1032 : 1459/700 useful/useless nets, 861/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1323/80 useful/useless nets, 785/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1191/75 useful/useless nets, 711/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1055/77 useful/useless nets, 635/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 928/70 useful/useless nets, 566/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 898/18 useful/useless nets, 549/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 870/0 useful/useless nets, 533/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          398
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 46
  #LATCH                0
#MACRO_ADD             54
#MACRO_EQ               8
#MACRO_MUX             68

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |46     |63     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 884/0 useful/useless nets, 548/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 936/0 useful/useless nets, 600/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 46 better
SYN-2501 : Optimize round 2
SYN-1032 : 933/0 useful/useless nets, 597/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 54 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1710/25 useful/useless nets, 1374/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 493 (2.95), #lev = 6 (3.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 468 instances into 506 LUTs, name keeping = 74%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1747/0 useful/useless nets, 1411/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 46 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 442 adder to BLE ...
SYN-4008 : Packed 442 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 533 LUT to BLE ...
SYN-4008 : Packed 533 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 12 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (12 nodes)...
SYN-4004 : #1: Packed 12 SEQ (12 nodes)...
SYN-4005 : Packed 12 SEQ with LUT/SLICE
SYN-4006 : 487 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 533/883 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1193   out of  19600    6.09%
#reg                   46   out of  19600    0.23%
#le                  1193
  #lut only          1147   out of   1193   96.14%
  #reg only             0   out of   1193    0.00%
  #lut&reg             46   out of   1193    3.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1193  |1193  |46    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.637426s wall, 1.656250s user + 0.109375s system = 1.765625s CPU (107.8%)

RUN-1004 : used memory is 697 MB, reserved memory is 1036 MB, peak memory is 1049 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (13 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i9/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i9/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 617 instances
RUN-1001 : 299 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1231 nets
RUN-1001 : 720 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 615 instances, 597 slices, 54 macros(330 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 3908, tnet num: 1229, tinst num: 615, tnode num: 4018, tedge num: 6497.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 192 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 65 clock pins, and constraint 110 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.106374s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (132.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 366354
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2923): len = 314811, overlap = 0
PHY-3002 : Step(2924): len = 292147, overlap = 0
PHY-3002 : Step(2925): len = 279963, overlap = 0
PHY-3002 : Step(2926): len = 269833, overlap = 0
PHY-3002 : Step(2927): len = 249813, overlap = 0
PHY-3002 : Step(2928): len = 224974, overlap = 0
PHY-3002 : Step(2929): len = 212860, overlap = 0
PHY-3002 : Step(2930): len = 200438, overlap = 0
PHY-3002 : Step(2931): len = 180334, overlap = 0
PHY-3002 : Step(2932): len = 166135, overlap = 0
PHY-3002 : Step(2933): len = 155831, overlap = 0
PHY-3002 : Step(2934): len = 141357, overlap = 0
PHY-3002 : Step(2935): len = 127653, overlap = 0
PHY-3002 : Step(2936): len = 119304, overlap = 0
PHY-3002 : Step(2937): len = 109426, overlap = 0
PHY-3002 : Step(2938): len = 94093.3, overlap = 0
PHY-3002 : Step(2939): len = 85198.2, overlap = 0
PHY-3002 : Step(2940): len = 80527.2, overlap = 0
PHY-3002 : Step(2941): len = 61834.1, overlap = 2.5
PHY-3002 : Step(2942): len = 57771.9, overlap = 3.75
PHY-3002 : Step(2943): len = 54784.9, overlap = 3.5
PHY-3002 : Step(2944): len = 49998.4, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.42785e-05
PHY-3002 : Step(2945): len = 48860.6, overlap = 4
PHY-3002 : Step(2946): len = 49175.5, overlap = 1.25
PHY-3002 : Step(2947): len = 48996.6, overlap = 2
PHY-3002 : Step(2948): len = 47106.7, overlap = 2
PHY-3002 : Step(2949): len = 44656.9, overlap = 2.5
PHY-3002 : Step(2950): len = 41796.9, overlap = 2.75
PHY-3002 : Step(2951): len = 39551.6, overlap = 3.25
PHY-3002 : Step(2952): len = 37169.8, overlap = 4.75
PHY-3002 : Step(2953): len = 35598.7, overlap = 8.5
PHY-3002 : Step(2954): len = 34157.9, overlap = 7.25
PHY-3002 : Step(2955): len = 33069.7, overlap = 6.75
PHY-3002 : Step(2956): len = 31626.7, overlap = 6.75
PHY-3002 : Step(2957): len = 30752.8, overlap = 5.75
PHY-3002 : Step(2958): len = 29682.8, overlap = 4.75
PHY-3002 : Step(2959): len = 28833.3, overlap = 4.75
PHY-3002 : Step(2960): len = 27666.2, overlap = 4.75
PHY-3002 : Step(2961): len = 26996.9, overlap = 5.5
PHY-3002 : Step(2962): len = 26449.4, overlap = 5.75
PHY-3002 : Step(2963): len = 26260.3, overlap = 6.25
PHY-3002 : Step(2964): len = 25796.5, overlap = 7.75
PHY-3002 : Step(2965): len = 25501.7, overlap = 8
PHY-3002 : Step(2966): len = 25166.3, overlap = 8
PHY-3002 : Step(2967): len = 24962.9, overlap = 8
PHY-3002 : Step(2968): len = 24680.6, overlap = 7.75
PHY-3002 : Step(2969): len = 24429.6, overlap = 8
PHY-3002 : Step(2970): len = 24367.1, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128557
PHY-3002 : Step(2971): len = 24261.7, overlap = 8
PHY-3002 : Step(2972): len = 24223.8, overlap = 8
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000257114
PHY-3002 : Step(2973): len = 24206.6, overlap = 8
PHY-3002 : Step(2974): len = 24206.6, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.77167e-07
PHY-3002 : Step(2975): len = 24097.7, overlap = 18.25
PHY-3002 : Step(2976): len = 24071, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.55433e-06
PHY-3002 : Step(2977): len = 23998.6, overlap = 18.25
PHY-3002 : Step(2978): len = 23976.2, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.10867e-06
PHY-3002 : Step(2979): len = 23929.7, overlap = 18
PHY-3002 : Step(2980): len = 23929.7, overlap = 18
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.55916e-06
PHY-3002 : Step(2981): len = 23956.4, overlap = 33
PHY-3002 : Step(2982): len = 23956.4, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.31183e-05
PHY-3002 : Step(2983): len = 24082.9, overlap = 32.5
PHY-3002 : Step(2984): len = 24145.4, overlap = 32
PHY-3002 : Step(2985): len = 25375.6, overlap = 23.75
PHY-3002 : Step(2986): len = 26571.9, overlap = 22.75
PHY-3002 : Step(2987): len = 26512.6, overlap = 21.75
PHY-3002 : Step(2988): len = 26469.2, overlap = 22.25
PHY-3002 : Step(2989): len = 26447.7, overlap = 22.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.62366e-05
PHY-3002 : Step(2990): len = 26460.3, overlap = 21.75
PHY-3002 : Step(2991): len = 26500.8, overlap = 21.75
PHY-3002 : Step(2992): len = 27563, overlap = 20.25
PHY-3002 : Step(2993): len = 27963.8, overlap = 20.25
PHY-3002 : Step(2994): len = 27634.6, overlap = 20
PHY-3002 : Step(2995): len = 27627.8, overlap = 20
PHY-3002 : Step(2996): len = 27572.2, overlap = 19.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.24733e-05
PHY-3002 : Step(2997): len = 28018.1, overlap = 19.25
PHY-3002 : Step(2998): len = 28320.6, overlap = 19
PHY-3002 : Step(2999): len = 29155.3, overlap = 17.5
PHY-3002 : Step(3000): len = 29942.8, overlap = 17.75
PHY-3002 : Step(3001): len = 30321.8, overlap = 17.25
PHY-3002 : Step(3002): len = 30437.5, overlap = 16.25
PHY-3002 : Step(3003): len = 30367.7, overlap = 15.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000104947
PHY-3002 : Step(3004): len = 30535.9, overlap = 15.75
PHY-3002 : Step(3005): len = 30575.9, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.121180s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (128.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000668852
PHY-3002 : Step(3006): len = 39339.4, overlap = 2.25
PHY-3002 : Step(3007): len = 37693.1, overlap = 4.25
PHY-3002 : Step(3008): len = 36030.7, overlap = 8.75
PHY-3002 : Step(3009): len = 34807.3, overlap = 11.5
PHY-3002 : Step(3010): len = 34077, overlap = 13.5
PHY-3002 : Step(3011): len = 33661.1, overlap = 17.25
PHY-3002 : Step(3012): len = 33471.5, overlap = 18
PHY-3002 : Step(3013): len = 33223.9, overlap = 21.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0013377
PHY-3002 : Step(3014): len = 33490.1, overlap = 19.25
PHY-3002 : Step(3015): len = 33737.1, overlap = 19
PHY-3002 : Step(3016): len = 33868.5, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00267541
PHY-3002 : Step(3017): len = 34016.8, overlap = 18.25
PHY-3002 : Step(3018): len = 34112.2, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007177s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (217.7%)

PHY-3001 : Legalized: Len = 37249.6, Over = 0
PHY-3001 : Final: Len = 37249.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 52968, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 53104, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 53120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028199s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (332.5%)

RUN-1003 : finish command "place" in  3.924024s wall, 6.406250s user + 1.750000s system = 8.156250s CPU (207.9%)

RUN-1004 : used memory is 697 MB, reserved memory is 1036 MB, peak memory is 1049 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 626 to 489
PHY-1001 : Pin misalignment score is improved from 489 to 482
PHY-1001 : Pin misalignment score is improved from 482 to 482
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 617 instances
RUN-1001 : 299 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1231 nets
RUN-1001 : 720 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 52968, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 53104, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 53120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028598s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.3%)

PHY-1001 : End global routing;  0.114206s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.019393s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 76% nets.
PHY-1002 : len = 76120, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.748346s wall, 1.328125s user + 0.062500s system = 1.390625s CPU (185.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 76040, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 76040
PHY-1001 : End DR Iter 1; 0.011432s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (136.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.191716s wall, 2.593750s user + 0.281250s system = 2.875000s CPU (131.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.605944s wall, 3.000000s user + 0.281250s system = 3.281250s CPU (125.9%)

RUN-1004 : used memory is 710 MB, reserved memory is 1049 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1193   out of  19600    6.09%
#reg                   46   out of  19600    0.23%
#le                  1193
  #lut only          1147   out of   1193   96.14%
  #reg only             0   out of   1193    0.00%
  #lut&reg             46   out of   1193    3.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 617
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1231, pip num: 7604
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 575 valid insts, and 29184 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.342463s wall, 9.578125s user + 0.046875s system = 9.625000s CPU (410.9%)

RUN-1004 : used memory is 710 MB, reserved memory is 1049 MB, peak memory is 1049 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.543868s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (99.2%)

RUN-1004 : used memory is 764 MB, reserved memory is 1103 MB, peak memory is 1049 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.736520s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 772 MB, reserved memory is 1111 MB, peak memory is 1049 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.872738s wall, 1.812500s user + 0.109375s system = 1.921875s CPU (21.7%)

RUN-1004 : used memory is 730 MB, reserved memory is 1069 MB, peak memory is 1049 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(77)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3216/322 useful/useless nets, 1866/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 458 better
SYN-1014 : Optimize round 2
SYN-1032 : 2787/90 useful/useless nets, 1575/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 771 better
SYN-1014 : Optimize round 3
SYN-1032 : 1459/700 useful/useless nets, 861/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1323/80 useful/useless nets, 785/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1191/75 useful/useless nets, 711/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1055/77 useful/useless nets, 635/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 928/70 useful/useless nets, 566/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 898/18 useful/useless nets, 549/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 870/0 useful/useless nets, 533/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          398
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 46
  #LATCH                0
#MACRO_ADD             54
#MACRO_EQ               8
#MACRO_MUX             68

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |46     |63     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 884/0 useful/useless nets, 548/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 936/0 useful/useless nets, 600/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 46 better
SYN-2501 : Optimize round 2
SYN-1032 : 933/0 useful/useless nets, 597/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 54 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1710/25 useful/useless nets, 1374/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 493 (2.95), #lev = 6 (3.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 468 instances into 506 LUTs, name keeping = 74%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1747/0 useful/useless nets, 1411/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 46 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 442 adder to BLE ...
SYN-4008 : Packed 442 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 533 LUT to BLE ...
SYN-4008 : Packed 533 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 12 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (12 nodes)...
SYN-4004 : #1: Packed 12 SEQ (12 nodes)...
SYN-4005 : Packed 12 SEQ with LUT/SLICE
SYN-4006 : 487 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 533/883 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1193   out of  19600    6.09%
#reg                   46   out of  19600    0.23%
#le                  1193
  #lut only          1147   out of   1193   96.14%
  #reg only             0   out of   1193    0.00%
  #lut&reg             46   out of   1193    3.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1193  |1193  |46    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.651897s wall, 1.671875s user + 0.031250s system = 1.703125s CPU (103.1%)

RUN-1004 : used memory is 711 MB, reserved memory is 1049 MB, peak memory is 1049 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (13 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i9/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i9/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 617 instances
RUN-1001 : 299 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1231 nets
RUN-1001 : 720 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 615 instances, 597 slices, 54 macros(330 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 3908, tnet num: 1229, tinst num: 615, tnode num: 4018, tedge num: 6497.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 192 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 65 clock pins, and constraint 110 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.108598s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (129.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 366354
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3019): len = 314811, overlap = 0
PHY-3002 : Step(3020): len = 292147, overlap = 0
PHY-3002 : Step(3021): len = 279963, overlap = 0
PHY-3002 : Step(3022): len = 269833, overlap = 0
PHY-3002 : Step(3023): len = 249813, overlap = 0
PHY-3002 : Step(3024): len = 224974, overlap = 0
PHY-3002 : Step(3025): len = 212860, overlap = 0
PHY-3002 : Step(3026): len = 200438, overlap = 0
PHY-3002 : Step(3027): len = 180334, overlap = 0
PHY-3002 : Step(3028): len = 166135, overlap = 0
PHY-3002 : Step(3029): len = 155831, overlap = 0
PHY-3002 : Step(3030): len = 141357, overlap = 0
PHY-3002 : Step(3031): len = 127653, overlap = 0
PHY-3002 : Step(3032): len = 119304, overlap = 0
PHY-3002 : Step(3033): len = 109426, overlap = 0
PHY-3002 : Step(3034): len = 94093.3, overlap = 0
PHY-3002 : Step(3035): len = 85198.2, overlap = 0
PHY-3002 : Step(3036): len = 80527.2, overlap = 0
PHY-3002 : Step(3037): len = 61834.1, overlap = 2.5
PHY-3002 : Step(3038): len = 57771.9, overlap = 3.75
PHY-3002 : Step(3039): len = 54784.9, overlap = 3.5
PHY-3002 : Step(3040): len = 49998.4, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.42785e-05
PHY-3002 : Step(3041): len = 48860.6, overlap = 4
PHY-3002 : Step(3042): len = 49175.5, overlap = 1.25
PHY-3002 : Step(3043): len = 48996.6, overlap = 2
PHY-3002 : Step(3044): len = 47106.7, overlap = 2
PHY-3002 : Step(3045): len = 44656.9, overlap = 2.5
PHY-3002 : Step(3046): len = 41796.9, overlap = 2.75
PHY-3002 : Step(3047): len = 39551.6, overlap = 3.25
PHY-3002 : Step(3048): len = 37169.8, overlap = 4.75
PHY-3002 : Step(3049): len = 35598.7, overlap = 8.5
PHY-3002 : Step(3050): len = 34157.9, overlap = 7.25
PHY-3002 : Step(3051): len = 33069.7, overlap = 6.75
PHY-3002 : Step(3052): len = 31626.7, overlap = 6.75
PHY-3002 : Step(3053): len = 30752.8, overlap = 5.75
PHY-3002 : Step(3054): len = 29682.8, overlap = 4.75
PHY-3002 : Step(3055): len = 28833.3, overlap = 4.75
PHY-3002 : Step(3056): len = 27666.2, overlap = 4.75
PHY-3002 : Step(3057): len = 26996.9, overlap = 5.5
PHY-3002 : Step(3058): len = 26449.4, overlap = 5.75
PHY-3002 : Step(3059): len = 26260.3, overlap = 6.25
PHY-3002 : Step(3060): len = 25796.5, overlap = 7.75
PHY-3002 : Step(3061): len = 25501.7, overlap = 8
PHY-3002 : Step(3062): len = 25166.3, overlap = 8
PHY-3002 : Step(3063): len = 24962.9, overlap = 8
PHY-3002 : Step(3064): len = 24680.6, overlap = 7.75
PHY-3002 : Step(3065): len = 24429.6, overlap = 8
PHY-3002 : Step(3066): len = 24367.1, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128557
PHY-3002 : Step(3067): len = 24261.7, overlap = 8
PHY-3002 : Step(3068): len = 24223.8, overlap = 8
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000257114
PHY-3002 : Step(3069): len = 24206.6, overlap = 8
PHY-3002 : Step(3070): len = 24206.6, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.77167e-07
PHY-3002 : Step(3071): len = 24097.7, overlap = 18.25
PHY-3002 : Step(3072): len = 24071, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.55433e-06
PHY-3002 : Step(3073): len = 23998.6, overlap = 18.25
PHY-3002 : Step(3074): len = 23976.2, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.10867e-06
PHY-3002 : Step(3075): len = 23929.7, overlap = 18
PHY-3002 : Step(3076): len = 23929.7, overlap = 18
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.55916e-06
PHY-3002 : Step(3077): len = 23956.4, overlap = 33
PHY-3002 : Step(3078): len = 23956.4, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.31183e-05
PHY-3002 : Step(3079): len = 24082.9, overlap = 32.5
PHY-3002 : Step(3080): len = 24145.4, overlap = 32
PHY-3002 : Step(3081): len = 25375.6, overlap = 23.75
PHY-3002 : Step(3082): len = 26571.9, overlap = 22.75
PHY-3002 : Step(3083): len = 26512.6, overlap = 21.75
PHY-3002 : Step(3084): len = 26469.2, overlap = 22.25
PHY-3002 : Step(3085): len = 26447.7, overlap = 22.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.62366e-05
PHY-3002 : Step(3086): len = 26460.3, overlap = 21.75
PHY-3002 : Step(3087): len = 26500.8, overlap = 21.75
PHY-3002 : Step(3088): len = 27563, overlap = 20.25
PHY-3002 : Step(3089): len = 27963.8, overlap = 20.25
PHY-3002 : Step(3090): len = 27634.6, overlap = 20
PHY-3002 : Step(3091): len = 27627.8, overlap = 20
PHY-3002 : Step(3092): len = 27572.2, overlap = 19.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.24733e-05
PHY-3002 : Step(3093): len = 28018.1, overlap = 19.25
PHY-3002 : Step(3094): len = 28320.6, overlap = 19
PHY-3002 : Step(3095): len = 29155.3, overlap = 17.5
PHY-3002 : Step(3096): len = 29942.8, overlap = 17.75
PHY-3002 : Step(3097): len = 30321.8, overlap = 17.25
PHY-3002 : Step(3098): len = 30437.5, overlap = 16.25
PHY-3002 : Step(3099): len = 30367.7, overlap = 15.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000104947
PHY-3002 : Step(3100): len = 30535.9, overlap = 15.75
PHY-3002 : Step(3101): len = 30575.9, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.120567s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (155.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000668852
PHY-3002 : Step(3102): len = 39339.4, overlap = 2.25
PHY-3002 : Step(3103): len = 37693.1, overlap = 4.25
PHY-3002 : Step(3104): len = 36030.7, overlap = 8.75
PHY-3002 : Step(3105): len = 34807.3, overlap = 11.5
PHY-3002 : Step(3106): len = 34077, overlap = 13.5
PHY-3002 : Step(3107): len = 33661.1, overlap = 17.25
PHY-3002 : Step(3108): len = 33471.5, overlap = 18
PHY-3002 : Step(3109): len = 33223.9, overlap = 21.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0013377
PHY-3002 : Step(3110): len = 33490.1, overlap = 19.25
PHY-3002 : Step(3111): len = 33737.1, overlap = 19
PHY-3002 : Step(3112): len = 33868.5, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00267541
PHY-3002 : Step(3113): len = 34016.8, overlap = 18.25
PHY-3002 : Step(3114): len = 34112.2, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007360s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (424.6%)

PHY-3001 : Legalized: Len = 37249.6, Over = 0
PHY-3001 : Final: Len = 37249.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 52968, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 53104, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 53120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029009s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.7%)

RUN-1003 : finish command "place" in  3.962778s wall, 6.531250s user + 1.875000s system = 8.406250s CPU (212.1%)

RUN-1004 : used memory is 711 MB, reserved memory is 1049 MB, peak memory is 1049 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 626 to 489
PHY-1001 : Pin misalignment score is improved from 489 to 482
PHY-1001 : Pin misalignment score is improved from 482 to 482
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 617 instances
RUN-1001 : 299 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1231 nets
RUN-1001 : 720 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 52968, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 53104, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 53120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028459s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (329.4%)

PHY-1001 : End global routing;  0.117458s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (159.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.019053s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (246.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 76% nets.
PHY-1002 : len = 76120, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.755509s wall, 1.343750s user + 0.078125s system = 1.421875s CPU (188.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 76040, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 76040
PHY-1001 : End DR Iter 1; 0.012105s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (129.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.217487s wall, 2.640625s user + 0.312500s system = 2.953125s CPU (133.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.636925s wall, 3.156250s user + 0.359375s system = 3.515625s CPU (133.3%)

RUN-1004 : used memory is 729 MB, reserved memory is 1068 MB, peak memory is 1061 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1193   out of  19600    6.09%
#reg                   46   out of  19600    0.23%
#le                  1193
  #lut only          1147   out of   1193   96.14%
  #reg only             0   out of   1193    0.00%
  #lut&reg             46   out of   1193    3.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 617
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1231, pip num: 7604
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 575 valid insts, and 29179 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.227267s wall, 9.140625s user + 0.078125s system = 9.218750s CPU (413.9%)

RUN-1004 : used memory is 729 MB, reserved memory is 1068 MB, peak memory is 1061 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(77)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3216/322 useful/useless nets, 1866/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 458 better
SYN-1014 : Optimize round 2
SYN-1032 : 2787/90 useful/useless nets, 1575/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 771 better
SYN-1014 : Optimize round 3
SYN-1032 : 1459/700 useful/useless nets, 861/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1323/80 useful/useless nets, 785/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1191/75 useful/useless nets, 711/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1055/77 useful/useless nets, 635/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 928/70 useful/useless nets, 566/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 898/18 useful/useless nets, 549/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 870/0 useful/useless nets, 533/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          398
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 46
  #LATCH                0
#MACRO_ADD             54
#MACRO_EQ               8
#MACRO_MUX             68

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |46     |63     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 884/0 useful/useless nets, 548/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 936/0 useful/useless nets, 600/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 46 better
SYN-2501 : Optimize round 2
SYN-1032 : 933/0 useful/useless nets, 597/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 54 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1710/25 useful/useless nets, 1374/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 493 (2.95), #lev = 6 (3.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 468 instances into 506 LUTs, name keeping = 74%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1747/0 useful/useless nets, 1411/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 46 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 442 adder to BLE ...
SYN-4008 : Packed 442 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 533 LUT to BLE ...
SYN-4008 : Packed 533 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 12 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (12 nodes)...
SYN-4004 : #1: Packed 12 SEQ (12 nodes)...
SYN-4005 : Packed 12 SEQ with LUT/SLICE
SYN-4006 : 487 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 533/883 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1193   out of  19600    6.09%
#reg                   46   out of  19600    0.23%
#le                  1193
  #lut only          1147   out of   1193   96.14%
  #reg only             0   out of   1193    0.00%
  #lut&reg             46   out of   1193    3.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1193  |1193  |46    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.628113s wall, 1.578125s user + 0.062500s system = 1.640625s CPU (100.8%)

RUN-1004 : used memory is 731 MB, reserved memory is 1068 MB, peak memory is 1061 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (13 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i9/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i9/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 617 instances
RUN-1001 : 299 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1231 nets
RUN-1001 : 720 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 615 instances, 597 slices, 54 macros(330 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 3908, tnet num: 1229, tinst num: 615, tnode num: 4018, tedge num: 6497.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 192 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 65 clock pins, and constraint 110 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.105307s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (118.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 366354
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3115): len = 314811, overlap = 0
PHY-3002 : Step(3116): len = 292147, overlap = 0
PHY-3002 : Step(3117): len = 279963, overlap = 0
PHY-3002 : Step(3118): len = 269833, overlap = 0
PHY-3002 : Step(3119): len = 249813, overlap = 0
PHY-3002 : Step(3120): len = 224974, overlap = 0
PHY-3002 : Step(3121): len = 212860, overlap = 0
PHY-3002 : Step(3122): len = 200438, overlap = 0
PHY-3002 : Step(3123): len = 180334, overlap = 0
PHY-3002 : Step(3124): len = 166135, overlap = 0
PHY-3002 : Step(3125): len = 155831, overlap = 0
PHY-3002 : Step(3126): len = 141357, overlap = 0
PHY-3002 : Step(3127): len = 127653, overlap = 0
PHY-3002 : Step(3128): len = 119304, overlap = 0
PHY-3002 : Step(3129): len = 109426, overlap = 0
PHY-3002 : Step(3130): len = 94093.3, overlap = 0
PHY-3002 : Step(3131): len = 85198.2, overlap = 0
PHY-3002 : Step(3132): len = 80527.2, overlap = 0
PHY-3002 : Step(3133): len = 61834.1, overlap = 2.5
PHY-3002 : Step(3134): len = 57771.9, overlap = 3.75
PHY-3002 : Step(3135): len = 54784.9, overlap = 3.5
PHY-3002 : Step(3136): len = 49998.4, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.42785e-05
PHY-3002 : Step(3137): len = 48860.6, overlap = 4
PHY-3002 : Step(3138): len = 49175.5, overlap = 1.25
PHY-3002 : Step(3139): len = 48996.6, overlap = 2
PHY-3002 : Step(3140): len = 47106.7, overlap = 2
PHY-3002 : Step(3141): len = 44656.9, overlap = 2.5
PHY-3002 : Step(3142): len = 41796.9, overlap = 2.75
PHY-3002 : Step(3143): len = 39551.6, overlap = 3.25
PHY-3002 : Step(3144): len = 37169.8, overlap = 4.75
PHY-3002 : Step(3145): len = 35598.7, overlap = 8.5
PHY-3002 : Step(3146): len = 34157.9, overlap = 7.25
PHY-3002 : Step(3147): len = 33069.7, overlap = 6.75
PHY-3002 : Step(3148): len = 31626.7, overlap = 6.75
PHY-3002 : Step(3149): len = 30752.8, overlap = 5.75
PHY-3002 : Step(3150): len = 29682.8, overlap = 4.75
PHY-3002 : Step(3151): len = 28833.3, overlap = 4.75
PHY-3002 : Step(3152): len = 27666.2, overlap = 4.75
PHY-3002 : Step(3153): len = 26996.9, overlap = 5.5
PHY-3002 : Step(3154): len = 26449.4, overlap = 5.75
PHY-3002 : Step(3155): len = 26260.3, overlap = 6.25
PHY-3002 : Step(3156): len = 25796.5, overlap = 7.75
PHY-3002 : Step(3157): len = 25501.7, overlap = 8
PHY-3002 : Step(3158): len = 25166.3, overlap = 8
PHY-3002 : Step(3159): len = 24962.9, overlap = 8
PHY-3002 : Step(3160): len = 24680.6, overlap = 7.75
PHY-3002 : Step(3161): len = 24429.6, overlap = 8
PHY-3002 : Step(3162): len = 24367.1, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128557
PHY-3002 : Step(3163): len = 24261.7, overlap = 8
PHY-3002 : Step(3164): len = 24223.8, overlap = 8
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000257114
PHY-3002 : Step(3165): len = 24206.6, overlap = 8
PHY-3002 : Step(3166): len = 24206.6, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004064s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.77167e-07
PHY-3002 : Step(3167): len = 24097.7, overlap = 18.25
PHY-3002 : Step(3168): len = 24071, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.55433e-06
PHY-3002 : Step(3169): len = 23998.6, overlap = 18.25
PHY-3002 : Step(3170): len = 23976.2, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.10867e-06
PHY-3002 : Step(3171): len = 23929.7, overlap = 18
PHY-3002 : Step(3172): len = 23929.7, overlap = 18
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.55916e-06
PHY-3002 : Step(3173): len = 23956.4, overlap = 33
PHY-3002 : Step(3174): len = 23956.4, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.31183e-05
PHY-3002 : Step(3175): len = 24082.9, overlap = 32.5
PHY-3002 : Step(3176): len = 24145.4, overlap = 32
PHY-3002 : Step(3177): len = 25375.6, overlap = 23.75
PHY-3002 : Step(3178): len = 26571.9, overlap = 22.75
PHY-3002 : Step(3179): len = 26512.6, overlap = 21.75
PHY-3002 : Step(3180): len = 26469.2, overlap = 22.25
PHY-3002 : Step(3181): len = 26447.7, overlap = 22.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.62366e-05
PHY-3002 : Step(3182): len = 26460.3, overlap = 21.75
PHY-3002 : Step(3183): len = 26500.8, overlap = 21.75
PHY-3002 : Step(3184): len = 27563, overlap = 20.25
PHY-3002 : Step(3185): len = 27963.8, overlap = 20.25
PHY-3002 : Step(3186): len = 27634.6, overlap = 20
PHY-3002 : Step(3187): len = 27627.8, overlap = 20
PHY-3002 : Step(3188): len = 27572.2, overlap = 19.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.24733e-05
PHY-3002 : Step(3189): len = 28018.1, overlap = 19.25
PHY-3002 : Step(3190): len = 28320.6, overlap = 19
PHY-3002 : Step(3191): len = 29155.3, overlap = 17.5
PHY-3002 : Step(3192): len = 29942.8, overlap = 17.75
PHY-3002 : Step(3193): len = 30321.8, overlap = 17.25
PHY-3002 : Step(3194): len = 30437.5, overlap = 16.25
PHY-3002 : Step(3195): len = 30367.7, overlap = 15.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000104947
PHY-3002 : Step(3196): len = 30535.9, overlap = 15.75
PHY-3002 : Step(3197): len = 30575.9, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.124243s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (188.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000668852
PHY-3002 : Step(3198): len = 39339.4, overlap = 2.25
PHY-3002 : Step(3199): len = 37693.1, overlap = 4.25
PHY-3002 : Step(3200): len = 36030.7, overlap = 8.75
PHY-3002 : Step(3201): len = 34807.3, overlap = 11.5
PHY-3002 : Step(3202): len = 34077, overlap = 13.5
PHY-3002 : Step(3203): len = 33661.1, overlap = 17.25
PHY-3002 : Step(3204): len = 33471.5, overlap = 18
PHY-3002 : Step(3205): len = 33223.9, overlap = 21.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0013377
PHY-3002 : Step(3206): len = 33490.1, overlap = 19.25
PHY-3002 : Step(3207): len = 33737.1, overlap = 19
PHY-3002 : Step(3208): len = 33868.5, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00267541
PHY-3002 : Step(3209): len = 34016.8, overlap = 18.25
PHY-3002 : Step(3210): len = 34112.2, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007231s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (432.1%)

PHY-3001 : Legalized: Len = 37249.6, Over = 0
PHY-3001 : Final: Len = 37249.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 52968, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 53104, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 53120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028354s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (110.2%)

RUN-1003 : finish command "place" in  3.920243s wall, 6.609375s user + 1.765625s system = 8.375000s CPU (213.6%)

RUN-1004 : used memory is 732 MB, reserved memory is 1068 MB, peak memory is 1061 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 626 to 489
PHY-1001 : Pin misalignment score is improved from 489 to 482
PHY-1001 : Pin misalignment score is improved from 482 to 482
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 617 instances
RUN-1001 : 299 mslices, 298 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1231 nets
RUN-1001 : 720 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 52968, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 53104, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 53120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028734s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (108.8%)

PHY-1001 : End global routing;  0.118014s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (119.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.018835s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 76% nets.
PHY-1002 : len = 76120, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.747483s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (177.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 76040, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 76040
PHY-1001 : End DR Iter 1; 0.011015s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (141.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i9/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.202741s wall, 2.562500s user + 0.250000s system = 2.812500s CPU (127.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.628550s wall, 3.015625s user + 0.265625s system = 3.281250s CPU (124.8%)

RUN-1004 : used memory is 735 MB, reserved memory is 1071 MB, peak memory is 1065 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1193   out of  19600    6.09%
#reg                   46   out of  19600    0.23%
#le                  1193
  #lut only          1147   out of   1193   96.14%
  #reg only             0   out of   1193    0.00%
  #lut&reg             46   out of   1193    3.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 617
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1231, pip num: 7604
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 575 valid insts, and 29179 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.297565s wall, 9.281250s user + 0.078125s system = 9.359375s CPU (407.4%)

RUN-1004 : used memory is 735 MB, reserved memory is 1071 MB, peak memory is 1065 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.535640s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (99.7%)

RUN-1004 : used memory is 790 MB, reserved memory is 1125 MB, peak memory is 1065 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.740961s wall, 0.218750s user + 0.125000s system = 0.343750s CPU (5.1%)

RUN-1004 : used memory is 798 MB, reserved memory is 1134 MB, peak memory is 1065 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.869164s wall, 1.843750s user + 0.187500s system = 2.031250s CPU (22.9%)

RUN-1004 : used memory is 756 MB, reserved memory is 1092 MB, peak memory is 1065 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(82)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: net 'soc' does not have a driver in ../../rtl/eglm35.v(23)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "eglm35" / net "soc" in ../../rtl/eglm35.v(23)
SYN-5014 WARNING: the net's pin: pin "soc" in ../../rtl/eglm35.v(39)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3343/323 useful/useless nets, 1932/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 462 better
SYN-1014 : Optimize round 2
SYN-1032 : 2882/135 useful/useless nets, 1640/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 772 better
SYN-1014 : Optimize round 3
SYN-1032 : 1554/700 useful/useless nets, 926/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1418/80 useful/useless nets, 850/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1286/75 useful/useless nets, 776/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1150/77 useful/useless nets, 700/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 1023/70 useful/useless nets, 631/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 993/18 useful/useless nets, 614/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 965/0 useful/useless nets, 598/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          430
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 78
  #LATCH                0
#MACRO_ADD             56
#MACRO_EQ               7
#MACRO_MUX            100

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |78     |64     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 979/0 useful/useless nets, 613/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1031/0 useful/useless nets, 665/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 1028/0 useful/useless nets, 662/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 56 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1871/25 useful/useless nets, 1505/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 525 (2.89), #lev = 6 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 499 instances into 537 LUTs, name keeping = 75%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1907/0 useful/useless nets, 1541/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 26 carry chain into lslice
SYN-4007 : Packing 476 adder to BLE ...
SYN-4008 : Packed 476 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 564 LUT to BLE ...
SYN-4008 : Packed 564 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 12 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (12 nodes)...
SYN-4004 : #1: Packed 12 SEQ (12 nodes)...
SYN-4005 : Packed 12 SEQ with LUT/SLICE
SYN-4006 : 486 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 564/940 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1276   out of  19600    6.51%
#reg                   78   out of  19600    0.40%
#le                  1276
  #lut only          1198   out of   1276   93.89%
  #reg only             0   out of   1276    0.00%
  #lut&reg             78   out of   1276    6.11%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1276  |1276  |78    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.683941s wall, 1.750000s user + 0.078125s system = 1.828125s CPU (108.6%)

RUN-1004 : used memory is 723 MB, reserved memory is 1071 MB, peak memory is 1065 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i8/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i8/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 658 instances
RUN-1001 : 319 mslices, 319 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 469 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 656 instances, 638 slices, 56 macros(356 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4190, tnet num: 1316, tinst num: 656, tnode num: 4376, tedge num: 7022.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 192 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 97 clock pins, and constraint 186 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.115166s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (108.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 388139
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3211): len = 338961, overlap = 0
PHY-3002 : Step(3212): len = 301714, overlap = 0
PHY-3002 : Step(3213): len = 282633, overlap = 0
PHY-3002 : Step(3214): len = 272318, overlap = 0
PHY-3002 : Step(3215): len = 258140, overlap = 0
PHY-3002 : Step(3216): len = 243367, overlap = 0
PHY-3002 : Step(3217): len = 229307, overlap = 0
PHY-3002 : Step(3218): len = 213297, overlap = 0
PHY-3002 : Step(3219): len = 199069, overlap = 0
PHY-3002 : Step(3220): len = 184300, overlap = 0
PHY-3002 : Step(3221): len = 170351, overlap = 0
PHY-3002 : Step(3222): len = 158945, overlap = 0
PHY-3002 : Step(3223): len = 148296, overlap = 0
PHY-3002 : Step(3224): len = 133322, overlap = 0
PHY-3002 : Step(3225): len = 122067, overlap = 0
PHY-3002 : Step(3226): len = 113581, overlap = 0
PHY-3002 : Step(3227): len = 99202.2, overlap = 0
PHY-3002 : Step(3228): len = 88027.8, overlap = 0
PHY-3002 : Step(3229): len = 82979.6, overlap = 0
PHY-3002 : Step(3230): len = 70377.4, overlap = 0
PHY-3002 : Step(3231): len = 58387.7, overlap = 0
PHY-3002 : Step(3232): len = 50739.7, overlap = 0
PHY-3002 : Step(3233): len = 47044.4, overlap = 0.75
PHY-3002 : Step(3234): len = 45513.3, overlap = 0.75
PHY-3002 : Step(3235): len = 44504.9, overlap = 0.75
PHY-3002 : Step(3236): len = 43445.8, overlap = 1.75
PHY-3002 : Step(3237): len = 41377.8, overlap = 2.5
PHY-3002 : Step(3238): len = 40537.2, overlap = 2.25
PHY-3002 : Step(3239): len = 39359.5, overlap = 2.75
PHY-3002 : Step(3240): len = 38501.2, overlap = 3.25
PHY-3002 : Step(3241): len = 37534.4, overlap = 3.25
PHY-3002 : Step(3242): len = 36299.6, overlap = 3.5
PHY-3002 : Step(3243): len = 35321.9, overlap = 3
PHY-3002 : Step(3244): len = 34962.9, overlap = 3
PHY-3002 : Step(3245): len = 32403.7, overlap = 1.75
PHY-3002 : Step(3246): len = 29843.3, overlap = 2
PHY-3002 : Step(3247): len = 28070.9, overlap = 2.5
PHY-3002 : Step(3248): len = 27316.2, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.68517e-05
PHY-3002 : Step(3249): len = 27128, overlap = 2.5
PHY-3002 : Step(3250): len = 27197, overlap = 2.5
PHY-3002 : Step(3251): len = 27254, overlap = 3
PHY-3002 : Step(3252): len = 27084.1, overlap = 3.25
PHY-3002 : Step(3253): len = 26997.1, overlap = 3.25
PHY-3002 : Step(3254): len = 26816.2, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000153703
PHY-3002 : Step(3255): len = 26601.5, overlap = 3.25
PHY-3002 : Step(3256): len = 26577.2, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004050s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.02156e-06
PHY-3002 : Step(3257): len = 26441, overlap = 11.5
PHY-3002 : Step(3258): len = 26415.8, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04312e-06
PHY-3002 : Step(3259): len = 26288.3, overlap = 11.5
PHY-3002 : Step(3260): len = 26269.8, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.08624e-06
PHY-3002 : Step(3261): len = 26176.3, overlap = 11.5
PHY-3002 : Step(3262): len = 26166.7, overlap = 11.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.90219e-06
PHY-3002 : Step(3263): len = 26073.7, overlap = 31
PHY-3002 : Step(3264): len = 26075.6, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18044e-05
PHY-3002 : Step(3265): len = 26091.5, overlap = 30
PHY-3002 : Step(3266): len = 26110.3, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047138s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (165.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000327107
PHY-3002 : Step(3267): len = 47596.3, overlap = 7.25
PHY-3002 : Step(3268): len = 46234, overlap = 12.75
PHY-3002 : Step(3269): len = 44869.5, overlap = 14.75
PHY-3002 : Step(3270): len = 43220.6, overlap = 18.5
PHY-3002 : Step(3271): len = 42717.2, overlap = 19.25
PHY-3002 : Step(3272): len = 42401.6, overlap = 19.25
PHY-3002 : Step(3273): len = 42259.3, overlap = 19.25
PHY-3002 : Step(3274): len = 41871, overlap = 18.25
PHY-3002 : Step(3275): len = 41668.2, overlap = 18.75
PHY-3002 : Step(3276): len = 41406.6, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000654215
PHY-3002 : Step(3277): len = 42374.9, overlap = 18
PHY-3002 : Step(3278): len = 43013.1, overlap = 17.75
PHY-3002 : Step(3279): len = 43123.8, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00130843
PHY-3002 : Step(3280): len = 43689, overlap = 16.25
PHY-3002 : Step(3281): len = 44556.7, overlap = 15.75
PHY-3002 : Step(3282): len = 44938.8, overlap = 14.5
PHY-3002 : Step(3283): len = 44782, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007903s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (197.7%)

PHY-3001 : Legalized: Len = 46969, Over = 0
PHY-3001 : Final: Len = 46969, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 70088, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 70216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045461s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (68.7%)

RUN-1003 : finish command "place" in  3.050388s wall, 4.906250s user + 1.328125s system = 6.234375s CPU (204.4%)

RUN-1004 : used memory is 723 MB, reserved memory is 1071 MB, peak memory is 1065 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 678 to 516
PHY-1001 : Pin misalignment score is improved from 516 to 513
PHY-1001 : Pin misalignment score is improved from 513 to 513
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 658 instances
RUN-1001 : 319 mslices, 319 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 469 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 70088, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 70216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040879s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (191.1%)

PHY-1001 : End global routing;  0.129230s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (145.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i8/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.017068s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 96824, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.957252s wall, 1.796875s user + 0.078125s system = 1.875000s CPU (195.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 96720, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 96720
PHY-1001 : End DR Iter 1; 0.012787s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i8/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.450797s wall, 3.093750s user + 0.296875s system = 3.390625s CPU (138.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.915065s wall, 3.578125s user + 0.328125s system = 3.906250s CPU (134.0%)

RUN-1004 : used memory is 742 MB, reserved memory is 1090 MB, peak memory is 1075 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1276   out of  19600    6.51%
#reg                   78   out of  19600    0.40%
#le                  1276
  #lut only          1198   out of   1276   93.89%
  #reg only             0   out of   1276    0.00%
  #lut&reg             78   out of   1276    6.11%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 658
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1318, pip num: 8804
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 594 valid insts, and 32455 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.087991s wall, 9.687500s user + 0.078125s system = 9.765625s CPU (467.7%)

RUN-1004 : used memory is 743 MB, reserved memory is 1090 MB, peak memory is 1075 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in ../../rtl/eglm35.v(23)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(82)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3343/323 useful/useless nets, 1932/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 462 better
SYN-1014 : Optimize round 2
SYN-1032 : 2882/135 useful/useless nets, 1640/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 772 better
SYN-1014 : Optimize round 3
SYN-1032 : 1554/700 useful/useless nets, 926/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1418/80 useful/useless nets, 850/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1286/75 useful/useless nets, 776/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1150/77 useful/useless nets, 700/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 1023/70 useful/useless nets, 631/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 993/18 useful/useless nets, 614/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 965/0 useful/useless nets, 598/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.011675s wall, 1.015625s user + 0.078125s system = 1.093750s CPU (108.1%)

RUN-1004 : used memory is 742 MB, reserved memory is 1089 MB, peak memory is 1075 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          430
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 78
  #LATCH                0
#MACRO_ADD             56
#MACRO_EQ               7
#MACRO_MUX            100

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |78     |64     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 979/0 useful/useless nets, 613/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1031/0 useful/useless nets, 665/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 1028/0 useful/useless nets, 662/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 56 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1871/25 useful/useless nets, 1505/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 525 (2.89), #lev = 6 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 499 instances into 537 LUTs, name keeping = 75%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1907/0 useful/useless nets, 1541/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 26 carry chain into lslice
SYN-4007 : Packing 476 adder to BLE ...
SYN-4008 : Packed 476 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 564 LUT to BLE ...
SYN-4008 : Packed 564 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 12 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (12 nodes)...
SYN-4004 : #1: Packed 12 SEQ (12 nodes)...
SYN-4005 : Packed 12 SEQ with LUT/SLICE
SYN-4006 : 486 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 564/940 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1276   out of  19600    6.51%
#reg                   78   out of  19600    0.40%
#le                  1276
  #lut only          1198   out of   1276   93.89%
  #reg only             0   out of   1276    0.00%
  #lut&reg             78   out of   1276    6.11%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1276  |1276  |78    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.677599s wall, 1.625000s user + 0.140625s system = 1.765625s CPU (105.2%)

RUN-1004 : used memory is 743 MB, reserved memory is 1089 MB, peak memory is 1075 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i8/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i8/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 658 instances
RUN-1001 : 319 mslices, 319 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 469 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 656 instances, 638 slices, 56 macros(356 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4190, tnet num: 1316, tinst num: 656, tnode num: 4376, tedge num: 7022.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 192 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 97 clock pins, and constraint 186 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.116985s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (106.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 388139
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3284): len = 338961, overlap = 0
PHY-3002 : Step(3285): len = 301714, overlap = 0
PHY-3002 : Step(3286): len = 282633, overlap = 0
PHY-3002 : Step(3287): len = 272318, overlap = 0
PHY-3002 : Step(3288): len = 258140, overlap = 0
PHY-3002 : Step(3289): len = 243367, overlap = 0
PHY-3002 : Step(3290): len = 229307, overlap = 0
PHY-3002 : Step(3291): len = 213297, overlap = 0
PHY-3002 : Step(3292): len = 199069, overlap = 0
PHY-3002 : Step(3293): len = 184300, overlap = 0
PHY-3002 : Step(3294): len = 170351, overlap = 0
PHY-3002 : Step(3295): len = 158945, overlap = 0
PHY-3002 : Step(3296): len = 148296, overlap = 0
PHY-3002 : Step(3297): len = 133322, overlap = 0
PHY-3002 : Step(3298): len = 122067, overlap = 0
PHY-3002 : Step(3299): len = 113581, overlap = 0
PHY-3002 : Step(3300): len = 99202.2, overlap = 0
PHY-3002 : Step(3301): len = 88027.8, overlap = 0
PHY-3002 : Step(3302): len = 82979.6, overlap = 0
PHY-3002 : Step(3303): len = 70377.4, overlap = 0
PHY-3002 : Step(3304): len = 58387.7, overlap = 0
PHY-3002 : Step(3305): len = 50739.7, overlap = 0
PHY-3002 : Step(3306): len = 47044.4, overlap = 0.75
PHY-3002 : Step(3307): len = 45513.3, overlap = 0.75
PHY-3002 : Step(3308): len = 44504.9, overlap = 0.75
PHY-3002 : Step(3309): len = 43445.8, overlap = 1.75
PHY-3002 : Step(3310): len = 41377.8, overlap = 2.5
PHY-3002 : Step(3311): len = 40537.2, overlap = 2.25
PHY-3002 : Step(3312): len = 39359.5, overlap = 2.75
PHY-3002 : Step(3313): len = 38501.2, overlap = 3.25
PHY-3002 : Step(3314): len = 37534.4, overlap = 3.25
PHY-3002 : Step(3315): len = 36299.6, overlap = 3.5
PHY-3002 : Step(3316): len = 35321.9, overlap = 3
PHY-3002 : Step(3317): len = 34962.9, overlap = 3
PHY-3002 : Step(3318): len = 32403.7, overlap = 1.75
PHY-3002 : Step(3319): len = 29843.3, overlap = 2
PHY-3002 : Step(3320): len = 28070.9, overlap = 2.5
PHY-3002 : Step(3321): len = 27316.2, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.68517e-05
PHY-3002 : Step(3322): len = 27128, overlap = 2.5
PHY-3002 : Step(3323): len = 27197, overlap = 2.5
PHY-3002 : Step(3324): len = 27254, overlap = 3
PHY-3002 : Step(3325): len = 27084.1, overlap = 3.25
PHY-3002 : Step(3326): len = 26997.1, overlap = 3.25
PHY-3002 : Step(3327): len = 26816.2, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000153703
PHY-3002 : Step(3328): len = 26601.5, overlap = 3.25
PHY-3002 : Step(3329): len = 26577.2, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004202s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (371.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.02156e-06
PHY-3002 : Step(3330): len = 26441, overlap = 11.5
PHY-3002 : Step(3331): len = 26415.8, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04312e-06
PHY-3002 : Step(3332): len = 26288.3, overlap = 11.5
PHY-3002 : Step(3333): len = 26269.8, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.08624e-06
PHY-3002 : Step(3334): len = 26176.3, overlap = 11.5
PHY-3002 : Step(3335): len = 26166.7, overlap = 11.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.90219e-06
PHY-3002 : Step(3336): len = 26073.7, overlap = 31
PHY-3002 : Step(3337): len = 26075.6, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18044e-05
PHY-3002 : Step(3338): len = 26091.5, overlap = 30
PHY-3002 : Step(3339): len = 26110.3, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048275s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (226.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000327107
PHY-3002 : Step(3340): len = 47596.3, overlap = 7.25
PHY-3002 : Step(3341): len = 46234, overlap = 12.75
PHY-3002 : Step(3342): len = 44869.5, overlap = 14.75
PHY-3002 : Step(3343): len = 43220.6, overlap = 18.5
PHY-3002 : Step(3344): len = 42717.2, overlap = 19.25
PHY-3002 : Step(3345): len = 42401.6, overlap = 19.25
PHY-3002 : Step(3346): len = 42259.3, overlap = 19.25
PHY-3002 : Step(3347): len = 41871, overlap = 18.25
PHY-3002 : Step(3348): len = 41668.2, overlap = 18.75
PHY-3002 : Step(3349): len = 41406.6, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000654215
PHY-3002 : Step(3350): len = 42374.9, overlap = 18
PHY-3002 : Step(3351): len = 43013.1, overlap = 17.75
PHY-3002 : Step(3352): len = 43123.8, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00130843
PHY-3002 : Step(3353): len = 43689, overlap = 16.25
PHY-3002 : Step(3354): len = 44556.7, overlap = 15.75
PHY-3002 : Step(3355): len = 44938.8, overlap = 14.5
PHY-3002 : Step(3356): len = 44782, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007358s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (212.4%)

PHY-3001 : Legalized: Len = 46969, Over = 0
PHY-3001 : Final: Len = 46969, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 70088, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 70216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038538s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (121.6%)

RUN-1003 : finish command "place" in  3.025380s wall, 5.359375s user + 1.625000s system = 6.984375s CPU (230.9%)

RUN-1004 : used memory is 743 MB, reserved memory is 1089 MB, peak memory is 1075 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 678 to 516
PHY-1001 : Pin misalignment score is improved from 516 to 513
PHY-1001 : Pin misalignment score is improved from 513 to 513
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 658 instances
RUN-1001 : 319 mslices, 319 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 469 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 70088, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 70216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038985s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (120.2%)

PHY-1001 : End global routing;  0.130994s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (131.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i8/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.017457s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 96824, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.977089s wall, 1.640625s user + 0.093750s system = 1.734375s CPU (177.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 96720, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 96720
PHY-1001 : End DR Iter 1; 0.012197s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (256.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i8/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.452685s wall, 2.890625s user + 0.359375s system = 3.250000s CPU (132.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.921061s wall, 3.421875s user + 0.359375s system = 3.781250s CPU (129.4%)

RUN-1004 : used memory is 745 MB, reserved memory is 1091 MB, peak memory is 1081 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1276   out of  19600    6.51%
#reg                   78   out of  19600    0.40%
#le                  1276
  #lut only          1198   out of   1276   93.89%
  #reg only             0   out of   1276    0.00%
  #lut&reg             78   out of   1276    6.11%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 658
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1318, pip num: 8802
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 594 valid insts, and 32453 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.140015s wall, 9.640625s user + 0.062500s system = 9.703125s CPU (453.4%)

RUN-1004 : used memory is 745 MB, reserved memory is 1091 MB, peak memory is 1081 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.555593s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (100.4%)

RUN-1004 : used memory is 798 MB, reserved memory is 1145 MB, peak memory is 1081 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.758617s wall, 0.296875s user + 0.109375s system = 0.406250s CPU (6.0%)

RUN-1004 : used memory is 806 MB, reserved memory is 1154 MB, peak memory is 1081 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.899391s wall, 2.015625s user + 0.125000s system = 2.140625s CPU (24.1%)

RUN-1004 : used memory is 764 MB, reserved memory is 1112 MB, peak memory is 1081 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in ../../rtl/eglm35.v(23)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(80)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3343/323 useful/useless nets, 1932/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 211 instances.
SYN-1015 : Optimize round 1, 462 better
SYN-1014 : Optimize round 2
SYN-1032 : 2882/135 useful/useless nets, 1640/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 772 better
SYN-1014 : Optimize round 3
SYN-1032 : 1554/700 useful/useless nets, 926/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1418/80 useful/useless nets, 850/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1286/75 useful/useless nets, 776/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1150/77 useful/useless nets, 700/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 1023/70 useful/useless nets, 631/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 993/18 useful/useless nets, 614/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 965/0 useful/useless nets, 598/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          430
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 78
  #LATCH                0
#MACRO_ADD             56
#MACRO_EQ               7
#MACRO_MUX            100

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |78     |64     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 979/0 useful/useless nets, 613/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1031/0 useful/useless nets, 665/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 1028/0 useful/useless nets, 662/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 56 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1871/25 useful/useless nets, 1505/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 525 (2.89), #lev = 6 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 499 instances into 537 LUTs, name keeping = 75%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1907/0 useful/useless nets, 1541/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 26 carry chain into lslice
SYN-4007 : Packing 476 adder to BLE ...
SYN-4008 : Packed 476 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 564 LUT to BLE ...
SYN-4008 : Packed 564 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 12 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (12 nodes)...
SYN-4004 : #1: Packed 12 SEQ (12 nodes)...
SYN-4005 : Packed 12 SEQ with LUT/SLICE
SYN-4006 : 486 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 564/940 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1276   out of  19600    6.51%
#reg                   78   out of  19600    0.40%
#le                  1276
  #lut only          1198   out of   1276   93.89%
  #reg only             0   out of   1276    0.00%
  #lut&reg             78   out of   1276    6.11%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1276  |1276  |78    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.664027s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (99.5%)

RUN-1004 : used memory is 742 MB, reserved memory is 1089 MB, peak memory is 1081 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (29 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i8/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i8/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 658 instances
RUN-1001 : 319 mslices, 319 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 468 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 656 instances, 638 slices, 56 macros(356 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4190, tnet num: 1316, tinst num: 656, tnode num: 4376, tedge num: 7022.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 192 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 97 clock pins, and constraint 186 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.116541s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (120.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 388139
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3357): len = 338961, overlap = 0
PHY-3002 : Step(3358): len = 301714, overlap = 0
PHY-3002 : Step(3359): len = 282633, overlap = 0
PHY-3002 : Step(3360): len = 272318, overlap = 0
PHY-3002 : Step(3361): len = 258140, overlap = 0
PHY-3002 : Step(3362): len = 243367, overlap = 0
PHY-3002 : Step(3363): len = 229307, overlap = 0
PHY-3002 : Step(3364): len = 213297, overlap = 0
PHY-3002 : Step(3365): len = 199069, overlap = 0
PHY-3002 : Step(3366): len = 184300, overlap = 0
PHY-3002 : Step(3367): len = 170351, overlap = 0
PHY-3002 : Step(3368): len = 158945, overlap = 0
PHY-3002 : Step(3369): len = 148296, overlap = 0
PHY-3002 : Step(3370): len = 133322, overlap = 0
PHY-3002 : Step(3371): len = 122067, overlap = 0
PHY-3002 : Step(3372): len = 113581, overlap = 0
PHY-3002 : Step(3373): len = 99202.2, overlap = 0
PHY-3002 : Step(3374): len = 88027.8, overlap = 0
PHY-3002 : Step(3375): len = 82979.6, overlap = 0
PHY-3002 : Step(3376): len = 70377.4, overlap = 0
PHY-3002 : Step(3377): len = 58387.7, overlap = 0
PHY-3002 : Step(3378): len = 50739.7, overlap = 0
PHY-3002 : Step(3379): len = 47044.4, overlap = 0.75
PHY-3002 : Step(3380): len = 45513.3, overlap = 0.75
PHY-3002 : Step(3381): len = 44504.9, overlap = 0.75
PHY-3002 : Step(3382): len = 43445.8, overlap = 1.75
PHY-3002 : Step(3383): len = 41377.8, overlap = 2.5
PHY-3002 : Step(3384): len = 40537.2, overlap = 2.25
PHY-3002 : Step(3385): len = 39359.5, overlap = 2.75
PHY-3002 : Step(3386): len = 38501.2, overlap = 3.25
PHY-3002 : Step(3387): len = 37534.4, overlap = 3.25
PHY-3002 : Step(3388): len = 36299.6, overlap = 3.5
PHY-3002 : Step(3389): len = 35321.9, overlap = 3
PHY-3002 : Step(3390): len = 34962.9, overlap = 3
PHY-3002 : Step(3391): len = 32403.7, overlap = 1.75
PHY-3002 : Step(3392): len = 29843.3, overlap = 2
PHY-3002 : Step(3393): len = 28070.9, overlap = 2.5
PHY-3002 : Step(3394): len = 27316.2, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.68517e-05
PHY-3002 : Step(3395): len = 27128, overlap = 2.5
PHY-3002 : Step(3396): len = 27197, overlap = 2.5
PHY-3002 : Step(3397): len = 27254, overlap = 3
PHY-3002 : Step(3398): len = 27084.1, overlap = 3.25
PHY-3002 : Step(3399): len = 26997.1, overlap = 3.25
PHY-3002 : Step(3400): len = 26816.2, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000153703
PHY-3002 : Step(3401): len = 26601.5, overlap = 3.25
PHY-3002 : Step(3402): len = 26577.2, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004012s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (389.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.02156e-06
PHY-3002 : Step(3403): len = 26441, overlap = 11.5
PHY-3002 : Step(3404): len = 26415.8, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04312e-06
PHY-3002 : Step(3405): len = 26288.3, overlap = 11.5
PHY-3002 : Step(3406): len = 26269.8, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.08624e-06
PHY-3002 : Step(3407): len = 26176.3, overlap = 11.5
PHY-3002 : Step(3408): len = 26166.7, overlap = 11.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.90219e-06
PHY-3002 : Step(3409): len = 26073.7, overlap = 31
PHY-3002 : Step(3410): len = 26075.6, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18044e-05
PHY-3002 : Step(3411): len = 26091.5, overlap = 30
PHY-3002 : Step(3412): len = 26110.3, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048305s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (161.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000327107
PHY-3002 : Step(3413): len = 47596.3, overlap = 7.25
PHY-3002 : Step(3414): len = 46234, overlap = 12.75
PHY-3002 : Step(3415): len = 44869.5, overlap = 14.75
PHY-3002 : Step(3416): len = 43220.6, overlap = 18.5
PHY-3002 : Step(3417): len = 42717.2, overlap = 19.25
PHY-3002 : Step(3418): len = 42401.6, overlap = 19.25
PHY-3002 : Step(3419): len = 42259.3, overlap = 19.25
PHY-3002 : Step(3420): len = 41871, overlap = 18.25
PHY-3002 : Step(3421): len = 41668.2, overlap = 18.75
PHY-3002 : Step(3422): len = 41406.6, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000654215
PHY-3002 : Step(3423): len = 42374.9, overlap = 18
PHY-3002 : Step(3424): len = 43013.1, overlap = 17.75
PHY-3002 : Step(3425): len = 43123.8, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00130843
PHY-3002 : Step(3426): len = 43689, overlap = 16.25
PHY-3002 : Step(3427): len = 44556.7, overlap = 15.75
PHY-3002 : Step(3428): len = 44938.8, overlap = 14.5
PHY-3002 : Step(3429): len = 44782, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007443s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46969, Over = 0
PHY-3001 : Final: Len = 46969, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 70088, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 70216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039999s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (117.2%)

RUN-1003 : finish command "place" in  3.052836s wall, 5.390625s user + 1.234375s system = 6.625000s CPU (217.0%)

RUN-1004 : used memory is 742 MB, reserved memory is 1089 MB, peak memory is 1081 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 678 to 516
PHY-1001 : Pin misalignment score is improved from 516 to 513
PHY-1001 : Pin misalignment score is improved from 513 to 513
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 658 instances
RUN-1001 : 319 mslices, 319 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 468 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 70088, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 70216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040120s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (194.7%)

PHY-1001 : End global routing;  0.131436s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (130.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i8/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023386s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 96872, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.968909s wall, 1.687500s user + 0.093750s system = 1.781250s CPU (183.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 96768, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 96768
PHY-1001 : End DR Iter 1; 0.011532s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (135.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i8/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.451746s wall, 2.921875s user + 0.343750s system = 3.265625s CPU (133.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.915788s wall, 3.421875s user + 0.375000s system = 3.796875s CPU (130.2%)

RUN-1004 : used memory is 773 MB, reserved memory is 1121 MB, peak memory is 1113 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1276   out of  19600    6.51%
#reg                   78   out of  19600    0.40%
#le                  1276
  #lut only          1198   out of   1276   93.89%
  #reg only             0   out of   1276    0.00%
  #lut&reg             78   out of   1276    6.11%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 658
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1318, pip num: 8803
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 599 valid insts, and 32454 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.226471s wall, 9.937500s user + 0.046875s system = 9.984375s CPU (448.4%)

RUN-1004 : used memory is 773 MB, reserved memory is 1121 MB, peak memory is 1113 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.555813s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (100.4%)

RUN-1004 : used memory is 827 MB, reserved memory is 1175 MB, peak memory is 1113 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.687386s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (3.7%)

RUN-1004 : used memory is 835 MB, reserved memory is 1184 MB, peak memory is 1113 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.828460s wall, 1.828125s user + 0.140625s system = 1.968750s CPU (22.3%)

RUN-1004 : used memory is 793 MB, reserved memory is 1142 MB, peak memory is 1113 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in ../../rtl/eglm35.v(23)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(80)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3343/323 useful/useless nets, 1932/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 214 instances.
SYN-1015 : Optimize round 1, 468 better
SYN-1014 : Optimize round 2
SYN-1032 : 2882/138 useful/useless nets, 1640/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 772 better
SYN-1014 : Optimize round 3
SYN-1032 : 1554/700 useful/useless nets, 926/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1418/80 useful/useless nets, 850/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1286/75 useful/useless nets, 776/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1150/77 useful/useless nets, 700/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 1023/70 useful/useless nets, 631/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 993/18 useful/useless nets, 614/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 965/0 useful/useless nets, 598/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.009331s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (108.4%)

RUN-1004 : used memory is 793 MB, reserved memory is 1142 MB, peak memory is 1113 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          430
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 78
  #LATCH                0
#MACRO_ADD             56
#MACRO_EQ               7
#MACRO_MUX            100

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |78     |64     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 979/1 useful/useless nets, 613/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1031/0 useful/useless nets, 665/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 1028/0 useful/useless nets, 662/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 56 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1871/25 useful/useless nets, 1505/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 525 (2.89), #lev = 6 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 499 instances into 537 LUTs, name keeping = 75%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1907/0 useful/useless nets, 1541/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 26 carry chain into lslice
SYN-4007 : Packing 476 adder to BLE ...
SYN-4008 : Packed 476 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 564 LUT to BLE ...
SYN-4008 : Packed 564 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 12 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (12 nodes)...
SYN-4004 : #1: Packed 12 SEQ (12 nodes)...
SYN-4005 : Packed 12 SEQ with LUT/SLICE
SYN-4006 : 486 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 564/940 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1276   out of  19600    6.51%
#reg                   78   out of  19600    0.40%
#le                  1276
  #lut only          1198   out of   1276   93.89%
  #reg only             0   out of   1276    0.00%
  #lut&reg             78   out of   1276    6.11%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1276  |1276  |78    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.664687s wall, 1.703125s user + 0.062500s system = 1.765625s CPU (106.1%)

RUN-1004 : used memory is 794 MB, reserved memory is 1142 MB, peak memory is 1113 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i8/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i8/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 658 instances
RUN-1001 : 319 mslices, 319 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 469 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 656 instances, 638 slices, 56 macros(356 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4190, tnet num: 1316, tinst num: 656, tnode num: 4376, tedge num: 7022.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 192 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 97 clock pins, and constraint 186 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.118232s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 388139
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3430): len = 338961, overlap = 0
PHY-3002 : Step(3431): len = 301714, overlap = 0
PHY-3002 : Step(3432): len = 282633, overlap = 0
PHY-3002 : Step(3433): len = 272318, overlap = 0
PHY-3002 : Step(3434): len = 258140, overlap = 0
PHY-3002 : Step(3435): len = 243367, overlap = 0
PHY-3002 : Step(3436): len = 229307, overlap = 0
PHY-3002 : Step(3437): len = 213297, overlap = 0
PHY-3002 : Step(3438): len = 199069, overlap = 0
PHY-3002 : Step(3439): len = 184300, overlap = 0
PHY-3002 : Step(3440): len = 170351, overlap = 0
PHY-3002 : Step(3441): len = 158945, overlap = 0
PHY-3002 : Step(3442): len = 148296, overlap = 0
PHY-3002 : Step(3443): len = 133322, overlap = 0
PHY-3002 : Step(3444): len = 122067, overlap = 0
PHY-3002 : Step(3445): len = 113581, overlap = 0
PHY-3002 : Step(3446): len = 99202.2, overlap = 0
PHY-3002 : Step(3447): len = 88027.8, overlap = 0
PHY-3002 : Step(3448): len = 82979.6, overlap = 0
PHY-3002 : Step(3449): len = 70377.4, overlap = 0
PHY-3002 : Step(3450): len = 58387.7, overlap = 0
PHY-3002 : Step(3451): len = 50739.7, overlap = 0
PHY-3002 : Step(3452): len = 47044.4, overlap = 0.75
PHY-3002 : Step(3453): len = 45513.3, overlap = 0.75
PHY-3002 : Step(3454): len = 44504.9, overlap = 0.75
PHY-3002 : Step(3455): len = 43445.8, overlap = 1.75
PHY-3002 : Step(3456): len = 41377.8, overlap = 2.5
PHY-3002 : Step(3457): len = 40537.2, overlap = 2.25
PHY-3002 : Step(3458): len = 39359.5, overlap = 2.75
PHY-3002 : Step(3459): len = 38501.2, overlap = 3.25
PHY-3002 : Step(3460): len = 37534.4, overlap = 3.25
PHY-3002 : Step(3461): len = 36299.6, overlap = 3.5
PHY-3002 : Step(3462): len = 35321.9, overlap = 3
PHY-3002 : Step(3463): len = 34962.9, overlap = 3
PHY-3002 : Step(3464): len = 32403.7, overlap = 1.75
PHY-3002 : Step(3465): len = 29843.3, overlap = 2
PHY-3002 : Step(3466): len = 28070.9, overlap = 2.5
PHY-3002 : Step(3467): len = 27316.2, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.68517e-05
PHY-3002 : Step(3468): len = 27128, overlap = 2.5
PHY-3002 : Step(3469): len = 27197, overlap = 2.5
PHY-3002 : Step(3470): len = 27254, overlap = 3
PHY-3002 : Step(3471): len = 27084.1, overlap = 3.25
PHY-3002 : Step(3472): len = 26997.1, overlap = 3.25
PHY-3002 : Step(3473): len = 26816.2, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000153703
PHY-3002 : Step(3474): len = 26601.5, overlap = 3.25
PHY-3002 : Step(3475): len = 26577.2, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004171s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.02156e-06
PHY-3002 : Step(3476): len = 26441, overlap = 11.5
PHY-3002 : Step(3477): len = 26415.8, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04312e-06
PHY-3002 : Step(3478): len = 26288.3, overlap = 11.5
PHY-3002 : Step(3479): len = 26269.8, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.08624e-06
PHY-3002 : Step(3480): len = 26176.3, overlap = 11.5
PHY-3002 : Step(3481): len = 26166.7, overlap = 11.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.90219e-06
PHY-3002 : Step(3482): len = 26073.7, overlap = 31
PHY-3002 : Step(3483): len = 26075.6, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18044e-05
PHY-3002 : Step(3484): len = 26091.5, overlap = 30
PHY-3002 : Step(3485): len = 26110.3, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048097s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (129.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000327107
PHY-3002 : Step(3486): len = 47596.3, overlap = 7.25
PHY-3002 : Step(3487): len = 46234, overlap = 12.75
PHY-3002 : Step(3488): len = 44869.5, overlap = 14.75
PHY-3002 : Step(3489): len = 43220.6, overlap = 18.5
PHY-3002 : Step(3490): len = 42717.2, overlap = 19.25
PHY-3002 : Step(3491): len = 42401.6, overlap = 19.25
PHY-3002 : Step(3492): len = 42259.3, overlap = 19.25
PHY-3002 : Step(3493): len = 41871, overlap = 18.25
PHY-3002 : Step(3494): len = 41668.2, overlap = 18.75
PHY-3002 : Step(3495): len = 41406.6, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000654215
PHY-3002 : Step(3496): len = 42374.9, overlap = 18
PHY-3002 : Step(3497): len = 43013.1, overlap = 17.75
PHY-3002 : Step(3498): len = 43123.8, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00130843
PHY-3002 : Step(3499): len = 43689, overlap = 16.25
PHY-3002 : Step(3500): len = 44556.7, overlap = 15.75
PHY-3002 : Step(3501): len = 44938.8, overlap = 14.5
PHY-3002 : Step(3502): len = 44782, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007846s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46969, Over = 0
PHY-3001 : Final: Len = 46969, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 70088, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 70216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045210s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (103.7%)

RUN-1003 : finish command "place" in  3.070803s wall, 4.671875s user + 1.421875s system = 6.093750s CPU (198.4%)

RUN-1004 : used memory is 794 MB, reserved memory is 1142 MB, peak memory is 1113 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 678 to 516
PHY-1001 : Pin misalignment score is improved from 516 to 513
PHY-1001 : Pin misalignment score is improved from 513 to 513
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 658 instances
RUN-1001 : 319 mslices, 319 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 469 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 70088, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 70216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038443s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (162.6%)

PHY-1001 : End global routing;  0.130650s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (119.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i8/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.016484s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 96824, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.954837s wall, 1.531250s user + 0.078125s system = 1.609375s CPU (168.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 96720, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 96720
PHY-1001 : End DR Iter 1; 0.011581s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (269.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i8/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.423760s wall, 2.796875s user + 0.328125s system = 3.125000s CPU (128.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.894242s wall, 3.312500s user + 0.390625s system = 3.703125s CPU (127.9%)

RUN-1004 : used memory is 812 MB, reserved memory is 1161 MB, peak memory is 1146 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1276   out of  19600    6.51%
#reg                   78   out of  19600    0.40%
#le                  1276
  #lut only          1198   out of   1276   93.89%
  #reg only             0   out of   1276    0.00%
  #lut&reg             78   out of   1276    6.11%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 658
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1318, pip num: 8792
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 594 valid insts, and 32433 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.212858s wall, 9.765625s user + 0.156250s system = 9.921875s CPU (448.4%)

RUN-1004 : used memory is 813 MB, reserved memory is 1161 MB, peak memory is 1146 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.536586s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (99.7%)

RUN-1004 : used memory is 846 MB, reserved memory is 1195 MB, peak memory is 1146 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.724329s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 854 MB, reserved memory is 1203 MB, peak memory is 1146 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.852488s wall, 1.843750s user + 0.093750s system = 1.937500s CPU (21.9%)

RUN-1004 : used memory is 812 MB, reserved memory is 1161 MB, peak memory is 1146 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in ../../rtl/eglm35.v(23)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(80)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3343/323 useful/useless nets, 1932/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 214 instances.
SYN-1015 : Optimize round 1, 468 better
SYN-1014 : Optimize round 2
SYN-1032 : 2882/138 useful/useless nets, 1640/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 772 better
SYN-1014 : Optimize round 3
SYN-1032 : 1554/700 useful/useless nets, 926/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1418/80 useful/useless nets, 850/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1286/75 useful/useless nets, 776/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1150/77 useful/useless nets, 700/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 1023/70 useful/useless nets, 631/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 993/18 useful/useless nets, 614/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 965/0 useful/useless nets, 598/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.017037s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (109.1%)

RUN-1004 : used memory is 778 MB, reserved memory is 1137 MB, peak memory is 1146 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          430
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 78
  #LATCH                0
#MACRO_ADD             56
#MACRO_EQ               7
#MACRO_MUX            100

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |78     |64     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 979/1 useful/useless nets, 613/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1031/0 useful/useless nets, 665/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 1028/0 useful/useless nets, 662/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 56 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1871/25 useful/useless nets, 1505/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 525 (2.89), #lev = 6 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 499 instances into 537 LUTs, name keeping = 75%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1907/0 useful/useless nets, 1541/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 26 carry chain into lslice
SYN-4007 : Packing 476 adder to BLE ...
SYN-4008 : Packed 476 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 564 LUT to BLE ...
SYN-4008 : Packed 564 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 12 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (12 nodes)...
SYN-4004 : #1: Packed 12 SEQ (12 nodes)...
SYN-4005 : Packed 12 SEQ with LUT/SLICE
SYN-4006 : 486 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 564/940 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1276   out of  19600    6.51%
#reg                   78   out of  19600    0.40%
#le                  1276
  #lut only          1198   out of   1276   93.89%
  #reg only             0   out of   1276    0.00%
  #lut&reg             78   out of   1276    6.11%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1276  |1276  |78    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.688732s wall, 1.671875s user + 0.093750s system = 1.765625s CPU (104.6%)

RUN-1004 : used memory is 778 MB, reserved memory is 1137 MB, peak memory is 1146 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i8/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i8/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 658 instances
RUN-1001 : 319 mslices, 319 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 469 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 656 instances, 638 slices, 56 macros(356 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4190, tnet num: 1316, tinst num: 656, tnode num: 4376, tedge num: 7022.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 192 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 97 clock pins, and constraint 186 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.117398s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (106.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 388139
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3503): len = 338961, overlap = 0
PHY-3002 : Step(3504): len = 301714, overlap = 0
PHY-3002 : Step(3505): len = 282633, overlap = 0
PHY-3002 : Step(3506): len = 272318, overlap = 0
PHY-3002 : Step(3507): len = 258140, overlap = 0
PHY-3002 : Step(3508): len = 243367, overlap = 0
PHY-3002 : Step(3509): len = 229307, overlap = 0
PHY-3002 : Step(3510): len = 213297, overlap = 0
PHY-3002 : Step(3511): len = 199069, overlap = 0
PHY-3002 : Step(3512): len = 184300, overlap = 0
PHY-3002 : Step(3513): len = 170351, overlap = 0
PHY-3002 : Step(3514): len = 158945, overlap = 0
PHY-3002 : Step(3515): len = 148296, overlap = 0
PHY-3002 : Step(3516): len = 133322, overlap = 0
PHY-3002 : Step(3517): len = 122067, overlap = 0
PHY-3002 : Step(3518): len = 113581, overlap = 0
PHY-3002 : Step(3519): len = 99202.2, overlap = 0
PHY-3002 : Step(3520): len = 88027.8, overlap = 0
PHY-3002 : Step(3521): len = 82979.6, overlap = 0
PHY-3002 : Step(3522): len = 70377.4, overlap = 0
PHY-3002 : Step(3523): len = 58387.7, overlap = 0
PHY-3002 : Step(3524): len = 50739.7, overlap = 0
PHY-3002 : Step(3525): len = 47044.4, overlap = 0.75
PHY-3002 : Step(3526): len = 45513.3, overlap = 0.75
PHY-3002 : Step(3527): len = 44504.9, overlap = 0.75
PHY-3002 : Step(3528): len = 43445.8, overlap = 1.75
PHY-3002 : Step(3529): len = 41377.8, overlap = 2.5
PHY-3002 : Step(3530): len = 40537.2, overlap = 2.25
PHY-3002 : Step(3531): len = 39359.5, overlap = 2.75
PHY-3002 : Step(3532): len = 38501.2, overlap = 3.25
PHY-3002 : Step(3533): len = 37534.4, overlap = 3.25
PHY-3002 : Step(3534): len = 36299.6, overlap = 3.5
PHY-3002 : Step(3535): len = 35321.9, overlap = 3
PHY-3002 : Step(3536): len = 34962.9, overlap = 3
PHY-3002 : Step(3537): len = 32403.7, overlap = 1.75
PHY-3002 : Step(3538): len = 29843.3, overlap = 2
PHY-3002 : Step(3539): len = 28070.9, overlap = 2.5
PHY-3002 : Step(3540): len = 27316.2, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.68517e-05
PHY-3002 : Step(3541): len = 27128, overlap = 2.5
PHY-3002 : Step(3542): len = 27197, overlap = 2.5
PHY-3002 : Step(3543): len = 27254, overlap = 3
PHY-3002 : Step(3544): len = 27084.1, overlap = 3.25
PHY-3002 : Step(3545): len = 26997.1, overlap = 3.25
PHY-3002 : Step(3546): len = 26816.2, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000153703
PHY-3002 : Step(3547): len = 26601.5, overlap = 3.25
PHY-3002 : Step(3548): len = 26577.2, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004153s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.02156e-06
PHY-3002 : Step(3549): len = 26441, overlap = 11.5
PHY-3002 : Step(3550): len = 26415.8, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04312e-06
PHY-3002 : Step(3551): len = 26288.3, overlap = 11.5
PHY-3002 : Step(3552): len = 26269.8, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.08624e-06
PHY-3002 : Step(3553): len = 26176.3, overlap = 11.5
PHY-3002 : Step(3554): len = 26166.7, overlap = 11.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.90219e-06
PHY-3002 : Step(3555): len = 26073.7, overlap = 31
PHY-3002 : Step(3556): len = 26075.6, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18044e-05
PHY-3002 : Step(3557): len = 26091.5, overlap = 30
PHY-3002 : Step(3558): len = 26110.3, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047280s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (165.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000327107
PHY-3002 : Step(3559): len = 47596.3, overlap = 7.25
PHY-3002 : Step(3560): len = 46234, overlap = 12.75
PHY-3002 : Step(3561): len = 44869.5, overlap = 14.75
PHY-3002 : Step(3562): len = 43220.6, overlap = 18.5
PHY-3002 : Step(3563): len = 42717.2, overlap = 19.25
PHY-3002 : Step(3564): len = 42401.6, overlap = 19.25
PHY-3002 : Step(3565): len = 42259.3, overlap = 19.25
PHY-3002 : Step(3566): len = 41871, overlap = 18.25
PHY-3002 : Step(3567): len = 41668.2, overlap = 18.75
PHY-3002 : Step(3568): len = 41406.6, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000654215
PHY-3002 : Step(3569): len = 42374.9, overlap = 18
PHY-3002 : Step(3570): len = 43013.1, overlap = 17.75
PHY-3002 : Step(3571): len = 43123.8, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00130843
PHY-3002 : Step(3572): len = 43689, overlap = 16.25
PHY-3002 : Step(3573): len = 44556.7, overlap = 15.75
PHY-3002 : Step(3574): len = 44938.8, overlap = 14.5
PHY-3002 : Step(3575): len = 44782, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006948s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46969, Over = 0
PHY-3001 : Final: Len = 46969, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 70088, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 70216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038559s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.0%)

RUN-1003 : finish command "place" in  3.078280s wall, 4.609375s user + 1.296875s system = 5.906250s CPU (191.9%)

RUN-1004 : used memory is 778 MB, reserved memory is 1137 MB, peak memory is 1146 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 678 to 516
PHY-1001 : Pin misalignment score is improved from 516 to 513
PHY-1001 : Pin misalignment score is improved from 513 to 513
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 658 instances
RUN-1001 : 319 mslices, 319 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 469 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 70088, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 70216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041320s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (151.3%)

PHY-1001 : End global routing;  0.133415s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (128.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i8/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.016859s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 96824, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.972181s wall, 1.546875s user + 0.093750s system = 1.640625s CPU (168.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 96720, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 96720
PHY-1001 : End DR Iter 1; 0.011398s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (137.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i8/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.463647s wall, 2.843750s user + 0.281250s system = 3.125000s CPU (126.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.931269s wall, 3.343750s user + 0.296875s system = 3.640625s CPU (124.2%)

RUN-1004 : used memory is 798 MB, reserved memory is 1158 MB, peak memory is 1146 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1276   out of  19600    6.51%
#reg                   78   out of  19600    0.40%
#le                  1276
  #lut only          1198   out of   1276   93.89%
  #reg only             0   out of   1276    0.00%
  #lut&reg             78   out of   1276    6.11%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 658
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1318, pip num: 8790
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 594 valid insts, and 32429 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.291835s wall, 9.953125s user + 0.109375s system = 10.062500s CPU (439.1%)

RUN-1004 : used memory is 798 MB, reserved memory is 1158 MB, peak memory is 1146 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.550916s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (101.8%)

RUN-1004 : used memory is 853 MB, reserved memory is 1213 MB, peak memory is 1146 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.740148s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (4.9%)

RUN-1004 : used memory is 860 MB, reserved memory is 1221 MB, peak memory is 1146 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.877403s wall, 1.968750s user + 0.078125s system = 2.046875s CPU (23.1%)

RUN-1004 : used memory is 818 MB, reserved memory is 1179 MB, peak memory is 1146 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "elaborate -top eglm35"
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in ../../rtl/eglm35.v(23)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/data_handling.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(80)
HDL-1007 : elaborate module de_code in D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is eglm35
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3343/323 useful/useless nets, 1932/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 214 instances.
SYN-1015 : Optimize round 1, 468 better
SYN-1014 : Optimize round 2
SYN-1032 : 2882/138 useful/useless nets, 1640/4 useful/useless insts
SYN-1019 : Optimized 660 mux instances.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 772 better
SYN-1014 : Optimize round 3
SYN-1032 : 1554/700 useful/useless nets, 926/22 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 3, 114 better
SYN-1014 : Optimize round 4
SYN-1032 : 1418/80 useful/useless nets, 850/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 85 better
SYN-1014 : Optimize round 5
SYN-1032 : 1286/75 useful/useless nets, 776/4 useful/useless insts
SYN-1019 : Optimized 56 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 5, 87 better
SYN-1014 : Optimize round 6
SYN-1032 : 1150/77 useful/useless nets, 700/3 useful/useless insts
SYN-1019 : Optimized 54 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 6, 78 better
SYN-1014 : Optimize round 7
SYN-1032 : 1023/70 useful/useless nets, 631/3 useful/useless insts
SYN-1019 : Optimized 21 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 993/18 useful/useless nets, 614/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 8, 22 better
SYN-1014 : Optimize round 9
SYN-1032 : 965/0 useful/useless nets, 598/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 9, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.052084s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (105.4%)

RUN-1004 : used memory is 799 MB, reserved memory is 1157 MB, peak memory is 1146 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Gate Statistics
#Basic gates          430
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 29
  #bufif1               0
  #MX21               322
  #FADD                 0
  #DFF                 78
  #LATCH                0
#MACRO_ADD             56
#MACRO_EQ               7
#MACRO_MUX            100

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |eglm35 |352    |78     |64     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 979/1 useful/useless nets, 613/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1031/0 useful/useless nets, 665/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 45 better
SYN-2501 : Optimize round 2
SYN-1032 : 1028/0 useful/useless nets, 662/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 56 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 27 ROM instances
SYN-1032 : 1871/25 useful/useless nets, 1505/25 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 525 (2.89), #lev = 6 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 499 instances into 537 LUTs, name keeping = 75%.
SYN-1001 : Packing model "eglm35" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1907/0 useful/useless nets, 1541/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 26 carry chain into lslice
SYN-4007 : Packing 476 adder to BLE ...
SYN-4008 : Packed 476 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 564 LUT to BLE ...
SYN-4008 : Packed 564 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 12 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (12 nodes)...
SYN-4004 : #1: Packed 12 SEQ (12 nodes)...
SYN-4005 : Packed 12 SEQ with LUT/SLICE
SYN-4006 : 486 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "eglm35" (AL_USER_NORMAL) with 564/940 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1276   out of  19600    6.51%
#reg                   78   out of  19600    0.40%
#le                  1276
  #lut only          1198   out of   1276   93.89%
  #reg only             0   out of   1276    0.00%
  #lut&reg             78   out of   1276    6.11%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |eglm35 |1276  |1276  |78    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  1.695963s wall, 1.625000s user + 0.062500s system = 1.687500s CPU (99.5%)

RUN-1004 : used memory is 799 MB, reserved memory is 1157 MB, peak memory is 1146 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eglm35
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i8/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i8/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 658 instances
RUN-1001 : 319 mslices, 319 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 469 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 656 instances, 638 slices, 56 macros(356 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model eglm35.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4190, tnet num: 1316, tinst num: 656, tnode num: 4376, tedge num: 7022.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 192 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 97 clock pins, and constraint 186 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.118143s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (119.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 388139
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3576): len = 338961, overlap = 0
PHY-3002 : Step(3577): len = 301714, overlap = 0
PHY-3002 : Step(3578): len = 282633, overlap = 0
PHY-3002 : Step(3579): len = 272318, overlap = 0
PHY-3002 : Step(3580): len = 258140, overlap = 0
PHY-3002 : Step(3581): len = 243367, overlap = 0
PHY-3002 : Step(3582): len = 229307, overlap = 0
PHY-3002 : Step(3583): len = 213297, overlap = 0
PHY-3002 : Step(3584): len = 199069, overlap = 0
PHY-3002 : Step(3585): len = 184300, overlap = 0
PHY-3002 : Step(3586): len = 170351, overlap = 0
PHY-3002 : Step(3587): len = 158945, overlap = 0
PHY-3002 : Step(3588): len = 148296, overlap = 0
PHY-3002 : Step(3589): len = 133322, overlap = 0
PHY-3002 : Step(3590): len = 122067, overlap = 0
PHY-3002 : Step(3591): len = 113581, overlap = 0
PHY-3002 : Step(3592): len = 99202.2, overlap = 0
PHY-3002 : Step(3593): len = 88027.8, overlap = 0
PHY-3002 : Step(3594): len = 82979.6, overlap = 0
PHY-3002 : Step(3595): len = 70377.4, overlap = 0
PHY-3002 : Step(3596): len = 58387.7, overlap = 0
PHY-3002 : Step(3597): len = 50739.7, overlap = 0
PHY-3002 : Step(3598): len = 47044.4, overlap = 0.75
PHY-3002 : Step(3599): len = 45513.3, overlap = 0.75
PHY-3002 : Step(3600): len = 44504.9, overlap = 0.75
PHY-3002 : Step(3601): len = 43445.8, overlap = 1.75
PHY-3002 : Step(3602): len = 41377.8, overlap = 2.5
PHY-3002 : Step(3603): len = 40537.2, overlap = 2.25
PHY-3002 : Step(3604): len = 39359.5, overlap = 2.75
PHY-3002 : Step(3605): len = 38501.2, overlap = 3.25
PHY-3002 : Step(3606): len = 37534.4, overlap = 3.25
PHY-3002 : Step(3607): len = 36299.6, overlap = 3.5
PHY-3002 : Step(3608): len = 35321.9, overlap = 3
PHY-3002 : Step(3609): len = 34962.9, overlap = 3
PHY-3002 : Step(3610): len = 32403.7, overlap = 1.75
PHY-3002 : Step(3611): len = 29843.3, overlap = 2
PHY-3002 : Step(3612): len = 28070.9, overlap = 2.5
PHY-3002 : Step(3613): len = 27316.2, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.68517e-05
PHY-3002 : Step(3614): len = 27128, overlap = 2.5
PHY-3002 : Step(3615): len = 27197, overlap = 2.5
PHY-3002 : Step(3616): len = 27254, overlap = 3
PHY-3002 : Step(3617): len = 27084.1, overlap = 3.25
PHY-3002 : Step(3618): len = 26997.1, overlap = 3.25
PHY-3002 : Step(3619): len = 26816.2, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000153703
PHY-3002 : Step(3620): len = 26601.5, overlap = 3.25
PHY-3002 : Step(3621): len = 26577.2, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003935s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (397.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.02156e-06
PHY-3002 : Step(3622): len = 26441, overlap = 11.5
PHY-3002 : Step(3623): len = 26415.8, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04312e-06
PHY-3002 : Step(3624): len = 26288.3, overlap = 11.5
PHY-3002 : Step(3625): len = 26269.8, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.08624e-06
PHY-3002 : Step(3626): len = 26176.3, overlap = 11.5
PHY-3002 : Step(3627): len = 26166.7, overlap = 11.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.90219e-06
PHY-3002 : Step(3628): len = 26073.7, overlap = 31
PHY-3002 : Step(3629): len = 26075.6, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18044e-05
PHY-3002 : Step(3630): len = 26091.5, overlap = 30
PHY-3002 : Step(3631): len = 26110.3, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048773s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (128.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000327107
PHY-3002 : Step(3632): len = 47596.3, overlap = 7.25
PHY-3002 : Step(3633): len = 46234, overlap = 12.75
PHY-3002 : Step(3634): len = 44869.5, overlap = 14.75
PHY-3002 : Step(3635): len = 43220.6, overlap = 18.5
PHY-3002 : Step(3636): len = 42717.2, overlap = 19.25
PHY-3002 : Step(3637): len = 42401.6, overlap = 19.25
PHY-3002 : Step(3638): len = 42259.3, overlap = 19.25
PHY-3002 : Step(3639): len = 41871, overlap = 18.25
PHY-3002 : Step(3640): len = 41668.2, overlap = 18.75
PHY-3002 : Step(3641): len = 41406.6, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000654215
PHY-3002 : Step(3642): len = 42374.9, overlap = 18
PHY-3002 : Step(3643): len = 43013.1, overlap = 17.75
PHY-3002 : Step(3644): len = 43123.8, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00130843
PHY-3002 : Step(3645): len = 43689, overlap = 16.25
PHY-3002 : Step(3646): len = 44556.7, overlap = 15.75
PHY-3002 : Step(3647): len = 44938.8, overlap = 14.5
PHY-3002 : Step(3648): len = 44782, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006972s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46969, Over = 0
PHY-3001 : Final: Len = 46969, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 70088, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 70216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039100s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (119.9%)

RUN-1003 : finish command "place" in  3.078648s wall, 5.343750s user + 1.500000s system = 6.843750s CPU (222.3%)

RUN-1004 : used memory is 799 MB, reserved memory is 1157 MB, peak memory is 1146 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 678 to 516
PHY-1001 : Pin misalignment score is improved from 516 to 513
PHY-1001 : Pin misalignment score is improved from 513 to 513
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 658 instances
RUN-1001 : 319 mslices, 319 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 469 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 70088, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 70216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039326s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (238.4%)

PHY-1001 : End global routing;  0.129188s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (133.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i8/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.017518s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 96824, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.961110s wall, 1.484375s user + 0.093750s system = 1.578125s CPU (164.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 96720, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 96720
PHY-1001 : End DR Iter 1; 0.012252s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (127.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i8/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.520421s wall, 2.828125s user + 0.328125s system = 3.156250s CPU (125.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.984762s wall, 3.312500s user + 0.359375s system = 3.671875s CPU (123.0%)

RUN-1004 : used memory is 800 MB, reserved memory is 1144 MB, peak memory is 1147 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: eglm35***

IO Statistics
#IO                    14
  #input                2
  #output              12
  #inout                0

Utilization Statistics
#lut                 1276   out of  19600    6.51%
#reg                   78   out of  19600    0.40%
#le                  1276
  #lut only          1198   out of   1276   93.89%
  #reg only             0   out of   1276    0.00%
  #lut&reg             78   out of   1276    6.11%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 658
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1318, pip num: 8789
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 594 valid insts, and 32427 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.167939s wall, 9.718750s user + 0.078125s system = 9.796875s CPU (451.9%)

RUN-1004 : used memory is 802 MB, reserved memory is 1146 MB, peak memory is 1147 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.581844s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (99.8%)

RUN-1004 : used memory is 857 MB, reserved memory is 1201 MB, peak memory is 1147 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.682890s wall, 0.187500s user + 0.140625s system = 0.328125s CPU (4.9%)

RUN-1004 : used memory is 865 MB, reserved memory is 1209 MB, peak memory is 1147 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.849197s wall, 1.843750s user + 0.187500s system = 2.031250s CPU (23.0%)

RUN-1004 : used memory is 823 MB, reserved memory is 1167 MB, peak memory is 1147 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  1.528052s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (99.2%)

RUN-1004 : used memory is 855 MB, reserved memory is 1199 MB, peak memory is 1147 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.683130s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (3.7%)

RUN-1004 : used memory is 864 MB, reserved memory is 1208 MB, peak memory is 1147 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.800020s wall, 1.812500s user + 0.078125s system = 1.890625s CPU (21.5%)

RUN-1004 : used memory is 822 MB, reserved memory is 1166 MB, peak memory is 1147 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file D:/014_FPGA_Project/EG4S20BG256_Lm35Prjv0.0.1/rtl/eglm35.v
