<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   9212, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 143447 *, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  80785, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  80907, user inline pragmas are applied</column>
            <column name="">(4) simplification,  74751, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 158782 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  76280, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  76280, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  76280, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  76280, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  70190, loop and instruction simplification</column>
            <column name="">(2) parallelization,  69434, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  69074, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  69074, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  69554, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  69226, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="myproject" col1="myproject.cpp:7" col2="9212" col3="74751" col4="76280" col5="69074" col6="69226">
                    <row id="1" col0="hept&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3&gt;" col1="nnet_hept.h:193" col2="9204" col3="" col4="" col5="" col6="">
                        <row id="5" col0="negative_half_sum_square&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3&gt;" col1="nnet_hept.h:51" col2="4514" col2_disp="4,514 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="10" col0="qk_einsum&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3&gt;" col1="nnet_hept.h:128" col2="1799" col3="" col4="" col5="" col6="">
                            <row id="6" col0="fill_zero&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, 2&gt;" col1="nnet_helpers.h:304" col2="755" col3="" col4="" col5="" col6=""/>
                            <row id="3" col0="transpose&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3_transpose_qk&gt;" col1="nnet_transpose.h:29" col2="42" col3="" col4="" col5="" col6="">
                                <row id="7" col0="transfer_idx&lt;config3_transpose_qk&gt;" col1="nnet_transpose.h:18" col2="25" col3="" col4="" col5="" col6=""/>
                            </row>
                            <row id="2" col0="dense&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3_dense_qk&gt;" col1="nnet_dense.h:41" col2="928" col3="" col4="" col5="" col6="">
                                <row id="12" col0="dense" col1="nnet_dense.h:50" col2="926" col3="" col4="" col5="" col6="">
                                    <row id="9" col0="dense_latency&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3_dense_qk&gt;" col1="nnet_dense_latency.h:13" col2="924" col3="" col4="" col5="" col6="">
                                        <row id="8" col0="product" col1="nnet_mult.h:70" col2="137" col3="" col4="" col5="" col6=""/>
                                        <row id="11" col0="cast&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3_dense_qk&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                                    </row>
                                </row>
                            </row>
                        </row>
                        <row id="13" col0="add_clamp_exp&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3&gt;" col1="nnet_hept.h:79" col2="2865" col3="" col4="" col5="" col6="">
                            <row id="4" col0="init_exp_table&lt;config3, 1024&gt;" col1="nnet_hept.h:71" col2="422" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="5" col0="negative_half_sum_square&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3&gt;" col1="nnet_hept.h:51" col2="" col3="26638" col3_disp="26,638 (2 calls)" col4="26162" col4_disp="26,162 (2 calls)" col5="25742" col5_disp="25,742 (2 calls)" col6="25742" col6_disp="25,742 (2 calls)"/>
                    <row id="10" col0="qk_einsum&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3&gt;" col1="nnet_hept.h:128" col2="" col3="43347" col4="44592" col5="37386" col6="37416">
                        <row id="3" col0="transpose&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3_transpose_qk&gt;" col1="nnet_transpose.h:29" col2="" col3="4200" col4="3991" col5="3781" col6="3781">
                            <row id="7" col0="transfer_idx&lt;config3_transpose_qk&gt;" col1="nnet_transpose.h:18" col2="" col3="2940" col3_disp="2,940 (210 calls)" col4="2940" col4_disp="2,940 (210 calls)" col5="2940" col5_disp="2,940 (210 calls)" col6="2940" col6_disp="2,940 (210 calls)"/>
                        </row>
                        <row id="9" col0="dense_latency&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3_dense_qk&gt;" col1="nnet_dense_latency.h:13" col2="" col3="38880" col3_disp="38,880 (30 calls)" col4="40230" col4_disp="40,230 (30 calls)" col5="33030" col5_disp="33,030 (30 calls)" col6="33060" col6_disp="33,060 (30 calls)"/>
                    </row>
                    <row id="13" col0="add_clamp_exp&lt;ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 4, AP_RND_CONV, AP_SAT, 0&gt;, config3&gt;" col1="nnet_hept.h:79" col2="" col3="4737" col4="4561" col5="4441" col6="4441"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

