<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>E:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -xml MYCPU.twx MYCPU.ncd -o MYCPU.twr MYCPU.pcf -ucf MYCPU.ucf

</twCmdLine><twDesign>MYCPU.ncd</twDesign><twDesignPath>MYCPU.ncd</twDesignPath><twPCF>MYCPU.pcf</twPCF><twPcfPath>MYCPU.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="fg484"><twDevName>xc3s700a</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2012-07-09</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="PERIOD = 20 ns HIGH 40 %;" ScopeName="">NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.500</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.500" period="20.000" constraintValue="8.000" deviceLimit="3.000" physResource="mydcm/DCM_SP_INST/CLKIN" logResource="mydcm/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="mydcm/CLKIN_IBUFG"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="12.000" deviceLimit="3.000" physResource="mydcm/DCM_SP_INST/CLKIN" logResource="mydcm/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="mydcm/CLKIN_IBUFG"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmpc" slack="16.001" period="20.000" constraintValue="20.000" deviceLimit="3.999" freqLimit="250.063" physResource="mydcm/DCM_SP_INST/CLKIN" logResource="mydcm/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="mydcm/CLKIN_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="44"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from  NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS  </twConstName><twItemCnt>999869</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8751</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.604</twMinPer></twConstHead><twPathRptBanner iPaths="559" iCriticalPaths="0" sType="EndPoint">Paths for end point myCore/myStacks/BufferedOutput_31 (SLICE_X5Y14.CE), 559 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="FF">myCore/myStacks/Phantom&lt;1&gt;_0_2</twSrc><twDest BELType="FF">myCore/myStacks/BufferedOutput_31</twDest><twTotPathDel>16.507</twTotPathDel><twClkSkew dest = "0.589" src = "0.686">0.097</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>myCore/myStacks/Phantom&lt;1&gt;_0_2</twSrc><twDest BELType='FF'>myCore/myStacks/BufferedOutput_31</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X33Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X33Y33.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>myCore/myStacks/Phantom&lt;1&gt;_0_2</twComp><twBEL>myCore/myStacks/Phantom&lt;1&gt;_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y45.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.854</twDelInfo><twComp>myCore/myStacks/Phantom&lt;1&gt;_0_2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y45.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>myCore/myStacks/ImmediatePop&lt;5&gt;</twComp><twBEL>myCore/myStacks/y_0_mux0002&lt;2&gt;81</twBEL><twBEL>myCore/myStacks/y_0_mux0002&lt;2&gt;8_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y40.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>myCore/myStacks/Pre&lt;0&gt;&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/ImmediateStep&lt;13&gt;</twComp><twBEL>myCore/myStacks/Actual&lt;0&gt;_0_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y44.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>myCore/myStacks/Actual&lt;0&gt;&lt;0&gt;&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y44.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>myCore/myStacks/relative&lt;2&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_lut&lt;2&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;2&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;4&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;4&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;6&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;6&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;8&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;8&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;10&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;10&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;12&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;12&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;14&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;14&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;16&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;16&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;18&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;18&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;20&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;20&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;22&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;22&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y55.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>myCore/myStacks/relative&lt;24&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;24&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>myCore/myStacks/relative&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/ImmediateStep&lt;8&gt;</twComp><twBEL>myCore/myStacks/newTarget0_21_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y28.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>myCore/myStacks/newTarget0_21_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/overload_2_10</twComp><twBEL>myCore/myStacks/BufferedOutput_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.080</twDelInfo><twComp>myCore/myStacks/BufferedOutput_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y14.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>myCore/myStacks/BufferedOutput&lt;31&gt;</twComp><twBEL>myCore/myStacks/BufferedOutput_31</twBEL></twPathDel><twLogDel>7.188</twLogDel><twRouteDel>9.319</twRouteDel><twTotDel>16.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">Clock</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.099</twSlack><twSrc BELType="FF">myCore/myStacks/SelectedOp_0_3</twSrc><twDest BELType="FF">myCore/myStacks/BufferedOutput_31</twDest><twTotPathDel>16.448</twTotPathDel><twClkSkew dest = "0.450" src = "0.569">0.119</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>myCore/myStacks/SelectedOp_0_3</twSrc><twDest BELType='FF'>myCore/myStacks/BufferedOutput_31</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X22Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X22Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>myCore/myStacks/SelectedOp_0_3</twComp><twBEL>myCore/myStacks/SelectedOp_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.878</twDelInfo><twComp>myCore/myStacks/SelectedOp_0_3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y45.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>myCore/myStacks/ImmediatePop&lt;5&gt;</twComp><twBEL>myCore/myStacks/y_0_mux0002&lt;2&gt;8_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y40.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>myCore/myStacks/Pre&lt;0&gt;&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/ImmediateStep&lt;13&gt;</twComp><twBEL>myCore/myStacks/Actual&lt;0&gt;_0_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y44.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>myCore/myStacks/Actual&lt;0&gt;&lt;0&gt;&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y44.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>myCore/myStacks/relative&lt;2&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_lut&lt;2&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;2&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;4&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;4&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;6&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;6&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;8&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;8&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;10&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;10&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;12&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;12&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;14&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;14&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;16&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;16&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;18&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;18&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;20&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;20&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;22&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;22&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y55.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>myCore/myStacks/relative&lt;24&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;24&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>myCore/myStacks/relative&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/ImmediateStep&lt;8&gt;</twComp><twBEL>myCore/myStacks/newTarget0_21_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y28.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>myCore/myStacks/newTarget0_21_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/overload_2_10</twComp><twBEL>myCore/myStacks/BufferedOutput_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.080</twDelInfo><twComp>myCore/myStacks/BufferedOutput_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y14.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>myCore/myStacks/BufferedOutput&lt;31&gt;</twComp><twBEL>myCore/myStacks/BufferedOutput_31</twBEL></twPathDel><twLogDel>7.105</twLogDel><twRouteDel>9.343</twRouteDel><twTotDel>16.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">Clock</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.106</twSlack><twSrc BELType="FF">myCore/myStacks/BufferedInput_2</twSrc><twDest BELType="FF">myCore/myStacks/BufferedOutput_31</twDest><twTotPathDel>16.506</twTotPathDel><twClkSkew dest = "0.450" src = "0.504">0.054</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>myCore/myStacks/BufferedInput_2</twSrc><twDest BELType='FF'>myCore/myStacks/BufferedOutput_31</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X21Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X21Y30.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;2&gt;</twComp><twBEL>myCore/myStacks/BufferedInput_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y45.G1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y45.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>myCore/myStacks/ImmediatePop&lt;5&gt;</twComp><twBEL>myCore/myStacks/y_0_mux0002&lt;2&gt;82</twBEL><twBEL>myCore/myStacks/y_0_mux0002&lt;2&gt;8_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y40.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>myCore/myStacks/Pre&lt;0&gt;&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/ImmediateStep&lt;13&gt;</twComp><twBEL>myCore/myStacks/Actual&lt;0&gt;_0_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y44.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>myCore/myStacks/Actual&lt;0&gt;&lt;0&gt;&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y44.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>myCore/myStacks/relative&lt;2&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_lut&lt;2&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;2&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;4&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;4&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;6&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;6&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;8&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;8&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;10&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;10&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;12&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;12&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;14&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;14&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;16&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;16&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;18&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;18&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;20&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;20&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/relative&lt;22&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;22&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myStacks/Msub_relative_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y55.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>myCore/myStacks/relative&lt;24&gt;</twComp><twBEL>myCore/myStacks/Msub_relative_cy&lt;24&gt;</twBEL><twBEL>myCore/myStacks/Msub_relative_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>myCore/myStacks/relative&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/ImmediateStep&lt;8&gt;</twComp><twBEL>myCore/myStacks/newTarget0_21_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y28.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>myCore/myStacks/newTarget0_21_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/overload_2_10</twComp><twBEL>myCore/myStacks/BufferedOutput_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.080</twDelInfo><twComp>myCore/myStacks/BufferedOutput_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y14.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>myCore/myStacks/BufferedOutput&lt;31&gt;</twComp><twBEL>myCore/myStacks/BufferedOutput_31</twBEL></twPathDel><twLogDel>7.188</twLogDel><twRouteDel>9.318</twRouteDel><twTotDel>16.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">Clock</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1364" iCriticalPaths="0" sType="EndPoint">Paths for end point myCore/myStacks/BufferedInput_27 (SLICE_X8Y48.F4), 1364 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.169</twSlack><twSrc BELType="FF">myCore/myStacks/afast_0</twSrc><twDest BELType="FF">myCore/myStacks/BufferedInput_27</twDest><twTotPathDel>16.427</twTotPathDel><twClkSkew dest = "0.588" src = "0.658">0.070</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>myCore/myStacks/afast_0</twSrc><twDest BELType='FF'>myCore/myStacks/BufferedInput_27</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X8Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X8Y34.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>myCore/myStacks/afast&lt;0&gt;</twComp><twBEL>myCore/myStacks/afast_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y36.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>myCore/myStacks/afast&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/SideA&lt;31&gt;</twComp><twBEL>myCore/myStacks/SideA_and00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>myCore/myStacks/SideA_and00001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N1153</twComp><twBEL>myCore/myStacks/SideA&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.897</twDelInfo><twComp>myCore/myStacks/SideA&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/myALU/Sh130</twComp><twBEL>myCore/myStacks/myALU/Sh131_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>N932</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myStacks/myALU/Sh130</twComp><twBEL>myCore/myStacks/myALU/Sh130</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>myCore/myStacks/myALU/Sh130</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myStacks/myALU/Sh164</twComp><twBEL>myCore/myStacks/myALU/Sh1641</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y37.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>myCore/myStacks/myALU/Sh164</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N1548</twComp><twBEL>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not00001961</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not00001961</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y39.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000020</twComp><twBEL>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000019106_F</twBEL><twBEL>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000019106</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000020</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>myCore/myStacks/myALU/_varindex0000&lt;27&gt;</twComp><twBEL>myCore/myStacks/myALU/Mmux__varindex0000_319</twBEL><twBEL>myCore/myStacks/myALU/Mmux__varindex0000_2_f5_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>myCore/myStacks/myALU/_varindex0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;27&gt;</twComp><twBEL>myCore/myStacks/BufferedInput_mux0001&lt;27&gt;49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y48.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>myCore/myStacks/BufferedInput_mux0001&lt;27&gt;49_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y48.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;27&gt;</twComp><twBEL>myCore/myStacks/BufferedInput_mux0001&lt;27&gt;49</twBEL><twBEL>myCore/myStacks/BufferedInput_27</twBEL></twPathDel><twLogDel>8.151</twLogDel><twRouteDel>8.276</twRouteDel><twTotDel>16.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">Clock</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.293</twSlack><twSrc BELType="FF">myCore/myStacks/fast_1</twSrc><twDest BELType="FF">myCore/myStacks/BufferedInput_27</twDest><twTotPathDel>16.292</twTotPathDel><twClkSkew dest = "0.588" src = "0.669">0.081</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>myCore/myStacks/fast_1</twSrc><twDest BELType='FF'>myCore/myStacks/BufferedInput_27</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X8Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X8Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>myCore/myStacks/fast&lt;1&gt;</twComp><twBEL>myCore/myStacks/fast_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y36.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>myCore/myStacks/fast&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/SideA&lt;31&gt;</twComp><twBEL>myCore/myStacks/SideA_and00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>myCore/myStacks/SideA_and00001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N1153</twComp><twBEL>myCore/myStacks/SideA&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.897</twDelInfo><twComp>myCore/myStacks/SideA&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/myALU/Sh130</twComp><twBEL>myCore/myStacks/myALU/Sh131_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>N932</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myStacks/myALU/Sh130</twComp><twBEL>myCore/myStacks/myALU/Sh130</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>myCore/myStacks/myALU/Sh130</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myStacks/myALU/Sh164</twComp><twBEL>myCore/myStacks/myALU/Sh1641</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y37.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>myCore/myStacks/myALU/Sh164</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N1548</twComp><twBEL>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not00001961</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not00001961</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y39.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000020</twComp><twBEL>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000019106_F</twBEL><twBEL>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000019106</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000020</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>myCore/myStacks/myALU/_varindex0000&lt;27&gt;</twComp><twBEL>myCore/myStacks/myALU/Mmux__varindex0000_319</twBEL><twBEL>myCore/myStacks/myALU/Mmux__varindex0000_2_f5_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>myCore/myStacks/myALU/_varindex0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;27&gt;</twComp><twBEL>myCore/myStacks/BufferedInput_mux0001&lt;27&gt;49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y48.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>myCore/myStacks/BufferedInput_mux0001&lt;27&gt;49_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y48.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;27&gt;</twComp><twBEL>myCore/myStacks/BufferedInput_mux0001&lt;27&gt;49</twBEL><twBEL>myCore/myStacks/BufferedInput_27</twBEL></twPathDel><twLogDel>8.106</twLogDel><twRouteDel>8.186</twRouteDel><twTotDel>16.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">Clock</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.387</twSlack><twSrc BELType="FF">myCore/myStacks/afast_0</twSrc><twDest BELType="FF">myCore/myStacks/BufferedInput_27</twDest><twTotPathDel>16.209</twTotPathDel><twClkSkew dest = "0.588" src = "0.658">0.070</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>myCore/myStacks/afast_0</twSrc><twDest BELType='FF'>myCore/myStacks/BufferedInput_27</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X8Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X8Y34.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>myCore/myStacks/afast&lt;0&gt;</twComp><twBEL>myCore/myStacks/afast_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y36.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>myCore/myStacks/afast&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/SideA&lt;31&gt;</twComp><twBEL>myCore/myStacks/SideA_and00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y44.G4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>myCore/myStacks/SideA_and00001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y44.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not00002429</twComp><twBEL>myCore/myStacks/SideA&lt;28&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.G1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.857</twDelInfo><twComp>myCore/myStacks/SideA&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/myALU/Sh130</twComp><twBEL>myCore/myStacks/myALU/Sh131_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>N932</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myStacks/myALU/Sh130</twComp><twBEL>myCore/myStacks/myALU/Sh130</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>myCore/myStacks/myALU/Sh130</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myStacks/myALU/Sh164</twComp><twBEL>myCore/myStacks/myALU/Sh1641</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y37.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>myCore/myStacks/myALU/Sh164</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N1548</twComp><twBEL>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not00001961</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not00001961</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y39.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000020</twComp><twBEL>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000019106_F</twBEL><twBEL>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000019106</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000020</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>myCore/myStacks/myALU/_varindex0000&lt;27&gt;</twComp><twBEL>myCore/myStacks/myALU/Mmux__varindex0000_319</twBEL><twBEL>myCore/myStacks/myALU/Mmux__varindex0000_2_f5_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>myCore/myStacks/myALU/_varindex0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;27&gt;</twComp><twBEL>myCore/myStacks/BufferedInput_mux0001&lt;27&gt;49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y48.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>myCore/myStacks/BufferedInput_mux0001&lt;27&gt;49_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y48.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;27&gt;</twComp><twBEL>myCore/myStacks/BufferedInput_mux0001&lt;27&gt;49</twBEL><twBEL>myCore/myStacks/BufferedInput_27</twBEL></twPathDel><twLogDel>8.092</twLogDel><twRouteDel>8.117</twRouteDel><twTotDel>16.209</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">Clock</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="858" iCriticalPaths="0" sType="EndPoint">Paths for end point myCore/myStacks/BufferedInput_1 (SLICE_X16Y31.F3), 858 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.231</twSlack><twSrc BELType="FF">myCore/myStacks/afast_0</twSrc><twDest BELType="FF">myCore/myStacks/BufferedInput_1</twDest><twTotPathDel>16.355</twTotPathDel><twClkSkew dest = "0.414" src = "0.494">0.080</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>myCore/myStacks/afast_0</twSrc><twDest BELType='FF'>myCore/myStacks/BufferedInput_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X8Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X8Y34.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>myCore/myStacks/afast&lt;0&gt;</twComp><twBEL>myCore/myStacks/afast_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y36.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>myCore/myStacks/afast&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/SideA&lt;31&gt;</twComp><twBEL>myCore/myStacks/SideA_and00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>myCore/myStacks/SideA_and00001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N891</twComp><twBEL>myCore/myStacks/SideA&lt;23&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.652</twDelInfo><twComp>myCore/myStacks/SideA&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>myCore/myStacks/myALU/Sh124</twComp><twBEL>myCore/myStacks/myALU/Sh124_F</twBEL><twBEL>myCore/myStacks/myALU/Sh124</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>myCore/myStacks/myALU/Sh124</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>myCore/myStacks/myALU/Sh154</twComp><twBEL>myCore/myStacks/myALU/Sh15429_G</twBEL><twBEL>myCore/myStacks/myALU/Sh15429</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y33.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>myCore/myStacks/myALU/Sh154</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000012</twComp><twBEL>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not0000111193_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not0000111193_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000012</twComp><twBEL>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not0000111193</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000012</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>myCore/myStacks/myALU/_varindex0000&lt;1&gt;</twComp><twBEL>myCore/myStacks/myALU/Mmux__varindex0000_311</twBEL><twBEL>myCore/myStacks/myALU/Mmux__varindex0000_2_f5_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>myCore/myStacks/myALU/_varindex0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;1&gt;</twComp><twBEL>myCore/myStacks/BufferedInput_mux0001&lt;1&gt;103_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>myCore/myStacks/BufferedInput_mux0001&lt;1&gt;103_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y31.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;1&gt;</twComp><twBEL>myCore/myStacks/BufferedInput_mux0001&lt;1&gt;103</twBEL><twBEL>myCore/myStacks/BufferedInput_1</twBEL></twPathDel><twLogDel>7.788</twLogDel><twRouteDel>8.567</twRouteDel><twTotDel>16.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">Clock</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.337</twSlack><twSrc BELType="FF">myCore/myStacks/aSelect_0</twSrc><twDest BELType="FF">myCore/myStacks/BufferedInput_1</twDest><twTotPathDel>16.226</twTotPathDel><twClkSkew dest = "0.414" src = "0.517">0.103</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>myCore/myStacks/aSelect_0</twSrc><twDest BELType='FF'>myCore/myStacks/BufferedInput_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X8Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X8Y38.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>myCore/myStacks/aSelect&lt;0&gt;</twComp><twBEL>myCore/myStacks/aSelect_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y34.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>myCore/myStacks/aSelect&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y34.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/SideA&lt;13&gt;</twComp><twBEL>myCore/myStacks/SideA_and00001_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.F2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>myCore/myStacks/SideA_and00001_1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>myCore/myStacks/SideA&lt;24&gt;</twComp><twBEL>myCore/myStacks/SideA&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.F2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.377</twDelInfo><twComp>myCore/myStacks/SideA&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>myCore/myStacks/myALU/Sh124</twComp><twBEL>myCore/myStacks/myALU/Sh124_G</twBEL><twBEL>myCore/myStacks/myALU/Sh124</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>myCore/myStacks/myALU/Sh124</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>myCore/myStacks/myALU/Sh154</twComp><twBEL>myCore/myStacks/myALU/Sh15429_G</twBEL><twBEL>myCore/myStacks/myALU/Sh15429</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y33.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>myCore/myStacks/myALU/Sh154</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000012</twComp><twBEL>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not0000111193_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not0000111193_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000012</twComp><twBEL>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not0000111193</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000012</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>myCore/myStacks/myALU/_varindex0000&lt;1&gt;</twComp><twBEL>myCore/myStacks/myALU/Mmux__varindex0000_311</twBEL><twBEL>myCore/myStacks/myALU/Mmux__varindex0000_2_f5_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>myCore/myStacks/myALU/_varindex0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;1&gt;</twComp><twBEL>myCore/myStacks/BufferedInput_mux0001&lt;1&gt;103_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>myCore/myStacks/BufferedInput_mux0001&lt;1&gt;103_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y31.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;1&gt;</twComp><twBEL>myCore/myStacks/BufferedInput_mux0001&lt;1&gt;103</twBEL><twBEL>myCore/myStacks/BufferedInput_1</twBEL></twPathDel><twLogDel>7.773</twLogDel><twRouteDel>8.453</twRouteDel><twTotDel>16.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">Clock</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.355</twSlack><twSrc BELType="FF">myCore/myStacks/fast_1</twSrc><twDest BELType="FF">myCore/myStacks/BufferedInput_1</twDest><twTotPathDel>16.220</twTotPathDel><twClkSkew dest = "0.414" src = "0.505">0.091</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>myCore/myStacks/fast_1</twSrc><twDest BELType='FF'>myCore/myStacks/BufferedInput_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X8Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X8Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>myCore/myStacks/fast&lt;1&gt;</twComp><twBEL>myCore/myStacks/fast_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y36.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>myCore/myStacks/fast&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/SideA&lt;31&gt;</twComp><twBEL>myCore/myStacks/SideA_and00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>myCore/myStacks/SideA_and00001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N891</twComp><twBEL>myCore/myStacks/SideA&lt;23&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.652</twDelInfo><twComp>myCore/myStacks/SideA&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>myCore/myStacks/myALU/Sh124</twComp><twBEL>myCore/myStacks/myALU/Sh124_F</twBEL><twBEL>myCore/myStacks/myALU/Sh124</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>myCore/myStacks/myALU/Sh124</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>myCore/myStacks/myALU/Sh154</twComp><twBEL>myCore/myStacks/myALU/Sh15429_G</twBEL><twBEL>myCore/myStacks/myALU/Sh15429</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y33.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>myCore/myStacks/myALU/Sh154</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000012</twComp><twBEL>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not0000111193_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not0000111193_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000012</twComp><twBEL>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not0000111193</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>myCore/myStacks/myALU/Mmux_result&lt;2&gt;_not000012</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>myCore/myStacks/myALU/_varindex0000&lt;1&gt;</twComp><twBEL>myCore/myStacks/myALU/Mmux__varindex0000_311</twBEL><twBEL>myCore/myStacks/myALU/Mmux__varindex0000_2_f5_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>myCore/myStacks/myALU/_varindex0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;1&gt;</twComp><twBEL>myCore/myStacks/BufferedInput_mux0001&lt;1&gt;103_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>myCore/myStacks/BufferedInput_mux0001&lt;1&gt;103_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y31.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;1&gt;</twComp><twBEL>myCore/myStacks/BufferedInput_mux0001&lt;1&gt;103</twBEL><twBEL>myCore/myStacks/BufferedInput_1</twBEL></twPathDel><twLogDel>7.743</twLogDel><twRouteDel>8.477</twRouteDel><twTotDel>16.220</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">Clock</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from
 NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;
 divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS 
</twPinLimitBanner><twPinLimit anchorID="32" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="10.666" period="16.666" constraintValue="8.333" deviceLimit="3.000" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="Clock"/><twPinLimit anchorID="33" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="10.666" period="16.666" constraintValue="8.333" deviceLimit="3.000" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="Clock"/><twPinLimit anchorID="34" type="MINPERIOD" name="Tdcmpc" slack="12.667" period="16.666" constraintValue="16.666" deviceLimit="3.999" freqLimit="250.063" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="Clock"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PERIOD" ><twConstHead uID="46"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;myRAM/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from  PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%; divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS   duty cycle corrected to 16.667 nS  HIGH 8.333 nS  </twConstName><twItemCnt>2294</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>991</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.718</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point myRAM/top0/controller0/rdburst_end_1 (SLICE_X8Y95.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.237</twSlack><twSrc BELType="FF">burst_done</twSrc><twDest BELType="FF">myRAM/top0/controller0/rdburst_end_1</twDest><twTotPathDel>3.613</twTotPathDel><twClkSkew dest = "1.457" src = "1.774">0.317</twClkSkew><twDelConst>4.167</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>burst_done</twSrc><twDest BELType='FF'>myRAM/top0/controller0/rdburst_end_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.166">Clock90</twSrcClk><twPathDel><twSite>SLICE_X12Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>burst_done</twComp><twBEL>burst_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y94.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>burst_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y94.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myRAM/top0/controller0/rdburst_end_1_or0000</twComp><twBEL>myRAM/top0/controller0/rdburst_end_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>myRAM/top0/controller0/rdburst_end_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/rdburst_end_1</twComp><twBEL>myRAM/top0/controller0/rdburst_end_1</twBEL></twPathDel><twLogDel>2.250</twLogDel><twRouteDel>1.363</twRouteDel><twTotDel>3.613</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.333">myRAM/clk_0</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.284</twSlack><twSrc BELType="FF">myRAM/top0/controller0/rst180_r</twSrc><twDest BELType="FF">myRAM/top0/controller0/rdburst_end_1</twDest><twTotPathDel>4.353</twTotPathDel><twClkSkew dest = "0.442" src = "0.471">0.029</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>myRAM/top0/controller0/rst180_r</twSrc><twDest BELType='FF'>myRAM/top0/controller0/rdburst_end_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y66.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.333">myRAM/clk_0</twSrcClk><twPathDel><twSite>SLICE_X12Y66.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>myRAM/top0/controller0/rst180_r</twComp><twBEL>myRAM/top0/controller0/rst180_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y94.G2</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>myRAM/top0/controller0/rst180_r</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y94.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myRAM/top0/controller0/rdburst_end_1_or0000</twComp><twBEL>myRAM/top0/controller0/rdburst_end_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>myRAM/top0/controller0/rdburst_end_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/rdburst_end_1</twComp><twBEL>myRAM/top0/controller0/rdburst_end_1</twBEL></twPathDel><twLogDel>2.250</twLogDel><twRouteDel>2.103</twRouteDel><twTotDel>4.353</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="24.999">myRAM/clk_0</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point myRAM/top0/controller0/INIT_PRE_COUNT_6 (SLICE_X7Y88.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.829</twSlack><twSrc BELType="FF">user_command_register_2</twSrc><twDest BELType="FF">myRAM/top0/controller0/INIT_PRE_COUNT_6</twDest><twTotPathDel>4.296</twTotPathDel><twClkSkew dest = "0.821" src = "1.029">0.208</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>user_command_register_2</twSrc><twDest BELType='FF'>myRAM/top0/controller0/INIT_PRE_COUNT_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X14Y73.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>user_command_register&lt;2&gt;</twComp><twBEL>user_command_register_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y87.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>user_command_register&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y87.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT&lt;6&gt;</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_6</twBEL></twPathDel><twLogDel>2.141</twLogDel><twRouteDel>2.155</twRouteDel><twTotDel>4.296</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.333">myRAM/clk_0</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.165</twSlack><twSrc BELType="FF">user_command_register_1</twSrc><twDest BELType="FF">myRAM/top0/controller0/INIT_PRE_COUNT_6</twDest><twTotPathDel>3.983</twTotPathDel><twClkSkew dest = "0.821" src = "1.006">0.185</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>user_command_register_1</twSrc><twDest BELType='FF'>myRAM/top0/controller0/INIT_PRE_COUNT_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X13Y75.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>user_command_register&lt;1&gt;</twComp><twBEL>user_command_register_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y87.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.485</twDelInfo><twComp>user_command_register&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y87.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT&lt;6&gt;</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_6</twBEL></twPathDel><twLogDel>2.101</twLogDel><twRouteDel>1.882</twRouteDel><twTotDel>3.983</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.333">myRAM/clk_0</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.160</twSlack><twSrc BELType="FF">myRAM/top0/controller0/rst180_r</twSrc><twDest BELType="FF">myRAM/top0/controller0/INIT_PRE_COUNT_6</twDest><twTotPathDel>4.461</twTotPathDel><twClkSkew dest = "0.426" src = "0.471">0.045</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>myRAM/top0/controller0/rst180_r</twSrc><twDest BELType='FF'>myRAM/top0/controller0/INIT_PRE_COUNT_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y66.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.333">myRAM/clk_0</twSrcClk><twPathDel><twSite>SLICE_X12Y66.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>myRAM/top0/controller0/rst180_r</twComp><twBEL>myRAM/top0/controller0/rst180_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y87.F1</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">1.878</twDelInfo><twComp>myRAM/top0/controller0/rst180_r</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y87.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT&lt;6&gt;</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_6</twBEL></twPathDel><twLogDel>2.186</twLogDel><twRouteDel>2.275</twRouteDel><twTotDel>4.461</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="24.999">myRAM/clk_0</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point myRAM/top0/controller0/INIT_PRE_COUNT_4 (SLICE_X7Y90.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.836</twSlack><twSrc BELType="FF">user_command_register_2</twSrc><twDest BELType="FF">myRAM/top0/controller0/INIT_PRE_COUNT_4</twDest><twTotPathDel>4.301</twTotPathDel><twClkSkew dest = "0.833" src = "1.029">0.196</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>user_command_register_2</twSrc><twDest BELType='FF'>myRAM/top0/controller0/INIT_PRE_COUNT_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X14Y73.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>user_command_register&lt;2&gt;</twComp><twBEL>user_command_register_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y87.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>user_command_register&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y87.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT&lt;4&gt;</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_4</twBEL></twPathDel><twLogDel>2.141</twLogDel><twRouteDel>2.160</twRouteDel><twTotDel>4.301</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.333">myRAM/clk_0</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.172</twSlack><twSrc BELType="FF">user_command_register_1</twSrc><twDest BELType="FF">myRAM/top0/controller0/INIT_PRE_COUNT_4</twDest><twTotPathDel>3.988</twTotPathDel><twClkSkew dest = "0.833" src = "1.006">0.173</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>user_command_register_1</twSrc><twDest BELType='FF'>myRAM/top0/controller0/INIT_PRE_COUNT_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X13Y75.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>user_command_register&lt;1&gt;</twComp><twBEL>user_command_register_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y87.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.485</twDelInfo><twComp>user_command_register&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y87.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT&lt;4&gt;</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_4</twBEL></twPathDel><twLogDel>2.101</twLogDel><twRouteDel>1.887</twRouteDel><twTotDel>3.988</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.333">myRAM/clk_0</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.167</twSlack><twSrc BELType="FF">myRAM/top0/controller0/rst180_r</twSrc><twDest BELType="FF">myRAM/top0/controller0/INIT_PRE_COUNT_4</twDest><twTotPathDel>4.466</twTotPathDel><twClkSkew dest = "0.438" src = "0.471">0.033</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>myRAM/top0/controller0/rst180_r</twSrc><twDest BELType='FF'>myRAM/top0/controller0/INIT_PRE_COUNT_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y66.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.333">myRAM/clk_0</twSrcClk><twPathDel><twSite>SLICE_X12Y66.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>myRAM/top0/controller0/rst180_r</twComp><twBEL>myRAM/top0/controller0/rst180_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y87.F1</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">1.878</twDelInfo><twComp>myRAM/top0/controller0/rst180_r</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y87.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT&lt;4&gt;</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_4</twBEL></twPathDel><twLogDel>2.186</twLogDel><twRouteDel>2.280</twRouteDel><twTotDel>4.466</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="24.999">myRAM/clk_0</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;myRAM/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from
 PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%; divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS 
 duty cycle corrected to 16.667 nS  HIGH 8.333 nS 
</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tdcmpco" slack="12.667" period="16.666" constraintValue="16.666" deviceLimit="3.999" freqLimit="250.063" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0" locationPin="DCM_X1Y0.CLK0" clockNet="myRAM/infrastructure_top0/clk_dcm0/clk0dcm"/><twPinLimit anchorID="54" type="MINLOWPULSE" name="Tcl" slack="15.064" period="16.666" constraintValue="8.333" deviceLimit="0.801" physResource="myRAM/infrastructure_top0/cal_top0/tap_dly0/flop1&lt;29&gt;/CLK" logResource="myRAM/infrastructure_top0/cal_top0/tap_dly0/r29/CK" locationPin="SLICE_X16Y45.CLK" clockNet="myRAM/clk_0"/><twPinLimit anchorID="55" type="MINHIGHPULSE" name="Tch" slack="15.064" period="16.666" constraintValue="8.333" deviceLimit="0.801" physResource="myRAM/infrastructure_top0/cal_top0/tap_dly0/flop1&lt;29&gt;/CLK" logResource="myRAM/infrastructure_top0/cal_top0/tap_dly0/r29/CK" locationPin="SLICE_X16Y45.CLK" clockNet="myRAM/clk_0"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="45"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;myRAM/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from  PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%; divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS   duty cycle corrected to 16.667 nS  HIGH 8.333 nS  </twConstName><twItemCnt>679</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>404</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.569</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myRAM/top0/data_path0/data_write0/Mshreg_write_data4_18/SRL16E (SLICE_X4Y51.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.774</twSlack><twSrc BELType="FF">user_input_data_18</twSrc><twDest BELType="FF">myRAM/top0/data_path0/data_write0/Mshreg_write_data4_18/SRL16E</twDest><twTotPathDel>3.142</twTotPathDel><twClkSkew dest = "0.860" src = "1.110">0.250</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>user_input_data_18</twSrc><twDest BELType='FF'>myRAM/top0/data_path0/data_write0/Mshreg_write_data4_18/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X26Y48.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>user_input_data&lt;18&gt;</twComp><twBEL>user_input_data_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y51.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.291</twDelInfo><twComp>user_input_data&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y51.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>myRAM/top0/data_path0/data_write0/write_data4&lt;18&gt;</twComp><twBEL>myRAM/top0/data_path0/data_write0/Mshreg_write_data4_18/SRL16E</twBEL></twPathDel><twLogDel>0.851</twLogDel><twRouteDel>2.291</twRouteDel><twTotDel>3.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">Clock90</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_data_mask_3 (SLICE_X12Y78.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.276</twSlack><twSrc BELType="FF">mymask_3</twSrc><twDest BELType="FF">user_data_mask_3</twDest><twTotPathDel>2.724</twTotPathDel><twClkSkew dest = "0.837" src = "1.003">0.166</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mymask_3</twSrc><twDest BELType='FF'>user_data_mask_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X16Y68.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>mymask&lt;3&gt;</twComp><twBEL>mymask_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y78.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>mymask&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y78.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>user_data_mask&lt;3&gt;</twComp><twBEL>user_data_mask_mux0001&lt;3&gt;1</twBEL><twBEL>user_data_mask_3</twBEL></twPathDel><twLogDel>1.448</twLogDel><twRouteDel>1.276</twRouteDel><twTotDel>2.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">Clock90</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myRAM/top0/data_path0/data_write0/Mshreg_write_data_10/SRL16E (SLICE_X2Y61.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.397</twSlack><twSrc BELType="FF">user_input_data_10</twSrc><twDest BELType="FF">myRAM/top0/data_path0/data_write0/Mshreg_write_data_10/SRL16E</twDest><twTotPathDel>2.555</twTotPathDel><twClkSkew dest = "0.849" src = "1.063">0.214</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>user_input_data_10</twSrc><twDest BELType='FF'>myRAM/top0/data_path0/data_write0/Mshreg_write_data_10/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X18Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>user_input_data&lt;10&gt;</twComp><twBEL>user_input_data_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>user_input_data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>myRAM/top0/write_data_falling&lt;10&gt;</twComp><twBEL>myRAM/top0/data_path0/data_write0/Mshreg_write_data_10/SRL16E</twBEL></twPathDel><twLogDel>0.806</twLogDel><twRouteDel>1.749</twRouteDel><twTotDel>2.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">Clock90</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;myRAM/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from
 PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%; divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS 
 duty cycle corrected to 16.667 nS  HIGH 8.333 nS 
</twPinLimitBanner><twPinLimit anchorID="64" type="MINPERIOD" name="Tdcmpco" slack="12.667" period="16.666" constraintValue="16.666" deviceLimit="3.999" freqLimit="250.063" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90" locationPin="DCM_X1Y0.CLK90" clockNet="myRAM/infrastructure_top0/clk_dcm0/clk90dcm"/><twPinLimit anchorID="65" type="MINLOWPULSE" name="Tcl" slack="15.064" period="16.666" constraintValue="8.333" deviceLimit="0.801" physResource="myRAM/top0/data_path0/fifo0_rd_addr&lt;2&gt;/CLK" logResource="myRAM/top0/data_path0/data_read0/fifo1_rd_addr_inst/bit2/CK" locationPin="SLICE_X4Y77.CLK" clockNet="Clock90"/><twPinLimit anchorID="66" type="MINHIGHPULSE" name="Tch" slack="15.064" period="16.666" constraintValue="8.333" deviceLimit="0.801" physResource="myRAM/top0/data_path0/fifo0_rd_addr&lt;2&gt;/CLK" logResource="myRAM/top0/data_path0/data_read0/fifo1_rd_addr_inst/bit2/CK" locationPin="SLICE_X4Y77.CLK" clockNet="Clock90"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/rst_dqs_div_int&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.879</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.121</twSlack><twNet>myRAM/top0/rst_dqs_div_int</twNet><twDel>0.879</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>2.121</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y67.YQ</twSrc><twDest>H3.O1</twDest><twNetDelInfo twAcc="twRouted">0.879</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="68" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;SD_LOOP_IN&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="69" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/dqs_div_rst&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.933</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.067</twSlack><twNet>myRAM/top0/dqs_div_rst</twNet><twDel>0.933</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>2.067</twAbsSlack><twDetNet><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X0Y67.F4</twDest><twNetDelInfo twAcc="twRouted">0.582</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X0Y67.G2</twDest><twNetDelInfo twAcc="twRouted">0.933</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X1Y66.F1</twDest><twNetDelInfo twAcc="twRouted">0.695</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X1Y66.G1</twDest><twNetDelInfo twAcc="twRouted">0.708</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X1Y67.G1</twDest><twNetDelInfo twAcc="twRouted">0.708</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X0Y66.F4</twDest><twNetDelInfo twAcc="twRouted">0.582</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="70" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;SD_LOOP_OUT&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="71" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 700ps;" ScopeName="">NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;&quot; MAXDELAY = 0.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.597</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.103</twSlack><twNet>tap&lt;7&gt;</twNet><twDel>0.597</twDel><twTimeConst>0.700</twTimeConst><twAbsSlack>0.103</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X16Y52.X</twSrc><twDest>SLICE_X15Y49.G4</twDest><twNetDelInfo twAcc="twRouted">0.597</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="72" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 700ps;" ScopeName="">NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;&quot; MAXDELAY = 0.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.597</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.103</twSlack><twNet>tap&lt;15&gt;</twNet><twDel>0.597</twDel><twTimeConst>0.700</twTimeConst><twAbsSlack>0.103</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X16Y50.X</twSrc><twDest>SLICE_X15Y47.G4</twDest><twNetDelInfo twAcc="twRouted">0.597</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="73" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 700ps;" ScopeName="">NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;&quot; MAXDELAY = 0.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.630</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.070</twSlack><twNet>tap&lt;23&gt;</twNet><twDel>0.630</twDel><twTimeConst>0.700</twTimeConst><twAbsSlack>0.070</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X16Y48.X</twSrc><twDest>SLICE_X15Y45.G4</twDest><twNetDelInfo twAcc="twRouted">0.630</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="74" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read0/fifo*_wr_en&quot;              MAXDELAY = 2000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/fifo_01_wr_en&quot; MAXDELAY = 2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.408</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.592</twSlack><twNet>fifo_01_wr_en</twNet><twDel>1.408</twDel><twTimeConst>2.000</twTimeConst><twAbsSlack>0.592</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X2Y63.SR</twDest><twNetDelInfo twAcc="twRouted">0.862</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X2Y59.SR</twDest><twNetDelInfo twAcc="twRouted">0.852</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X2Y51.SR</twDest><twNetDelInfo twAcc="twRouted">0.819</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X0Y53.SR</twDest><twNetDelInfo twAcc="twRouted">1.215</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X2Y53.SR</twDest><twNetDelInfo twAcc="twRouted">0.828</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X0Y51.SR</twDest><twNetDelInfo twAcc="twRouted">0.700</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X0Y59.SR</twDest><twNetDelInfo twAcc="twRouted">1.114</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X0Y63.SR</twDest><twNetDelInfo twAcc="twRouted">1.408</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X3Y50.CE</twDest><twNetDelInfo twAcc="twRouted">0.760</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X3Y49.CE</twDest><twNetDelInfo twAcc="twRouted">0.937</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="75" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read0/fifo*_wr_en&quot;              MAXDELAY = 2000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/fifo_00_wr_en&quot; MAXDELAY = 2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.559</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.441</twSlack><twNet>fifo_00_wr_en</twNet><twDel>1.559</twDel><twTimeConst>2.000</twTimeConst><twAbsSlack>0.441</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X2Y62.SR</twDest><twNetDelInfo twAcc="twRouted">1.161</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X2Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.893</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X2Y50.SR</twDest><twNetDelInfo twAcc="twRouted">1.024</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X0Y52.SR</twDest><twNetDelInfo twAcc="twRouted">1.559</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X2Y52.SR</twDest><twNetDelInfo twAcc="twRouted">0.741</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X0Y50.SR</twDest><twNetDelInfo twAcc="twRouted">0.981</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.889</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">1.157</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X1Y50.CE</twDest><twNetDelInfo twAcc="twRouted">1.255</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X1Y49.CE</twDest><twNetDelInfo twAcc="twRouted">0.755</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="76" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read0/fifo*_wr_en&quot;              MAXDELAY = 2000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/fifo_11_wr_en&quot; MAXDELAY = 2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.492</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.508</twSlack><twNet>fifo_11_wr_en</twNet><twDel>1.492</twDel><twTimeConst>2.000</twTimeConst><twAbsSlack>0.508</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X2Y71.SR</twDest><twNetDelInfo twAcc="twRouted">1.226</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X0Y79.SR</twDest><twNetDelInfo twAcc="twRouted">0.904</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X2Y69.SR</twDest><twNetDelInfo twAcc="twRouted">0.670</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X0Y77.SR</twDest><twNetDelInfo twAcc="twRouted">1.174</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X2Y77.SR</twDest><twNetDelInfo twAcc="twRouted">1.492</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X0Y71.SR</twDest><twNetDelInfo twAcc="twRouted">1.228</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X0Y69.SR</twDest><twNetDelInfo twAcc="twRouted">0.615</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X2Y79.SR</twDest><twNetDelInfo twAcc="twRouted">0.956</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X3Y70.CE</twDest><twNetDelInfo twAcc="twRouted">0.768</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X3Y69.CE</twDest><twNetDelInfo twAcc="twRouted">0.776</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="77" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read0/fifo*_wr_en&quot;              MAXDELAY = 2000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/fifo_10_wr_en&quot; MAXDELAY = 2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.397</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.603</twSlack><twNet>fifo_10_wr_en</twNet><twDel>1.397</twDel><twTimeConst>2.000</twTimeConst><twAbsSlack>0.603</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X2Y70.SR</twDest><twNetDelInfo twAcc="twRouted">0.889</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X0Y78.SR</twDest><twNetDelInfo twAcc="twRouted">0.750</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X2Y68.SR</twDest><twNetDelInfo twAcc="twRouted">0.592</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X0Y76.SR</twDest><twNetDelInfo twAcc="twRouted">0.745</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X2Y76.SR</twDest><twNetDelInfo twAcc="twRouted">1.397</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X0Y70.SR</twDest><twNetDelInfo twAcc="twRouted">0.885</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X0Y68.SR</twDest><twNetDelInfo twAcc="twRouted">0.586</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X2Y78.SR</twDest><twNetDelInfo twAcc="twRouted">1.012</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X1Y70.CE</twDest><twNetDelInfo twAcc="twRouted">0.624</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X1Y69.CE</twDest><twNetDelInfo twAcc="twRouted">1.144</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="78" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.855</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.145</twSlack><twNet>data_read_controller0/rst_dqs_div</twNet><twDel>1.855</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>1.145</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X3Y53.F1</twDest><twNetDelInfo twAcc="twRouted">1.171</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X3Y72.F1</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X1Y53.BY</twDest><twNetDelInfo twAcc="twRouted">1.855</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X1Y53.G2</twDest><twNetDelInfo twAcc="twRouted">1.820</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X1Y72.BY</twDest><twNetDelInfo twAcc="twRouted">1.120</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X1Y72.G2</twDest><twNetDelInfo twAcc="twRouted">1.084</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="79" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/delay5&quot;         MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.074</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.926</twSlack><twNet>data_read_controller0/rst_dqs_div_delayed1/delay5</twNet><twDel>0.074</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>2.926</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y66.Y</twSrc><twDest>SLICE_X0Y67.F2</twDest><twNetDelInfo twAcc="twRouted">0.074</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="80" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/delay3&quot;         MAXDELAY = 3 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="81" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/delay4&quot;         MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.046</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.954</twSlack><twNet>data_read_controller0/rst_dqs_div_delayed1/delay4</twNet><twDel>0.046</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>2.954</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y66.X</twSrc><twDest>SLICE_X1Y66.G4</twDest><twNetDelInfo twAcc="twRouted">0.046</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="82" twConstType="NETDELAY" ><twConstHead uID="17"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/delay1&quot;         MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.044</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.956</twSlack><twNet>data_read_controller0/rst_dqs_div_delayed1/delay1</twNet><twDel>0.044</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>2.956</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y66.X</twSrc><twDest>SLICE_X0Y67.G3</twDest><twNetDelInfo twAcc="twRouted">0.044</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="83" twConstType="NETDELAY" ><twConstHead uID="18"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/delay2&quot;         MAXDELAY = 3 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="84" twConstType="NETDELAY" ><twConstHead uID="19"><twConstName UCFConstName="NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 700ps;" ScopeName="">NET &quot;myRAM/top0/dqs_int_delay_in0&quot; MAXDELAY = 0.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.699</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.001</twSlack><twNet>myRAM/top0/dqs_int_delay_in0</twNet><twDel>0.699</twDel><twTimeConst>0.700</twTimeConst><twAbsSlack>0.001</twAbsSlack><twDetNet><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X3Y54.G2</twDest><twNetDelInfo twAcc="twRouted">0.483</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y54.F3</twDest><twNetDelInfo twAcc="twRouted">0.407</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y54.G3</twDest><twNetDelInfo twAcc="twRouted">0.408</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y55.F4</twDest><twNetDelInfo twAcc="twRouted">0.378</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y55.G3</twDest><twNetDelInfo twAcc="twRouted">0.408</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y54.F4</twDest><twNetDelInfo twAcc="twRouted">0.386</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y54.G3</twDest><twNetDelInfo twAcc="twRouted">0.422</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y55.F4</twDest><twNetDelInfo twAcc="twRouted">0.386</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y55.G3</twDest><twNetDelInfo twAcc="twRouted">0.422</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X3Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.483</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X1Y55.G4</twDest><twNetDelInfo twAcc="twRouted">0.699</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X1Y54.G3</twDest><twNetDelInfo twAcc="twRouted">0.682</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="85" twConstType="NETDELAY" ><twConstHead uID="20"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col0/delay2&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.174</twSlack><twNet>data_read_controller0/dqs_delay0_col0/delay2</twNet><twDel>0.186</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.174</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y54.Y</twSrc><twDest>SLICE_X3Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="86" twConstType="NETDELAY" ><twConstHead uID="21"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col0/delay3&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="87" twConstType="NETDELAY" ><twConstHead uID="22"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col0/delay4&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="88" twConstType="NETDELAY" ><twConstHead uID="23"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col0/delay5&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.205</twSlack><twNet>data_read_controller0/dqs_delay0_col0/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.205</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y55.Y</twSrc><twDest>SLICE_X2Y55.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="89" twConstType="NETDELAY" ><twConstHead uID="24"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col0/delay1&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.195</twSlack><twNet>data_read_controller0/dqs_delay0_col0/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.195</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y54.X</twSrc><twDest>SLICE_X2Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="90" twConstType="NETDELAY" ><twConstHead uID="25"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col1/delay2&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="91" twConstType="NETDELAY" ><twConstHead uID="26"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col1/delay3&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.239</twSlack><twNet>data_read_controller0/dqs_delay0_col1/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.239</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y54.Y</twSrc><twDest>SLICE_X0Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="92" twConstType="NETDELAY" ><twConstHead uID="27"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col1/delay4&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="93" twConstType="NETDELAY" ><twConstHead uID="28"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col1/delay5&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.205</twSlack><twNet>data_read_controller0/dqs_delay0_col1/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.205</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y55.Y</twSrc><twDest>SLICE_X0Y55.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="94" twConstType="NETDELAY" ><twConstHead uID="29"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col1/delay1&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.195</twSlack><twNet>data_read_controller0/dqs_delay0_col1/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.195</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y54.X</twSrc><twDest>SLICE_X0Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="95" twConstType="NETDELAY" ><twConstHead uID="30"><twConstName UCFConstName="NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 700ps;" ScopeName="">NET &quot;myRAM/top0/dqs_int_delay_in1&quot; MAXDELAY = 0.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.545</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.155</twSlack><twNet>myRAM/top0/dqs_int_delay_in1</twNet><twDel>0.545</twDel><twTimeConst>0.700</twTimeConst><twAbsSlack>0.155</twAbsSlack><twDetNet><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X3Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.524</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X1Y75.G1</twDest><twNetDelInfo twAcc="twRouted">0.545</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X3Y74.G2</twDest><twNetDelInfo twAcc="twRouted">0.524</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X1Y74.G3</twDest><twNetDelInfo twAcc="twRouted">0.450</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y74.F3</twDest><twNetDelInfo twAcc="twRouted">0.448</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y74.G3</twDest><twNetDelInfo twAcc="twRouted">0.449</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y75.F3</twDest><twNetDelInfo twAcc="twRouted">0.448</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y75.G3</twDest><twNetDelInfo twAcc="twRouted">0.436</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y74.F4</twDest><twNetDelInfo twAcc="twRouted">0.427</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y74.G3</twDest><twNetDelInfo twAcc="twRouted">0.463</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y75.F4</twDest><twNetDelInfo twAcc="twRouted">0.427</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y75.G3</twDest><twNetDelInfo twAcc="twRouted">0.463</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="96" twConstType="NETDELAY" ><twConstHead uID="31"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col0/delay2&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.174</twSlack><twNet>data_read_controller0/dqs_delay1_col0/delay2</twNet><twDel>0.186</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.174</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y74.Y</twSrc><twDest>SLICE_X3Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="97" twConstType="NETDELAY" ><twConstHead uID="32"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col0/delay3&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="98" twConstType="NETDELAY" ><twConstHead uID="33"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col0/delay4&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.341</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.019</twSlack><twNet>data_read_controller0/dqs_delay1_col0/delay4</twNet><twDel>0.341</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.019</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y75.Y</twSrc><twDest>SLICE_X3Y75.G4</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="99" twConstType="NETDELAY" ><twConstHead uID="34"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col0/delay5&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="100" twConstType="NETDELAY" ><twConstHead uID="35"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col0/delay1&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.195</twSlack><twNet>data_read_controller0/dqs_delay1_col0/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.195</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y74.X</twSrc><twDest>SLICE_X2Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="101" twConstType="NETDELAY" ><twConstHead uID="36"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col1/delay2&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.174</twSlack><twNet>data_read_controller0/dqs_delay1_col1/delay2</twNet><twDel>0.186</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.174</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y74.Y</twSrc><twDest>SLICE_X1Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="102" twConstType="NETDELAY" ><twConstHead uID="37"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col1/delay3&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="103" twConstType="NETDELAY" ><twConstHead uID="38"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col1/delay4&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.105</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.255</twSlack><twNet>data_read_controller0/dqs_delay1_col1/delay4</twNet><twDel>0.105</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.255</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y75.Y</twSrc><twDest>SLICE_X1Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.105</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="104" twConstType="NETDELAY" ><twConstHead uID="39"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col1/delay5&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="105" twConstType="NETDELAY" ><twConstHead uID="40"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col1/delay1&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.195</twSlack><twNet>data_read_controller0/dqs_delay1_col1/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.195</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y74.X</twSrc><twDest>SLICE_X0Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="106" twConstType="PERIOD" ><twConstHead uID="41"><twConstName UCFConstName="TIMESPEC &quot;TS_Clock&quot; = PERIOD &quot;Clock&quot; 16.0 ns HIGH 50 %;" ScopeName="">TS_Clock = PERIOD TIMEGRP &quot;Clock&quot; 16 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="107"><twPinLimitBanner>Component Switching Limit Checks: TS_Clock = PERIOD TIMEGRP &quot;Clock&quot; 16 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="108" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="10.000" period="16.000" constraintValue="8.000" deviceLimit="3.000" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="Clock"/><twPinLimit anchorID="109" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="10.000" period="16.000" constraintValue="8.000" deviceLimit="3.000" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="Clock"/><twPinLimit anchorID="110" type="MINPERIOD" name="Tdcmpc" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="Clock"/></twPinLimitRpt></twConst><twConst anchorID="111" twConstType="PERIOD" ><twConstHead uID="42"><twConstName UCFConstName="TIMESPEC &quot;TS_Clock&quot; = PERIOD &quot;Clock&quot; 16.0 ns HIGH 50 %;" ScopeName="">TS_myRAM_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP         &quot;myRAM_infrastructure_top0_clk_dcm0_clk0dcm&quot; TS_Clock HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.014</twMinPer></twConstHead><twPinLimitRpt anchorID="112"><twPinLimitBanner>Component Switching Limit Checks: TS_myRAM_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        &quot;myRAM_infrastructure_top0_clk_dcm0_clk0dcm&quot; TS_Clock HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="113" type="MINLOWPULSE" name="Twpl" slack="13.986" period="16.000" constraintValue="8.000" deviceLimit="1.007" physResource="myRAM/top0/controller0/ROW_ADDRESS_reg&lt;8&gt;/CLK" logResource="myRAM/top0/controller0/Mshreg_ROW_ADDRESS_reg_8/SRL16E/WS" locationPin="SLICE_X8Y65.CLK" clockNet="myRAM/clk_0"/><twPinLimit anchorID="114" type="MINHIGHPULSE" name="Twph" slack="13.986" period="16.000" constraintValue="8.000" deviceLimit="1.007" physResource="myRAM/top0/controller0/ROW_ADDRESS_reg&lt;8&gt;/CLK" logResource="myRAM/top0/controller0/Mshreg_ROW_ADDRESS_reg_8/SRL16E/WS" locationPin="SLICE_X8Y65.CLK" clockNet="myRAM/clk_0"/><twPinLimit anchorID="115" type="MINPERIOD" name="Tcp" slack="13.986" period="16.000" constraintValue="16.000" deviceLimit="2.014" freqLimit="496.524" physResource="myRAM/top0/controller0/ROW_ADDRESS_reg&lt;8&gt;/CLK" logResource="myRAM/top0/controller0/Mshreg_ROW_ADDRESS_reg_8/SRL16E/WS" locationPin="SLICE_X8Y65.CLK" clockNet="myRAM/clk_0"/></twPinLimitRpt></twConst><twConst anchorID="116" twConstType="PERIOD" ><twConstHead uID="43"><twConstName UCFConstName="TIMESPEC &quot;TS_Clock&quot; = PERIOD &quot;Clock&quot; 16.0 ns HIGH 50 %;" ScopeName="">TS_myRAM_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP         &quot;myRAM_infrastructure_top0_clk_dcm0_clk90dcm&quot; TS_Clock PHASE 4 ns HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.204</twMinPer></twConstHead><twPinLimitRpt anchorID="117"><twPinLimitBanner>Component Switching Limit Checks: TS_myRAM_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        &quot;myRAM_infrastructure_top0_clk_dcm0_clk90dcm&quot; TS_Clock PHASE 4 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="118" type="MINLOWPULSE" name="Trpw" slack="12.796" period="16.000" constraintValue="8.000" deviceLimit="1.602" physResource="captured&lt;23&gt;/SR" logResource="captured_23/SR" locationPin="SLICE_X8Y66.SR" clockNet="myRAM/infrastructure_top0/sys_rst"/><twPinLimit anchorID="119" type="MINHIGHPULSE" name="Trpw" slack="12.796" period="16.000" constraintValue="8.000" deviceLimit="1.602" physResource="captured&lt;23&gt;/SR" logResource="captured_23/SR" locationPin="SLICE_X8Y66.SR" clockNet="myRAM/infrastructure_top0/sys_rst"/><twPinLimit anchorID="120" type="MINLOWPULSE" name="Trpw" slack="12.796" period="16.000" constraintValue="8.000" deviceLimit="1.602" physResource="captured&lt;15&gt;/SR" logResource="captured_15/SR" locationPin="SLICE_X14Y69.SR" clockNet="myRAM/infrastructure_top0/sys_rst"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="121"><twConstRollup name="mydcm/CLKIN_IBUFG" fullName="NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="7.500" actualRollup="19.925" errors="0" errorRollup="0" items="0" itemsRollup="1002842"/><twConstRollup name="mydcm/CLKFX_BUF" fullName="PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from  NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS  " type="child" depth="1" requirement="16.667" prefType="period" actual="16.604" actualRollup="15.718" errors="0" errorRollup="0" items="999869" itemsRollup="2973"/><twConstRollup name="myRAM/infrastructure_top0/clk_dcm0/clk0dcm" fullName="PERIOD analysis for net &quot;myRAM/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from  PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%; divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS   duty cycle corrected to 16.667 nS  HIGH 8.333 nS  " type="child" depth="2" requirement="16.667" prefType="period" actual="15.718" actualRollup="N/A" errors="0" errorRollup="0" items="2294" itemsRollup="0"/><twConstRollup name="myRAM/infrastructure_top0/clk_dcm0/clk90dcm" fullName="PERIOD analysis for net &quot;myRAM/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from  PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%; divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS   duty cycle corrected to 16.667 nS  HIGH 8.333 nS  " type="child" depth="2" requirement="16.667" prefType="period" actual="13.569" actualRollup="N/A" errors="0" errorRollup="0" items="679" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="41" anchorID="122"><twConstRollup name="TS_Clock" fullName="TS_Clock = PERIOD TIMEGRP &quot;Clock&quot; 16 ns HIGH 50%;" type="origin" depth="0" requirement="16.000" prefType="period" actual="6.000" actualRollup="3.204" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_myRAM_infrastructure_top0_clk_dcm0_clk0dcm" fullName="TS_myRAM_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP         &quot;myRAM_infrastructure_top0_clk_dcm0_clk0dcm&quot; TS_Clock HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="2.014" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_myRAM_infrastructure_top0_clk_dcm0_clk90dcm" fullName="TS_myRAM_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP         &quot;myRAM_infrastructure_top0_clk_dcm0_clk90dcm&quot; TS_Clock PHASE 4 ns HIGH         50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="3.204" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="123">0</twUnmetConstCnt><twDataSheet anchorID="124" twNameLen="15"><twClk2SUList anchorID="125" twDestWidth="8"><twDest>SysClock</twDest><twClk2SU><twSrc>SysClock</twSrc><twRiseRise>16.604</twRiseRise><twFallRise>8.044</twFallRise><twRiseFall>4.504</twRiseFall><twFallFall>11.030</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="126"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1002842</twPathCnt><twNetCnt>27</twNetCnt><twConnCnt>28425</twConnCnt></twConstCov><twStats anchorID="127"><twMinPer>16.604</twMinPer><twFootnote number="1" /><twMaxFreq>60.226</twMaxFreq><twMaxNetDel>1.855</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Oct 29 10:46:37 2012 </twTimestamp></twFoot><twClientInfo anchorID="128"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 295 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
