{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "wb_clk_i: 960.0000"
  ],
  "cts__clock__skew__hold": 122.9313,
  "cts__clock__skew__hold__post_repair": 121.7047,
  "cts__clock__skew__hold__pre_repair": 121.7047,
  "cts__clock__skew__setup": 122.9313,
  "cts__clock__skew__setup__post_repair": 121.7047,
  "cts__clock__skew__setup__pre_repair": 121.7047,
  "cts__design__instance__area": 7655.6665,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 7644.9209,
  "cts__design__instance__area__pre_repair": 7644.9209,
  "cts__design__instance__area__stdcell": 7655.6665,
  "cts__design__instance__area__stdcell__post_repair": 7644.9209,
  "cts__design__instance__area__stdcell__pre_repair": 7644.9209,
  "cts__design__instance__count": 58195,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 58143,
  "cts__design__instance__count__pre_repair": 58143,
  "cts__design__instance__count__setup_buffer": 52.0,
  "cts__design__instance__count__stdcell": 58195,
  "cts__design__instance__count__stdcell__post_repair": 58143,
  "cts__design__instance__count__stdcell__pre_repair": 58143,
  "cts__design__instance__displacement__max": 1.415,
  "cts__design__instance__displacement__mean": 0.0,
  "cts__design__instance__displacement__total": 56.878,
  "cts__design__instance__utilization": 0.406,
  "cts__design__instance__utilization__post_repair": 0.4054,
  "cts__design__instance__utilization__pre_repair": 0.4054,
  "cts__design__instance__utilization__stdcell": 0.406,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4054,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4054,
  "cts__design__io": 216,
  "cts__design__io__post_repair": 216,
  "cts__design__io__pre_repair": 216,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0276,
  "cts__power__internal__total__post_repair": 0.0276,
  "cts__power__internal__total__pre_repair": 0.0276,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.016,
  "cts__power__switching__total__post_repair": 0.016,
  "cts__power__switching__total__pre_repair": 0.016,
  "cts__power__total": 0.0436,
  "cts__power__total__post_repair": 0.0436,
  "cts__power__total__pre_repair": 0.0436,
  "cts__route__wirelength__estimated": 158507.095,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0701,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0708,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0708,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 45,
  "cts__timing__drv__max_slew__post_repair": 67,
  "cts__timing__drv__max_slew__pre_repair": 67,
  "cts__timing__drv__max_slew_limit": -0.0793,
  "cts__timing__drv__max_slew_limit__post_repair": -0.1803,
  "cts__timing__drv__max_slew_limit__pre_repair": -0.1803,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": -14842.9502,
  "cts__timing__setup__tns__pre_repair": -14842.9502,
  "cts__timing__setup__ws": 3.7,
  "cts__timing__setup__ws__post_repair": -193.84,
  "cts__timing__setup__ws__pre_repair": -193.84,
  "detailedplace__cpu__total": 64.97,
  "detailedplace__design__instance__area": 7607.0566,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 7607.0566,
  "detailedplace__design__instance__count": 57772,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 57772,
  "detailedplace__design__instance__displacement__max": 3.54,
  "detailedplace__design__instance__displacement__mean": 0.36,
  "detailedplace__design__instance__displacement__total": 20802.171,
  "detailedplace__design__instance__utilization": 0.4034,
  "detailedplace__design__instance__utilization__stdcell": 0.4034,
  "detailedplace__design__io": 216,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 482056.0,
  "detailedplace__power__internal__total": 0.0272,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0115,
  "detailedplace__power__total": 0.0387,
  "detailedplace__route__wirelength__estimated": 157080.276,
  "detailedplace__runtime__total": "1:05.96",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0708,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 67,
  "detailedplace__timing__drv__max_slew_limit": -0.1803,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -13413.2002,
  "detailedplace__timing__setup__ws": -185.85,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 42454,
  "detailedroute__route__drc_errors__iter:2": 15928,
  "detailedroute__route__drc_errors__iter:3": 15023,
  "detailedroute__route__drc_errors__iter:4": 70,
  "detailedroute__route__drc_errors__iter:5": 9,
  "detailedroute__route__drc_errors__iter:6": 0,
  "detailedroute__route__net": 56300,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 519171,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 519171,
  "detailedroute__route__wirelength": 221065,
  "detailedroute__route__wirelength__iter:1": 223225,
  "detailedroute__route__wirelength__iter:2": 221688,
  "detailedroute__route__wirelength__iter:3": 221082,
  "detailedroute__route__wirelength__iter:4": 221073,
  "detailedroute__route__wirelength__iter:5": 221070,
  "detailedroute__route__wirelength__iter:6": 221065,
  "finish__clock__skew__hold": 171.7153,
  "finish__clock__skew__setup": 172.3766,
  "finish__cpu__total": 154.77,
  "finish__design__instance__area": 7655.6665,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 7655.6665,
  "finish__design__instance__count": 58195,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 58195,
  "finish__design__instance__utilization": 0.406,
  "finish__design__instance__utilization__stdcell": 0.406,
  "finish__design__io": 216,
  "finish__mem__peak": 4330192.0,
  "finish__power__internal__total": 0.0279,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0167,
  "finish__power__total": 0.0446,
  "finish__runtime__total": "2:40.54",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.0326,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 515,
  "finish__timing__drv__max_slew_limit": -0.8056,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -21364.6602,
  "finish__timing__setup__ws": -198.63,
  "finish__timing__wns_percent_delay": -14.689204,
  "floorplan__cpu__total": 2.53,
  "floorplan__design__instance__area": 7046.9805,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 7046.9805,
  "floorplan__design__instance__count": 53107,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 53107,
  "floorplan__design__instance__utilization": 0.3737,
  "floorplan__design__instance__utilization__stdcell": 0.3737,
  "floorplan__design__io": 216,
  "floorplan__mem__peak": 271440.0,
  "floorplan__power__internal__total": 0.0662,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.008,
  "floorplan__power__total": 0.0742,
  "floorplan__runtime__total": "0:02.82",
  "floorplan__timing__setup__tns": -11511218.0,
  "floorplan__timing__setup__ws": -62963.3789,
  "globalplace__design__instance__area": 7113.7861,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 7113.7861,
  "globalplace__design__instance__count": 55398,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 55398,
  "globalplace__design__instance__utilization": 0.3772,
  "globalplace__design__instance__utilization__stdcell": 0.3772,
  "globalplace__design__io": 216,
  "globalplace__power__internal__total": 0.0921,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0107,
  "globalplace__power__total": 0.1028,
  "globalplace__timing__setup__tns": -22396626.0,
  "globalplace__timing__setup__ws": -121147.0234,
  "globalroute__clock__skew__hold": 139.9998,
  "globalroute__clock__skew__setup": 139.9998,
  "globalroute__design__instance__area": 7655.6665,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 7655.6665,
  "globalroute__design__instance__count": 58195,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 58195,
  "globalroute__design__instance__utilization": 0.406,
  "globalroute__design__instance__utilization__stdcell": 0.406,
  "globalroute__design__io": 216,
  "globalroute__power__internal__total": 0.0278,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.017,
  "globalroute__power__total": 0.0447,
  "globalroute__timing__clock__slack": -103.294,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.0396,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 189,
  "globalroute__timing__drv__max_slew_limit": -0.4229,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -9093.5596,
  "globalroute__timing__setup__ws": -103.29,
  "placeopt__cpu__total": 44.68,
  "placeopt__design__instance__area": 7607.0566,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 7113.7861,
  "placeopt__design__instance__area__stdcell": 7607.0566,
  "placeopt__design__instance__area__stdcell__pre_opt": 7113.7861,
  "placeopt__design__instance__count": 57772,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 55398,
  "placeopt__design__instance__count__stdcell": 57772,
  "placeopt__design__instance__count__stdcell__pre_opt": 55398,
  "placeopt__design__instance__utilization": 0.4034,
  "placeopt__design__instance__utilization__pre_opt": 0.3772,
  "placeopt__design__instance__utilization__stdcell": 0.4034,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3772,
  "placeopt__design__io": 216,
  "placeopt__design__io__pre_opt": 216,
  "placeopt__mem__peak": 454404.0,
  "placeopt__power__internal__total": 0.0256,
  "placeopt__power__internal__total__pre_opt": 0.092,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0079,
  "placeopt__power__switching__total__pre_opt": 0.0107,
  "placeopt__power__total": 0.0335,
  "placeopt__power__total__pre_opt": 0.1027,
  "placeopt__runtime__total": "0:45.56",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0708,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.004,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -14769.0596,
  "placeopt__timing__setup__tns__pre_opt": -22396626.0,
  "placeopt__timing__setup__ws": -217.18,
  "placeopt__timing__setup__ws__pre_opt": -121147.0234,
  "run__flow__design": "ethmac",
  "run__flow__generate_date": "2022-12-16 10:27",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6114-gcf23c5680",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "0a200ed2bb53b47179bb73764e719f6b6478a825",
  "run__flow__scripts_commit": "0a200ed2bb53b47179bb73764e719f6b6478a825",
  "run__flow__uuid": "956848f8-c70b-452f-b397-4e68bec78fc7",
  "run__flow__variant": "base",
  "synth__cpu__total": 86.76,
  "synth__design__instance__area__stdcell": 7567.749,
  "synth__design__instance__count__stdcell": 59013.0,
  "synth__mem__peak": 362580.0,
  "synth__runtime__total": "1:30.31",
  "total_time": "0:06:05.190000"
}