0.6
2018.3
Dec  6 2018
23:39:36
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.sim/sim_1/synth/timing/xsim/uart_top_tb_time_synth.v,1603306395,verilog,,/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/ff_tb.v,,RAM32M_HD1;RAM32M_UNIQ_BASE_;ff;glbl;ram_dp__sim_par;uart_rx_wrapper;uart_rxm_ex;uart_top;uart_tx_wrapper;uart_txm_ex,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/ff_tb.v,1602763706,verilog,,/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_rx_ex_tb.v,,ff_tb,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_rx_ex_tb.v,1602732959,verilog,,/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_rx_wrapper_tb.v,,uart_rx_ex_tb,,,,,,,,
,,,,/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_top_tb.v,,uart_rx_wrapper_tb,,,,,,,,
,,,,/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_tx_wrapper_tb.v,,uart_top_tb,,,,,,,,
,,,,/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_txm_ex_tb.v,,uart_tx_wrapper_tb,,,,,,,,
,,,,,,uart_txm_ex_tb,,,,,,,,
