

================================================================
== Vivado HLS Report for 'memcachedPipeline_receive'
================================================================
* Date:           Wed Oct 21 12:18:36 2020

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.66|      5.75|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 5.37ns
ST_1: getState_load [1/1] 0.00ns
codeRepl:5  %getState_load = load i1* @getState, align 1

ST_1: getValueLength_V_1_load [1/1] 0.00ns
codeRepl:6  %getValueLength_V_1_load = load i12* @getValueLength_V_1, align 2

ST_1: getCounter_1_load [1/1] 0.00ns
codeRepl:7  %getCounter_1_load = load i8* @getCounter_1, align 1

ST_1: stg_6 [1/1] 0.00ns
codeRepl:8  br i1 %getState_load, label %._crit_edge117, label %0

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i12P(i12* @disp2rec_V_V, i32 1)

ST_1: stg_8 [1/1] 0.00ns
:1  br i1 %tmp, label %1, label %._crit_edge115

ST_1: tmp_28 [1/1] 0.00ns
:0  %tmp_28 = call i1 @_ssdm_op_NbReadReq.axis.i512P(i512* %memRdData_V_V, i32 1)

ST_1: stg_10 [1/1] 0.00ns
:1  br i1 %tmp_28, label %2, label %._crit_edge115

ST_1: tmp_V_20 [1/1] 2.91ns
:0  %tmp_V_20 = call i12 @_ssdm_op_Read.ap_fifo.volatile.i12P(i12* @disp2rec_V_V)

ST_1: tmp_V_23 [1/1] 0.00ns
:1  %tmp_V_23 = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %memRdData_V_V)

ST_1: stg_13 [1/1] 0.89ns
:2  store i512 %tmp_V_23, i512* @memInputWord_V, align 64

ST_1: tmp_V_22 [1/1] 0.00ns
:3  %tmp_V_22 = trunc i512 %tmp_V_23 to i64

ST_1: tmp_68 [1/1] 1.30ns
:5  %tmp_68 = add i12 -8, %tmp_V_20

ST_1: stg_16 [1/1] 0.89ns
:6  store i12 %tmp_68, i12* @getValueLength_V_1, align 2

ST_1: tmp_69 [1/1] 1.24ns
:7  %tmp_69 = add i8 1, %getCounter_1_load

ST_1: stg_18 [1/1] 0.89ns
:8  store i8 %tmp_69, i8* @getCounter_1, align 1

ST_1: stg_19 [1/1] 0.89ns
:9  store i1 true, i1* @getState, align 1

ST_1: tmp_99 [1/1] 0.00ns
._crit_edge117:0  %tmp_99 = trunc i8 %getCounter_1_load to i4

ST_1: Lo_assign [1/1] 0.00ns
._crit_edge117:1  %Lo_assign = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %getCounter_1_load, i6 0)

ST_1: Hi_assign [1/1] 0.00ns
._crit_edge117:2  %Hi_assign = or i14 %Lo_assign, 63

ST_1: p_Val2_s [1/1] 0.00ns
._crit_edge117:3  %p_Val2_s = load i512* @memInputWord_V, align 64

ST_1: tmp_100 [1/1] 1.28ns
._crit_edge117:4  %tmp_100 = icmp ugt i14 %Lo_assign, %Hi_assign

ST_1: tmp_101 [1/1] 0.00ns
._crit_edge117:5  %tmp_101 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_99, i6 0)

ST_1: tmp_102 [1/1] 0.00ns
._crit_edge117:6  %tmp_102 = trunc i14 %Hi_assign to i10

ST_1: tmp_103 [1/1] 0.00ns
._crit_edge117:7  %tmp_103 = call i512 @llvm.part.select.i512(i512 %p_Val2_s, i32 511, i32 0)

ST_1: tmp_104 [1/1] 1.30ns
._crit_edge117:8  %tmp_104 = sub i10 %tmp_101, %tmp_102

ST_1: tmp_105 [1/1] 1.30ns
._crit_edge117:9  %tmp_105 = sub i10 511, %tmp_101

ST_1: tmp_106 [1/1] 1.30ns
._crit_edge117:10  %tmp_106 = sub i10 %tmp_102, %tmp_101

ST_1: tmp_107 [1/1] 0.71ns
._crit_edge117:11  %tmp_107 = select i1 %tmp_100, i10 %tmp_104, i10 %tmp_106

ST_1: tmp_108 [1/1] 0.71ns
._crit_edge117:12  %tmp_108 = select i1 %tmp_100, i512 %tmp_103, i512 %p_Val2_s

ST_1: tmp_109 [1/1] 0.71ns
._crit_edge117:13  %tmp_109 = select i1 %tmp_100, i10 %tmp_105, i10 %tmp_101

ST_1: tmp_111 [1/1] 0.00ns
._crit_edge117:15  %tmp_111 = zext i10 %tmp_109 to i512

ST_1: tmp_113 [1/1] 3.36ns
._crit_edge117:17  %tmp_113 = lshr i512 %tmp_108, %tmp_111

ST_1: tmp_117 [1/1] 0.00ns
._crit_edge117:22  %tmp_117 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %getValueLength_V_1_load, i32 3, i32 11)

ST_1: icmp [1/1] 1.33ns
._crit_edge117:23  %icmp = icmp ne i9 %tmp_117, 0

ST_1: tmp_s [1/1] 1.30ns
._crit_edge117:24  %tmp_s = add i12 %getValueLength_V_1_load, -8

ST_1: storemerge [1/1] 0.71ns
._crit_edge117:25  %storemerge = select i1 %icmp, i12 %tmp_s, i12 0

ST_1: stg_40 [1/1] 0.89ns
._crit_edge117:26  store i12 %storemerge, i12* @getValueLength_V_1, align 2

ST_1: tmp_65 [1/1] 1.30ns
._crit_edge117:27  %tmp_65 = icmp eq i12 %storemerge, 0

ST_1: stg_42 [1/1] 0.00ns
._crit_edge117:28  br i1 %tmp_65, label %3, label %4

ST_1: tmp_66 [1/1] 1.34ns
:0  %tmp_66 = icmp eq i8 %getCounter_1_load, 7

ST_1: stg_44 [1/1] 0.00ns
:1  br i1 %tmp_66, label %5, label %6

ST_1: tmp_67 [1/1] 1.24ns
:0  %tmp_67 = add i8 %getCounter_1_load, 1

ST_1: stg_46 [1/1] 0.89ns
:1  br label %7

ST_1: tmp_V_19 [1/1] 0.00ns
:0  %tmp_V_19 = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %memRdData_V_V)

ST_1: stg_48 [1/1] 0.89ns
:1  store i512 %tmp_V_19, i512* @memInputWord_V, align 64

ST_1: stg_49 [1/1] 0.89ns
:2  br label %7

ST_1: stg_50 [1/1] 0.89ns
:1  store i1 false, i1* @getState, align 1

ST_1: stg_51 [1/1] 0.89ns
:2  br label %7

ST_1: storemerge8 [1/1] 0.00ns
:0  %storemerge8 = phi i8 [ 0, %3 ], [ %tmp_67, %6 ], [ 0, %5 ]

ST_1: stg_53 [1/1] 0.89ns
:1  store i8 %storemerge8, i8* @getCounter_1, align 1


 <State 2>: 5.75ns
ST_2: stg_54 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i512* %memRdData_V_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_55 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i1* @filterPopGet_V_V, [8 x i8]* @str1502, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1503, [1 x i8]* @str1503, [8 x i8]* @str1502)

ST_2: stg_56 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i64* @getPath2remux_V_V, [8 x i8]* @str1454, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1455, [1 x i8]* @str1455, [8 x i8]* @str1454)

ST_2: stg_57 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i12* @disp2rec_V_V, [8 x i8]* @str1438, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1439, [1 x i8]* @str1439, [8 x i8]* @str1438)

ST_2: stg_58 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1128) nounwind

ST_2: stg_59 [1/1] 2.91ns
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @getPath2remux_V_V, i64 %tmp_V_22)

ST_2: stg_60 [1/1] 0.00ns
:10  br label %._crit_edge115

ST_2: stg_61 [1/1] 0.00ns
._crit_edge115:0  br label %._crit_edge114

ST_2: tmp_110 [1/1] 1.30ns
._crit_edge117:14  %tmp_110 = sub i10 511, %tmp_107

ST_2: tmp_112 [1/1] 0.00ns
._crit_edge117:16  %tmp_112 = zext i10 %tmp_110 to i512

ST_2: tmp_114 [1/1] 0.82ns
._crit_edge117:18  %tmp_114 = lshr i512 -1, %tmp_112

ST_2: p_Result_s [1/1] 0.71ns
._crit_edge117:19  %p_Result_s = and i512 %tmp_113, %tmp_114

ST_2: tmp_V [1/1] 0.00ns
._crit_edge117:20  %tmp_V = trunc i512 %p_Result_s to i64

ST_2: stg_67 [1/1] 2.91ns
._crit_edge117:21  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @getPath2remux_V_V, i64 %tmp_V)

ST_2: stg_68 [1/1] 1.66ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @filterPopGet_V_V, i1 true)

ST_2: stg_69 [1/1] 0.00ns
:2  br label %._crit_edge114

ST_2: stg_70 [1/1] 0.00ns
._crit_edge114:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
