
Selected circuits
===================
 - **Circuit**: 8-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mse parameters
 - **References**: 
  - V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: [10.23919/DATE.2017.7926993](https://dx.doi.org/10.23919/DATE.2017.7926993)


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8u_pwr_0_391_ | 0.00% | 0% | 0.00% | 0% | 0.00 |  [[Verilog generic](mul8u_pwr_0_391__gen.v)] [[Verilog PDK45](mul8u_pwr_0_391__pdk45.v)]  [[C](mul8u_pwr_0_391_.c)] |
| mul8u_pwr_0_386_ | 0.0015% | 0.0046% | 64.06% | 0.052% | 1.88 |  [[Verilog generic](mul8u_pwr_0_386__gen.v)] [[Verilog PDK45](mul8u_pwr_0_386__pdk45.v)]  [[C](mul8u_pwr_0_386_.c)] |
| mul8u_pwr_0_370_ | 0.0046% | 0.017% | 75.00% | 0.18% | 16.69 |  [[Verilog generic](mul8u_pwr_0_370__gen.v)] [[Verilog PDK45](mul8u_pwr_0_370__pdk45.v)]  [[C](mul8u_pwr_0_370_.c)] |
| mul8u_pwr_0_344_ | 0.017% | 0.082% | 74.80% | 0.51% | 241.00 |  [[Verilog generic](mul8u_pwr_0_344__gen.v)] [[Verilog PDK45](mul8u_pwr_0_344__pdk45.v)]  [[C](mul8u_pwr_0_344_.c)] |
| mul8u_pwr_0_276_ | 0.065% | 0.25% | 96.37% | 1.9% | 2763.56 |  [[Verilog generic](mul8u_pwr_0_276__gen.v)] [[Verilog PDK45](mul8u_pwr_0_276__pdk45.v)]  [[C](mul8u_pwr_0_276_.c)] |
| mul8u_pwr_0_195_ | 0.20% | 0.89% | 98.16% | 4.7% | 27986.79 |  [[Verilog generic](mul8u_pwr_0_195__gen.v)] [[Verilog PDK45](mul8u_pwr_0_195__pdk45.v)]  [[C](mul8u_pwr_0_195_.c)] |
| mul8u_pwr_0_095_ | 0.67% | 2.9% | 99.05% | 12% | 305440.25 |  [[Verilog generic](mul8u_pwr_0_095__gen.v)] [[Verilog PDK45](mul8u_pwr_0_095__pdk45.v)]  [[C](mul8u_pwr_0_095_.c)] |
| mul8u_pwr_0_031_ | 2.28% | 9.1% | 99.16% | 28% | 3395904.25 |  [[Verilog generic](mul8u_pwr_0_031__gen.v)] [[Verilog PDK45](mul8u_pwr_0_031__pdk45.v)]  [[C](mul8u_pwr_0_031_.c)] |
| mul8u_pwr_0_002_ | 7.41% | 26% | 99.21% | 58% | 37660750.25 |  [[Verilog generic](mul8u_pwr_0_002__gen.v)] [[Verilog PDK45](mul8u_pwr_0_002__pdk45.v)]  [[C](mul8u_pwr_0_002_.c)] |
| mul8u_pwr_0_000_ | 24.81% | 99% | 99.22% | 100% | 471649806.25 |  [[Verilog generic](mul8u_pwr_0_000__gen.v)] [[Verilog PDK45](mul8u_pwr_0_000__pdk45.v)]  [[C](mul8u_pwr_0_000_.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)
             