;redcode
;assert 1
	SPL 0, <-101
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	MOV -4, <-20
	ADD 240, 60
	ADD 30, 9
	ADD @127, 106
	ADD 240, 60
	MOV -4, <-20
	SPL 0, <-101
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	DJN -1, @-20
	SUB 100, -100
	SUB @0, @2
	SUB @0, @2
	CMP #0, -0
	CMP #0, -0
	SLT -130, 9
	CMP #0, -0
	JMP @12, #200
	JMP @12, #200
	DJN -1, @-20
	DJN -1, @-20
	CMP @121, 106
	SUB #102, -101
	SUB @0, @2
	SPL 0, <-101
	SUB @0, @2
	JMP @12, @13
	ADD 30, 9
	CMP @121, 106
	MOV -7, <-20
	ADD 30, 9
	DJN @22, #15
	ADD 30, 9
	DJN @22, #15
	CMP @-207, <-120
	SPL 20, <12
	ADD 30, 9
	CMP @-207, <-120
	DJN -1, @-20
	SPL 0, <-101
	CMP -207, <-120
	CMP -207, <-120
