// Seed: 207679048
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5,
    input logic sample,
    output id_7
);
  always id_4 = 1;
  type_12 id_8 (
      .id_0(1),
      .id_1(id_0 == id_4)
  );
endmodule
