# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Full Version
# File: C:\Demo\DE0_NANO_ADC\DE0_NANO.csv
# Generated on: Sun Sep 16 19:39:35 2012

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
ADC_CS_N,Output,PIN_A10,7,B7_N0,3.3-V LVTTL,,,,
ADC_SADDR,Output,PIN_B10,7,B7_N0,3.3-V LVTTL,,,,
ADC_SCLK,Output,PIN_B14,7,B7_N0,3.3-V LVTTL,,,,
ADC_SDAT,Input,PIN_A9,7,B7_N0,3.3-V LVTTL,,,,
CLOCK_50,Input,PIN_R8,3,B3_N0,3.3-V LVTTL,,,,
DRAM_ADDR[12],Output,PIN_L4,2,B2_N0,3.3-V LVTTL,,,,
DRAM_ADDR[11],Output,PIN_N1,2,B2_N0,3.3-V LVTTL,,,,
DRAM_ADDR[10],Output,PIN_N2,2,B2_N0,3.3-V LVTTL,,,,
DRAM_ADDR[9],Output,PIN_P1,2,B2_N0,3.3-V LVTTL,,,,
DRAM_ADDR[8],Output,PIN_R1,2,B2_N0,3.3-V LVTTL,,,,
DRAM_ADDR[7],Output,PIN_T6,3,B3_N0,3.3-V LVTTL,,,,
DRAM_ADDR[6],Output,PIN_N8,3,B3_N0,3.3-V LVTTL,,,,
DRAM_ADDR[5],Output,PIN_T7,3,B3_N0,3.3-V LVTTL,,,,
DRAM_ADDR[4],Output,PIN_P8,3,B3_N0,3.3-V LVTTL,,,,
DRAM_ADDR[3],Output,PIN_M8,3,B3_N0,3.3-V LVTTL,,,,
DRAM_ADDR[2],Output,PIN_N6,3,B3_N0,3.3-V LVTTL,,,,
DRAM_ADDR[1],Output,PIN_N5,3,B3_N0,3.3-V LVTTL,,,,
DRAM_ADDR[0],Output,PIN_P2,2,B2_N0,3.3-V LVTTL,,,,
DRAM_BA[1],Output,PIN_M6,3,B3_N0,3.3-V LVTTL,,,,
DRAM_BA[0],Output,PIN_M7,3,B3_N0,3.3-V LVTTL,,,,
DRAM_CAS_N,Output,PIN_L1,2,B2_N0,3.3-V LVTTL,,,,
DRAM_CKE,Output,PIN_L7,3,B3_N0,3.3-V LVTTL,,,,
DRAM_CLK,Output,PIN_R4,3,B3_N0,3.3-V LVTTL,,,,
DRAM_CS_N,Output,PIN_P6,3,B3_N0,3.3-V LVTTL,,,,
DRAM_DQ[15],Bidir,PIN_K1,2,B2_N0,3.3-V LVTTL,,,,
DRAM_DQ[14],Bidir,PIN_N3,3,B3_N0,3.3-V LVTTL,,,,
DRAM_DQ[13],Bidir,PIN_P3,3,B3_N0,3.3-V LVTTL,,,,
DRAM_DQ[12],Bidir,PIN_R5,3,B3_N0,3.3-V LVTTL,,,,
DRAM_DQ[11],Bidir,PIN_R3,3,B3_N0,3.3-V LVTTL,,,,
DRAM_DQ[10],Bidir,PIN_T3,3,B3_N0,3.3-V LVTTL,,,,
DRAM_DQ[9],Bidir,PIN_T2,3,B3_N0,3.3-V LVTTL,,,,
DRAM_DQ[8],Bidir,PIN_T4,3,B3_N0,3.3-V LVTTL,,,,
DRAM_DQ[7],Bidir,PIN_R7,3,B3_N0,3.3-V LVTTL,,,,
DRAM_DQ[6],Bidir,PIN_J1,2,B2_N0,3.3-V LVTTL,,,,
DRAM_DQ[5],Bidir,PIN_J2,2,B2_N0,3.3-V LVTTL,,,,
DRAM_DQ[4],Bidir,PIN_K2,2,B2_N0,3.3-V LVTTL,,,,
DRAM_DQ[3],Bidir,PIN_K5,2,B2_N0,3.3-V LVTTL,,,,
DRAM_DQ[2],Bidir,PIN_L8,3,B3_N0,3.3-V LVTTL,,,,
DRAM_DQ[1],Bidir,PIN_G1,1,B1_N0,3.3-V LVTTL,,,,
DRAM_DQ[0],Bidir,PIN_G2,1,B1_N0,3.3-V LVTTL,,,,
DRAM_DQM[1],Output,PIN_T5,3,B3_N0,3.3-V LVTTL,,,,
DRAM_DQM[0],Output,PIN_R6,3,B3_N0,3.3-V LVTTL,,,,
DRAM_RAS_N,Output,PIN_L2,2,B2_N0,3.3-V LVTTL,,,,
DRAM_WE_N,Output,PIN_C2,1,B1_N0,3.3-V LVTTL,,,,
EPCS_ASDO,Output,PIN_C1,1,B1_N0,3.3-V LVTTL,,,,
EPCS_DATA0,Input,PIN_H2,1,B1_N0,3.3-V LVTTL,,,,
EPCS_DCLK,Output,PIN_H1,1,B1_N0,3.3-V LVTTL,,,,
EPCS_NCSO,Output,PIN_D2,1,B1_N0,3.3-V LVTTL,,,,
GPIO_0[33],Bidir,PIN_B12,7,B7_N0,3.3-V LVTTL,,,,
GPIO_0[32],Bidir,PIN_D12,7,B7_N0,3.3-V LVTTL,,,,
GPIO_0[31],Bidir,PIN_D11,7,B7_N0,3.3-V LVTTL,,,,
GPIO_0[30],Bidir,PIN_A12,7,B7_N0,3.3-V LVTTL,,,,
GPIO_0[29],Bidir,PIN_B11,7,B7_N0,3.3-V LVTTL,,,,
GPIO_0[28],Bidir,PIN_C11,7,B7_N0,3.3-V LVTTL,,,,
GPIO_0[27],Bidir,PIN_E10,7,B7_N0,3.3-V LVTTL,,,,
GPIO_0[26],Bidir,PIN_E11,7,B7_N0,3.3-V LVTTL,,,,
GPIO_0[25],Bidir,PIN_D9,7,B7_N0,3.3-V LVTTL,,,,
GPIO_0[24],Bidir,PIN_C9,7,B7_N0,3.3-V LVTTL,,,,
GPIO_0[23],Bidir,PIN_E9,7,B7_N0,3.3-V LVTTL,,,,
GPIO_0[22],Bidir,PIN_F9,7,B7_N0,3.3-V LVTTL,,,,
GPIO_0[21],Bidir,PIN_F8,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[20],Bidir,PIN_E8,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[19],Bidir,PIN_D8,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[18],Bidir,PIN_E7,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[17],Bidir,PIN_E6,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[16],Bidir,PIN_C8,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[15],Bidir,PIN_C6,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[14],Bidir,PIN_A7,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[13],Bidir,PIN_D6,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[12],Bidir,PIN_B7,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[11],Bidir,PIN_A6,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[10],Bidir,PIN_B6,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[9],Bidir,PIN_D5,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[8],Bidir,PIN_A5,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[7],Bidir,PIN_B5,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[6],Bidir,PIN_A4,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[5],Bidir,PIN_B4,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[4],Bidir,PIN_B3,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[3],Bidir,PIN_A3,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[2],Bidir,PIN_A2,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[1],Bidir,PIN_C3,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0[0],Bidir,PIN_D3,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0_IN[1],Input,PIN_B8,8,B8_N0,3.3-V LVTTL,,,,
GPIO_0_IN[0],Input,PIN_A8,8,B8_N0,3.3-V LVTTL,,,,
GPIO_1[33],Bidir,PIN_J14,5,B5_N0,3.3-V LVTTL,,,,
GPIO_1[32],Bidir,PIN_J13,5,B5_N0,3.3-V LVTTL,,,,
GPIO_1[31],Bidir,PIN_K15,5,B5_N0,3.3-V LVTTL,,,,
GPIO_1[30],Bidir,PIN_J16,5,B5_N0,3.3-V LVTTL,,,,
GPIO_1[29],Bidir,PIN_L13,5,B5_N0,3.3-V LVTTL,,,,
GPIO_1[28],Bidir,PIN_M10,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[27],Bidir,PIN_N14,5,B5_N0,3.3-V LVTTL,,,,
GPIO_1[26],Bidir,PIN_L14,5,B5_N0,3.3-V LVTTL,,,,
GPIO_1[25],Bidir,PIN_P14,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[24],Bidir,PIN_N15,5,B5_N0,3.3-V LVTTL,,,,
GPIO_1[23],Bidir,PIN_N16,5,B5_N0,3.3-V LVTTL,,,,
GPIO_1[22],Bidir,PIN_R14,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[21],Bidir,PIN_P16,5,B5_N0,3.3-V LVTTL,,,,
GPIO_1[20],Bidir,PIN_P15,5,B5_N0,3.3-V LVTTL,,,,
GPIO_1[19],Bidir,PIN_L15,5,B5_N0,3.3-V LVTTL,,,,
GPIO_1[18],Bidir,PIN_R16,5,B5_N0,3.3-V LVTTL,,,,
GPIO_1[17],Bidir,PIN_K16,5,B5_N0,3.3-V LVTTL,,,,
GPIO_1[16],Bidir,PIN_L16,5,B5_N0,3.3-V LVTTL,,,,
GPIO_1[15],Bidir,PIN_N11,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[14],Bidir,PIN_N9,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[13],Bidir,PIN_P9,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[12],Bidir,PIN_N12,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[11],Bidir,PIN_R10,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[10],Bidir,PIN_P11,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[9],Bidir,PIN_R11,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[8],Bidir,PIN_T10,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[7],Bidir,PIN_T11,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[6],Bidir,PIN_R12,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[5],Bidir,PIN_T12,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[4],Bidir,PIN_R13,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[3],Bidir,PIN_T13,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[2],Bidir,PIN_T14,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[1],Bidir,PIN_T15,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1[0],Bidir,PIN_F13,6,B6_N0,3.3-V LVTTL,,,,
GPIO_1_IN[1],Input,PIN_R9,4,B4_N0,3.3-V LVTTL,,,,
GPIO_1_IN[0],Input,PIN_T9,4,B4_N0,3.3-V LVTTL,,,,
GPIO_2[12],Bidir,PIN_G15,6,B6_N0,3.3-V LVTTL,,,,
GPIO_2[11],Bidir,PIN_G16,6,B6_N0,3.3-V LVTTL,,,,
GPIO_2[10],Bidir,PIN_F14,6,B6_N0,3.3-V LVTTL,,,,
GPIO_2[9],Bidir,PIN_F16,6,B6_N0,3.3-V LVTTL,,,,
GPIO_2[8],Bidir,PIN_F15,6,B6_N0,3.3-V LVTTL,,,,
GPIO_2[7],Bidir,PIN_D14,7,B7_N0,3.3-V LVTTL,,,,
GPIO_2[6],Bidir,PIN_D15,6,B6_N0,3.3-V LVTTL,,,,
GPIO_2[5],Bidir,PIN_D16,6,B6_N0,3.3-V LVTTL,,,,
GPIO_2[4],Bidir,PIN_C15,6,B6_N0,3.3-V LVTTL,,,,
GPIO_2[3],Bidir,PIN_C16,6,B6_N0,3.3-V LVTTL,,,,
GPIO_2[2],Bidir,PIN_C14,7,B7_N0,3.3-V LVTTL,,,,
GPIO_2[1],Bidir,PIN_B16,6,B6_N0,3.3-V LVTTL,,,,
GPIO_2[0],Bidir,PIN_A14,7,B7_N0,3.3-V LVTTL,,,,
GPIO_2_IN[2],Input,PIN_M16,5,B5_N0,3.3-V LVTTL,,,,
GPIO_2_IN[1],Input,PIN_E16,6,B6_N0,3.3-V LVTTL,,,,
GPIO_2_IN[0],Input,PIN_E15,6,B6_N0,3.3-V LVTTL,,,,
G_SENSOR_CS_N,Output,PIN_G5,1,B1_N0,3.3-V LVTTL,,,,
G_SENSOR_INT,Input,PIN_M2,2,B2_N0,3.3-V LVTTL,,,,
I2C_SCLK,Output,PIN_F2,1,B1_N0,3.3-V LVTTL,,,,
I2C_SDAT,Bidir,PIN_F1,1,B1_N0,3.3-V LVTTL,,,,
KEY[1],Input,PIN_E1,1,B1_N0,3.3-V LVTTL,,,,
KEY[0],Input,PIN_J15,5,B5_N0,3.3-V LVTTL,,,,
LED[7],Output,PIN_L3,2,B2_N0,3.3-V LVTTL,,,,
LED[6],Output,PIN_B1,1,B1_N0,3.3-V LVTTL,,,,
LED[5],Output,PIN_F3,1,B1_N0,3.3-V LVTTL,,,,
LED[4],Output,PIN_D1,1,B1_N0,3.3-V LVTTL,,,,
LED[3],Output,PIN_A11,7,B7_N0,3.3-V LVTTL,,,,
LED[2],Output,PIN_B13,7,B7_N0,3.3-V LVTTL,,,,
LED[1],Output,PIN_A13,7,B7_N0,3.3-V LVTTL,,,,
LED[0],Output,PIN_A15,7,B7_N0,3.3-V LVTTL,,,,
SW[3],Input,PIN_M15,5,B5_N0,3.3-V LVTTL,,,,
SW[2],Input,PIN_B9,7,B7_N0,3.3-V LVTTL,,,,
SW[1],Input,PIN_T8,3,B3_N0,3.3-V LVTTL,,,,
SW[0],Input,PIN_M1,2,B2_N0,3.3-V LVTTL,,,,
altera_reserved_tck,Input,,,,,,,,
altera_reserved_tdi,Input,,,,,,,,
altera_reserved_tdo,Output,,,,,,,,
altera_reserved_tms,Input,,,,,,,,
