$date
	Sun Dec 09 18:09:59 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
1%
1$
0#
0"
1!
$end
#1
0!
1"
1#
#2
0#
#3
1!
0"
1#
#4
0#
#5
0!
1"
1#
#6
0#
#7
1!
0"
1#
#8
0#
#9
1#
0$
#10
0#
0%
1$
#11
0!
1"
1#
1%
#12
0#
#13
1#
0%
#14
0#
1%
0$
#15
1!
0"
1#
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
#21
1#
#22
0#
#23
1#
#24
0#
#25
1#
#26
0#
1$
#27
0!
1"
1#
#28
0#
#29
1!
0"
1#
#30
0#
#31
0!
1"
1#
0%
#32
0#
1%
#33
1!
0"
1#
#34
0#
#35
0!
1"
1#
#36
0#
#37
1!
0"
1#
#38
0#
#39
0!
1"
1#
#40
0#
0%
0$
#41
1#
#42
0#
#43
1#
#44
0#
#45
1!
0"
1#
1%
1$
#46
0#
#47
0!
1"
1#
#48
0#
#49
1!
0"
1#
#50
0#
0&
#51
0!
1"
1#
#52
0#
#53
1!
0"
1#
#54
0#
#55
0!
1"
1#
#56
0#
#57
1!
0"
1#
#58
0#
#59
0!
1"
1#
#60
0#
#61
1!
0"
1#
#62
0#
#63
0!
1"
1#
#64
0#
#65
1!
0"
1#
#66
0#
#67
0!
1"
1#
#68
0#
#69
1!
0"
1#
#70
0#
#71
0!
1"
1#
#72
0#
#73
1!
0"
1#
#74
0#
#75
0!
1"
1#
