#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Sep 17 17:12:19 2018
# Process ID: 7688
# Current directory: g:/fifoteam/bat_tools/app
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7748
# Log file: g:/fifoteam/bat_tools/app/vivado.log
# Journal file: g:/fifoteam/bat_tools/app\vivado.jou
#-----------------------------------------------------------
start_gui
create_project managed_ip_project G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project -part xc7a100tfgg484-2 -ip
set_property target_simulator ModelSim [current_project]
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_0 -dir g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47
set_property -dict [list CONFIG.Implementation {DSP48} CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {47} CONFIG.B_Width {1} CONFIG.SCLR {true} CONFIG.Out_Width {47} CONFIG.Latency {1} CONFIG.B_Value {0}] [get_ips c_addsub_0]
generate_target {instantiation_template} [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0/c_addsub_0.xci]
generate_target all [get_files  g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0/c_addsub_0.xci]
catch { config_ip_cache -export [get_ips -all c_addsub_0] }
export_ip_user_files -of_objects [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0/c_addsub_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0/c_addsub_0.xci]
launch_runs -jobs 8 c_addsub_0_synth_1
export_simulation -of_objects [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0/c_addsub_0.xci] -directory G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files/sim_scripts -ip_user_files_dir G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files -ipstatic_source_dir G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name frame_info_adder47 -dir g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47
set_property -dict [list CONFIG.Component_Name {frame_info_adder47} CONFIG.Implementation {DSP48} CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {47} CONFIG.B_Width {1} CONFIG.B_Constant {false} CONFIG.SCLR {true} CONFIG.Bypass {false} CONFIG.Out_Width {47} CONFIG.Latency {1} CONFIG.B_Value {0}] [get_ips frame_info_adder47]
generate_target {instantiation_template} [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci]
generate_target all [get_files  g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci]
catch { config_ip_cache -export [get_ips -all frame_info_adder47] }
export_ip_user_files -of_objects [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci]
export_simulation -of_objects [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci] -directory G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files/sim_scripts -ip_user_files_dir G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files -ipstatic_source_dir G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0/c_addsub_0.xci] -no_script -reset -force -quiet
remove_files  -fileset c_addsub_0 g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0/c_addsub_0.xci
file delete -force g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/c_addsub_0
reset_target all [get_files  g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci]
export_ip_user_files -of_objects  [get_files  g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci] -sync -no_script -force -quiet
generate_target all [get_files  g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci]
catch { config_ip_cache -export [get_ips -all frame_info_adder47] }
export_ip_user_files -of_objects [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci]
export_simulation -of_objects [get_files g:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/frame_info_adder47/frame_info_adder47.xci] -directory G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files/sim_scripts -ip_user_files_dir G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files -ipstatic_source_dir G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=G:/DAHENG/hw_mars/branches/xinghaitao/mars_platform/develop_stage/fpga_module/frame_info_add/src/frame_info_adder47/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
