// Seed: 1703294077
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  input id_1;
  logic id_5;
  assign id_5 = -id_5;
  assign id_3 = id_3;
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_2 = 1;
  logic id_9;
  assign id_2 = id_3;
  logic id_10;
  assign id_9 = id_8;
endmodule
