|==============================================================================|
|=========                       OpenRAM v1.1.3                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========         Temp dir: /tmp/openram_skavya_28670_temp/          =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 02/20/2020 21:25:38
Technology: freepdk45
Total size: 4096 bits
Word size: 32
Words: 128
Banks: 1
Write size: None
RW ports: 1
R-only ports: 0
W-only ports: 0
Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Words per row: 2
Output files are: 
/home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45.sp
/home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45.v
/home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45.lib
/home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45.py
/home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45.html
/home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45.log
/home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45.lef
/home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45.gds
** Submodules: 10.8 seconds
** Placement: 0.0 seconds
** Routing: 1.5 seconds
** Verification: 0.0 seconds
** SRAM creation: 12.4 seconds
LEF: Writing to /home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45.lef
** LEF: 35.8 seconds
GDS: Writing to /home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45.gds
** GDS: 4.2 seconds
SP: Writing to /home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45.sp
** Spice writing: 0.1 seconds
LIB: Characterizing... 
WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

** Characterization: 1.5 seconds
Config: Writing to /home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45.py
** Config: 0.0 seconds
Datasheet: Writing to /home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45.html
** Datasheet: 0.1 seconds
Verilog: Writing to /home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45.v
** Verilog: 0.0 seconds
** End: 54.2 seconds
