vendor_name = ModelSim
source_file = 1, E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd
source_file = 1, E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/db/CU.cbx.xml
source_file = 1, d:/altera/11.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/11.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/11.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/11.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = CU
instance = comp, \instruction_done~output\, instruction_done~output, CU, 1
instance = comp, \write_PC~output\, write_PC~output, CU, 1
instance = comp, \allow_PC_BUS~output\, allow_PC_BUS~output, CU, 1
instance = comp, \write_IR~output\, write_IR~output, CU, 1
instance = comp, \write_RF~output\, write_RF~output, CU, 1
instance = comp, \oe_RF~output\, oe_RF~output, CU, 1
instance = comp, \reg_type_select[0]~output\, reg_type_select[0]~output, CU, 1
instance = comp, \reg_type_select[1]~output\, reg_type_select[1]~output, CU, 1
instance = comp, \write_MAR~output\, write_MAR~output, CU, 1
instance = comp, \write_MDR~output\, write_MDR~output, CU, 1
instance = comp, \MDR_data_select~output\, MDR_data_select~output, CU, 1
instance = comp, \allow_MDR_BUS~output\, allow_MDR_BUS~output, CU, 1
instance = comp, \write_MEM~output\, write_MEM~output, CU, 1
instance = comp, \read_MEM~output\, read_MEM~output, CU, 1
instance = comp, \write_LA~output\, write_LA~output, CU, 1
instance = comp, \write_LB~output\, write_LB~output, CU, 1
instance = comp, \allow_ALU_BUS~output\, allow_ALU_BUS~output, CU, 1
instance = comp, \alu_op[0]~output\, alu_op[0]~output, CU, 1
instance = comp, \alu_op[1]~output\, alu_op[1]~output, CU, 1
instance = comp, \alu_op[2]~output\, alu_op[2]~output, CU, 1
instance = comp, \alu_op[3]~output\, alu_op[3]~output, CU, 1
instance = comp, \alu_op[4]~output\, alu_op[4]~output, CU, 1
instance = comp, \alu_op[5]~output\, alu_op[5]~output, CU, 1
instance = comp, \alu_op_select~output\, alu_op_select~output, CU, 1
instance = comp, \pc_data_select[0]~output\, pc_data_select[0]~output, CU, 1
instance = comp, \pc_data_select[1]~output\, pc_data_select[1]~output, CU, 1
instance = comp, \LB_data_select[0]~output\, LB_data_select[0]~output, CU, 1
instance = comp, \LB_data_select[1]~output\, LB_data_select[1]~output, CU, 1
instance = comp, \allow_Imme_Shamt_to_Bus~output\, allow_Imme_Shamt_to_Bus~output, CU, 1
instance = comp, \flag_zero~input\, flag_zero~input, CU, 1
instance = comp, \opcode[0]~input\, opcode[0]~input, CU, 1
instance = comp, \opcode[1]~input\, opcode[1]~input, CU, 1
instance = comp, \opcode[2]~input\, opcode[2]~input, CU, 1
instance = comp, \opcode[3]~input\, opcode[3]~input, CU, 1
instance = comp, \opcode[4]~input\, opcode[4]~input, CU, 1
instance = comp, \opcode[5]~input\, opcode[5]~input, CU, 1
instance = comp, \mem_ready~input\, mem_ready~input, CU, 1
instance = comp, \CLK~input\, CLK~input, CU, 1
instance = comp, \initiation~input\, initiation~input, CU, 1
