open_project -reset {{ model_top_name }}_vitis_hls_project

add_files gnn_builder_lib.h
add_files model.h
add_files model.cpp

add_files -tb model_tb.cpp
add_files -tb tb_data

set_top {{model_top_name}}_top

open_solution "solution1" -flow_target vitis
set_part {{fpga_part}}
create_clock -period {{clock_speed}} -name default

csynth_design
