<html><body><samp><pre>
<!@TC:1492081345>
#Build: Synplify Pro J-2015.03M-SP1-2, Build 266R, Dec 14 2015
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2
#OS: Windows 8 6.2
#Hostname: LAPTOP-UCQD4H1A

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1492081346> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1492081346> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1492081346> | Setting time resolution to ns
@N: : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\System_clock.vhd:48:7:48:19:@N::@XP_MSG">System_clock.vhd(48)</a><!@TM:1492081346> | Top entity is set to system_clock.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1492081346> | Using onehot encoding for type mvl9plus ('U'="1000000000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\System_clock.vhd:48:7:48:19:@N:CD630:@XP_MSG">System_clock.vhd(48)</a><!@TM:1492081346> | Synthesizing work.system_clock.behaviour 
Post processing for work.system_clock.behaviour

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 13 13:02:25 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1492081346> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 13 13:02:25 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 13 13:02:25 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1492081347> | Running in 64-bit mode 
File C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\synwork\system_clock_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 13 13:02:27 2017

###########################################################]
Pre-mapping Report

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1659R, Built Dec 10 2015 09:42:41</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\constraint\CU_Main_32.sdc
Linked File: <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\system_clock_scck.rpt:@XP_FILE">system_clock_scck.rpt</a>
Printing clock  summary report in "C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\system_clock_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1492081347> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1492081347> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)



<a name=mapperReport6></a>@S |Clock Summary</a>
*****************

Start                 Requested     Requested     Clock        Clock              
Clock                 Frequency     Period        Type         Group              
----------------------------------------------------------------------------------
main_clk              32.8 MHz      30.500        declared     default_clkgroup   
system_clock|mclk     100.0 MHz     10.000        inferred     Inferred_clkgroup_0
==================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\hdl\system_clock.vhd:91:4:91:6:@W:MT530:@XP_MSG">system_clock.vhd(91)</a><!@TM:1492081347> | Found inferred clock system_clock|mclk which controls 26 sequential elements including s_time[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1492081347> | Writing default property annotation file C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\system_clock.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 45MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 13 13:02:27 2017

###########################################################]
Map & Optimize Report

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:42:41</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1492081348> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1492081348> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 110MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

@N: : <a href="c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\hdl\system_clock.vhd:68:4:68:6:@N::@XP_MSG">system_clock.vhd(68)</a><!@TM:1492081348> | Found counter in view:work.system_clock(behaviour) inst l_time[17:1]
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\hdl\system_clock.vhd:98:22:98:32:@N:MF238:@XP_MSG">system_clock.vhd(98)</a><!@TM:1492081348> | Found 8-bit incrementor, 'un1_s_time[7:0]'

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name     Fanout, notes                 
-------------------------------------------------------------
reset_pad / Y                  26 : 26 asynchronous set/reset
=============================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1492081348> | Promoting Net mclk_c_c on CLKBUF  mclk_pad  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

Buffering reset_c, fanout 26 segments 2

Added 1 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)



<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:mclk@|E:l_time[13]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       mclk                port                   26         l_time[13]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

Writing Analyst data base C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\synwork\system_clock_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

Writing EDIF Netlist and constraint files
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1492081348> | Found inferred clock system_clock|mclk with period 10.00ns. Please declare a user-defined clock on object "p:mclk"</font> 



<a name=timingReport9></a>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Apr 13 13:02:28 2017
#


Top view:               system_clock
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\constraint\CU_Main_32.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1492081348> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1492081348> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10></a>Performance Summary </a>
*******************


Worst slack in design: -1.248

                      Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------
system_clock|mclk     100.0 MHz     80.0 MHz      10.000        12.496        -1.248     inferred     Inferred_clkgroup_0
=========================================================================================================================
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\constraint\cu_main_32.sdc:1:0:1:1:@W:MT548:@XP_MSG">cu_main_32.sdc(1)</a><!@TM:1492081348> | Source for clock main_clk not found in netlist. Run the constraint checker to verify if constraints are applied correctly.</font>





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack 
-----------------------------------------------------------------------------------------------------------------------------
system_clock|mclk  system_clock|mclk  |  No paths    -      |  10.000      0.770  |  5.000       2.016  |  5.000       -1.248
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: system_clock|mclk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

               Starting                                                    Arrival           
Instance       Reference             Type         Pin     Net              Time        Slack 
               Clock                                                                         
---------------------------------------------------------------------------------------------
l_time[16]     system_clock|mclk     DFN0E0C1     Q       m_time_c[16]     0.653       -1.248
l_time[15]     system_clock|mclk     DFN0E0C1     Q       m_time_c[15]     0.653       -1.135
l_time[5]      system_clock|mclk     DFN0C1       Q       m_time_c[5]      0.653       -0.784
l_time[9]      system_clock|mclk     DFN0E0C1     Q       m_time_c[9]      0.653       -0.657
l_time[6]      system_clock|mclk     DFN0C1       Q       m_time_c[6]      0.653       -0.639
l_time[3]      system_clock|mclk     DFN0C1       Q       m_time_c[3]      0.653       -0.615
l_time[4]      system_clock|mclk     DFN0C1       Q       m_time_c[4]      0.653       -0.584
l_time[14]     system_clock|mclk     DFN0C1       Q       m_time_c[14]     0.653       -0.346
l_time[11]     system_clock|mclk     DFN0C1       Q       m_time_c[11]     0.653       -0.294
l_time[1]      system_clock|mclk     DFN0C1       Q       m_time_c[1]      0.653       -0.233
=============================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

               Starting                                                           Required           
Instance       Reference             Type         Pin     Net                     Time         Slack 
               Clock                                                                                 
-----------------------------------------------------------------------------------------------------
flag           system_clock|mclk     DFN1C1       D       flag_RNO                4.426        -1.248
l_time[17]     system_clock|mclk     DFN0E0C1     E       l_time_RNO_0[17]        9.392        0.770 
l_time[14]     system_clock|mclk     DFN0C1       D       l_time_n13              9.287        1.298 
l_time[16]     system_clock|mclk     DFN0E0C1     E       l_time_RNI0GVI3[15]     9.392        1.738 
l_time[15]     system_clock|mclk     DFN0E0C1     E       l_time_RNO_0[15]        9.392        1.851 
s_time[0]      system_clock|mclk     DFN0E1C1     E       flag                    4.392        2.016 
s_time[1]      system_clock|mclk     DFN0E1C1     E       flag                    4.392        2.016 
s_time[2]      system_clock|mclk     DFN0E1C1     E       flag                    4.392        2.016 
s_time[3]      system_clock|mclk     DFN0E1C1     E       flag                    4.392        2.016 
s_time[4]      system_clock|mclk     DFN0E1C1     E       flag                    4.392        2.016 
=====================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\system_clock.srr:srsfC:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\system_clock.srs:fp:18446:19946:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.574
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.426

    - Propagation time:                      5.674
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.248

    Number of logic level(s):                4
    Starting point:                          l_time[16] / Q
    Ending point:                            flag / D
    The start point is clocked by            system_clock|mclk [falling] on pin CLK
    The end   point is clocked by            system_clock|mclk [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
l_time[16]                          DFN0E0C1     Q        Out     0.653     0.653       -         
m_time_c[16]                        Net          -        -       1.184     -           4         
flag_RNO_3                          NOR2B        B        In      -         1.837       -         
flag_RNO_3                          NOR2B        Y        Out     0.627     2.464       -         
un15_l_time_0_a2_m1_0_a2_m1_e_1     Net          -        -       0.322     -           1         
flag_RNO_1                          NOR3C        C        In      -         2.786       -         
flag_RNO_1                          NOR3C        Y        Out     0.641     3.427       -         
un15_l_time_0_a2_m1_0_a2_m1_e_3     Net          -        -       0.322     -           1         
flag_RNO_0                          NOR3B        A        In      -         3.749       -         
flag_RNO_0                          NOR3B        Y        Out     0.641     4.390       -         
un15_l_time_0_a2_m1_0_a2_m1_e_5     Net          -        -       0.322     -           1         
flag_RNO                            NOR3C        C        In      -         4.712       -         
flag_RNO                            NOR3C        Y        Out     0.641     5.353       -         
flag_RNO                            Net          -        -       0.322     -           1         
flag                                DFN1C1       D        In      -         5.674       -         
==================================================================================================
Total path delay (propagation time + setup) of 6.248 is 3.778(60.5%) logic and 2.470(39.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.574
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.426

    - Propagation time:                      5.561
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.135

    Number of logic level(s):                4
    Starting point:                          l_time[15] / Q
    Ending point:                            flag / D
    The start point is clocked by            system_clock|mclk [falling] on pin CLK
    The end   point is clocked by            system_clock|mclk [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
l_time[15]                          DFN0E0C1     Q        Out     0.653     0.653       -         
m_time_c[15]                        Net          -        -       1.184     -           4         
flag_RNO_3                          NOR2B        A        In      -         1.837       -         
flag_RNO_3                          NOR2B        Y        Out     0.514     2.351       -         
un15_l_time_0_a2_m1_0_a2_m1_e_1     Net          -        -       0.322     -           1         
flag_RNO_1                          NOR3C        C        In      -         2.673       -         
flag_RNO_1                          NOR3C        Y        Out     0.641     3.314       -         
un15_l_time_0_a2_m1_0_a2_m1_e_3     Net          -        -       0.322     -           1         
flag_RNO_0                          NOR3B        A        In      -         3.636       -         
flag_RNO_0                          NOR3B        Y        Out     0.641     4.277       -         
un15_l_time_0_a2_m1_0_a2_m1_e_5     Net          -        -       0.322     -           1         
flag_RNO                            NOR3C        C        In      -         4.598       -         
flag_RNO                            NOR3C        Y        Out     0.641     5.240       -         
flag_RNO                            Net          -        -       0.322     -           1         
flag                                DFN1C1       D        In      -         5.561       -         
==================================================================================================
Total path delay (propagation time + setup) of 6.135 is 3.665(59.7%) logic and 2.470(40.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.574
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.426

    - Propagation time:                      5.210
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.784

    Number of logic level(s):                3
    Starting point:                          l_time[5] / Q
    Ending point:                            flag / D
    The start point is clocked by            system_clock|mclk [falling] on pin CLK
    The end   point is clocked by            system_clock|mclk [rising] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                            Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
l_time[5]                       DFN0C1     Q        Out     0.653     0.653       -         
m_time_c[5]                     Net        -        -       1.639     -           8         
l_time_RNIH0EL[13]              NOR3C      C        In      -         2.292       -         
l_time_RNIH0EL[13]              NOR3C      Y        Out     0.641     2.934       -         
l_time_n13_0_o2_m6_0_a2_7_4     Net        -        -       0.322     -           1         
l_time_RNI4KA61[7]              NOR3C      C        In      -         3.255       -         
l_time_RNI4KA61[7]              NOR3C      Y        Out     0.641     3.896       -         
l_time_n13_0_o2_m6_0_a2_7_6     Net        -        -       0.386     -           2         
flag_RNO                        NOR3C      B        In      -         4.282       -         
flag_RNO                        NOR3C      Y        Out     0.607     4.889       -         
flag_RNO                        Net        -        -       0.322     -           1         
flag                            DFN1C1     D        In      -         5.210       -         
============================================================================================
Total path delay (propagation time + setup) of 5.784 is 3.116(53.9%) logic and 2.668(46.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.574
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.426

    - Propagation time:                      5.083
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.657

    Number of logic level(s):                3
    Starting point:                          l_time[9] / Q
    Ending point:                            flag / D
    The start point is clocked by            system_clock|mclk [falling] on pin CLK
    The end   point is clocked by            system_clock|mclk [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
l_time[9]                       DFN0E0C1     Q        Out     0.653     0.653       -         
m_time_c[9]                     Net          -        -       1.184     -           4         
l_time_RNIJJSG[9]               NOR2B        B        In      -         1.837       -         
l_time_RNIJJSG[9]               NOR2B        Y        Out     0.627     2.464       -         
l_time_n9_0_m2_0_a2_0           Net          -        -       0.806     -           3         
l_time_RNIRAST[12]              NOR3C        C        In      -         3.271       -         
l_time_RNIRAST[12]              NOR3C        Y        Out     0.641     3.912       -         
l_time_n13_0_o2_m6_0_a2_7_5     Net          -        -       0.386     -           2         
flag_RNO                        NOR3C        A        In      -         4.298       -         
flag_RNO                        NOR3C        Y        Out     0.464     4.762       -         
flag_RNO                        Net          -        -       0.322     -           1         
flag                            DFN1C1       D        In      -         5.083       -         
==============================================================================================
Total path delay (propagation time + setup) of 5.657 is 2.960(52.3%) logic and 2.697(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.574
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.426

    - Propagation time:                      5.066
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.639

    Number of logic level(s):                3
    Starting point:                          l_time[6] / Q
    Ending point:                            flag / D
    The start point is clocked by            system_clock|mclk [falling] on pin CLK
    The end   point is clocked by            system_clock|mclk [rising] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                            Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
l_time[6]                       DFN0C1     Q        Out     0.653     0.653       -         
m_time_c[6]                     Net        -        -       1.279     -           5         
l_time_RNIJJSG[9]               NOR2B      A        In      -         1.933       -         
l_time_RNIJJSG[9]               NOR2B      Y        Out     0.514     2.447       -         
l_time_n9_0_m2_0_a2_0           Net        -        -       0.806     -           3         
l_time_RNIRAST[12]              NOR3C      C        In      -         3.253       -         
l_time_RNIRAST[12]              NOR3C      Y        Out     0.641     3.895       -         
l_time_n13_0_o2_m6_0_a2_7_5     Net        -        -       0.386     -           2         
flag_RNO                        NOR3C      A        In      -         4.281       -         
flag_RNO                        NOR3C      Y        Out     0.464     4.745       -         
flag_RNO                        Net        -        -       0.322     -           1         
flag                            DFN1C1     D        In      -         5.066       -         
============================================================================================
Total path delay (propagation time + setup) of 5.640 is 2.847(50.5%) logic and 2.793(49.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

--------------------------------------------------------------------------------
Target Part: A3P250_VQFP100_STD
<a name=cellReport17></a>Report for cell system_clock.behaviour</a>
  Core Cell usage:
              cell count     area count*area
              AND2     1      1.0        1.0
              AND3     6      1.0        6.0
             AOI1B     7      1.0        7.0
               AX1     4      1.0        4.0
              AX1C     1      1.0        1.0
              BUFF     1      1.0        1.0
               GND     1      0.0        0.0
               INV     8      1.0        8.0
             NOR2B    13      1.0       13.0
             NOR3A     1      1.0        1.0
             NOR3B     3      1.0        3.0
             NOR3C    11      1.0       11.0
               OR2     1      1.0        1.0
              OR2A     3      1.0        3.0
              OR2B     5      1.0        5.0
              OR3C     1      1.0        1.0
               VCC     1      0.0        0.0
             XNOR2     2      1.0        2.0
              XOR2    10      1.0       10.0


            DFN0C1    11      1.0       11.0
          DFN0E0C1     6      1.0        6.0
          DFN0E1C1     8      1.0        8.0
            DFN1C1     1      1.0        1.0
                   -----          ----------
             TOTAL   106               104.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF     1
            OUTBUF    26
                   -----
             TOTAL    28


Core Cells         : 104 of 6144 (2%)
IO Cells           : 28

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 13 13:02:28 2017

###########################################################]

</pre></samp></body></html>
