; Example of Part 1 (R-Pipeline CPU)
;  _______________________________________________________________________________________________________
; |  InstrAddr  |   Instruction               |   Binary Code                            |   Hexadecimal  |
; |             |                             |    OPCode | Rs  | Rt  | Rd  |Shamt| Funct|                |
	0x0000_0000		addu	$R20, $R10, $R11	; 0b000000_01010_01011_10100_00000_001011 => 0x01_4B_A0_0B
	0x0000_0004		subu	$R21, $R13, $R12	; 0b000000_01101_01100_10101_00000_001101 => 0x01_AC_A8_0D
	0x0000_0008		or		$R22, $R17, $R18	; 0b000000_10001_10010_10110_00000_100101 => 0x02_32_B0_25
	0x0000_000C		srl		$R23, $R14, 2		; 0b000000_01110_00000_10111_00010_000010 => 0x01_C0_B8_82