`timescale 1ms/1ms
module sc_tb;
reg clk=1;
reg rst_n=1;
wire [7:0] second;
wire [7:0] minute;
initial begin
	#100 rst_n=0;
	#10 rst_n=1;
end
always begin
#5 clk=~clk;
end
sc U (
.clk(clk),
.rst_n(rst_n),
.second(second),
.minute(minute)
);
endmodule
