{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634926505424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634926505431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 15:15:05 2021 " "Processing started: Fri Oct 22 15:15:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634926505431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926505431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp5_desafio -c exp5_desafio " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp5_desafio -c exp5_desafio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926505431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634926505986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634926505987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_movimentacao_servomotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste_movimentacao_servomotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste_movimentacao_servomotor-teste_movimentacao_servomotor_arch " "Found design unit 1: teste_movimentacao_servomotor-teste_movimentacao_servomotor_arch" {  } { { "teste_movimentacao_servomotor.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/teste_movimentacao_servomotor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518488 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste_movimentacao_servomotor " "Found entity 1: teste_movimentacao_servomotor" {  } { { "teste_movimentacao_servomotor.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/teste_movimentacao_servomotor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-registrador_n " "Found design unit 1: registrador_n-registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/registrador_n.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518491 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/registrador_n.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_hcsr04_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_hcsr04_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_hcsr04_uc-interface_hcsr04_uc_arch " "Found design unit 1: interface_hcsr04_uc-interface_hcsr04_uc_arch" {  } { { "interface_hcsr04_uc.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_uc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518493 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_uc " "Found entity 1: interface_hcsr04_uc" {  } { { "interface_hcsr04_uc.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_hcsr04_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_hcsr04_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_hcsr04_fd-interface_hcsr04_fd_arch " "Found design unit 1: interface_hcsr04_fd-interface_hcsr04_fd_arch" {  } { { "interface_hcsr04_fd.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518495 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_fd " "Found entity 1: interface_hcsr04_fd" {  } { { "interface_hcsr04_fd.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_hcsr04.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_hcsr04.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_hcsr04-interface_hcsr04_arch " "Found design unit 1: interface_hcsr04-interface_hcsr04_arch" {  } { { "interface_hcsr04.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518497 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04 " "Found entity 1: interface_hcsr04" {  } { { "interface_hcsr04.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-comportamental " "Found design unit 1: hex7seg-comportamental" {  } { { "hex7seg.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/hex7seg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518499 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/hex7seg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_pulso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_pulso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_pulso-fsm_arch " "Found design unit 1: gerador_pulso-fsm_arch" {  } { { "gerador_pulso.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/gerador_pulso.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518501 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso " "Found entity 1: gerador_pulso" {  } { { "gerador_pulso.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/gerador_pulso.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp5_desafio_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp5_desafio_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp5_desafio_uc-exp5_desafio_uc_arch " "Found design unit 1: exp5_desafio_uc-exp5_desafio_uc_arch" {  } { { "exp5_desafio_uc.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_uc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518503 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp5_desafio_uc " "Found entity 1: exp5_desafio_uc" {  } { { "exp5_desafio_uc.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp5_desafio_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file exp5_desafio_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_exp5_desafio-tb " "Found design unit 1: tb_exp5_desafio-tb" {  } { { "exp5_desafio_tb.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cfg_tb_exp5_desafio " "Found design unit 2: cfg_tb_exp5_desafio" {  } { { "exp5_desafio_tb.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_tb.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518505 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_exp5_desafio " "Found entity 1: tb_exp5_desafio" {  } { { "exp5_desafio_tb.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp5_desafio_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp5_desafio_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp5_desafio_fd-exp5_desafio_fd_arch " "Found design unit 1: exp5_desafio_fd-exp5_desafio_fd_arch" {  } { { "exp5_desafio_fd.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_fd.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518507 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp5_desafio_fd " "Found entity 1: exp5_desafio_fd" {  } { { "exp5_desafio_fd.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp5_desafio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp5_desafio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp5_desafio-exp5_desafio_arch " "Found design unit 1: exp5_desafio-exp5_desafio_arch" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518510 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp5_desafio " "Found entity 1: exp5_desafio" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-Behavioral " "Found design unit 1: edge_detector-Behavioral" {  } { { "edge_detector.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/edge_detector.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518512 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/edge_detector.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_servo_3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_servo_3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_servo_3_tb-tb " "Found design unit 1: controle_servo_3_tb-tb" {  } { { "controle_servo_3_tb.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3_tb.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518514 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_servo_3_tb " "Found entity 1: controle_servo_3_tb" {  } { { "controle_servo_3_tb.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3_tb.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_servo_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_servo_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_servo_3-rtl " "Found design unit 1: controle_servo_3-rtl" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518516 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_servo_3 " "Found entity 1: controle_servo_3" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_bcd_4digitos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_bcd_4digitos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_bcd_4digitos-comportamental " "Found design unit 1: contador_bcd_4digitos-comportamental" {  } { { "contador_bcd_4digitos.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/contador_bcd_4digitos.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518518 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd_4digitos " "Found entity 1: contador_bcd_4digitos" {  } { { "contador_bcd_4digitos.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/contador_bcd_4digitos.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorg_updown_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorg_updown_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorg_updown_m-comportamental " "Found design unit 1: contadorg_updown_m-comportamental" {  } { { "contadorg_updown_m.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/contadorg_updown_m.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518520 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorg_updown_m " "Found entity 1: contadorg_updown_m" {  } { { "contadorg_updown_m.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/contadorg_updown_m.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorg_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorg_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorg_m-comportamental " "Found design unit 1: contadorg_m-comportamental" {  } { { "contadorg_m.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/contadorg_m.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518521 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorg_m " "Found entity 1: contadorg_m" {  } { { "contadorg_m.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/contadorg_m.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634926518521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926518521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp5_desafio " "Elaborating entity \"exp5_desafio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634926518567 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "posicao exp5_desafio.vhd(14) " "VHDL Signal Declaration warning at exp5_desafio.vhd(14): used implicit default value for signal \"posicao\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634926518569 "|exp5_desafio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "distancia exp5_desafio.vhd(15) " "VHDL Signal Declaration warning at exp5_desafio.vhd(15): used implicit default value for signal \"distancia\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634926518569 "|exp5_desafio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "db_reset exp5_desafio.vhd(21) " "VHDL Signal Declaration warning at exp5_desafio.vhd(21): used implicit default value for signal \"db_reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634926518569 "|exp5_desafio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "db_ligar exp5_desafio.vhd(22) " "VHDL Signal Declaration warning at exp5_desafio.vhd(22): used implicit default value for signal \"db_ligar\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634926518569 "|exp5_desafio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp5_desafio_fd exp5_desafio_fd:FD " "Elaborating entity \"exp5_desafio_fd\" for hierarchy \"exp5_desafio_fd:FD\"" {  } { { "exp5_desafio.vhd" "FD" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634926518570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04 exp5_desafio_fd:FD\|interface_hcsr04:HCSR " "Elaborating entity \"interface_hcsr04\" for hierarchy \"exp5_desafio_fd:FD\|interface_hcsr04:HCSR\"" {  } { { "exp5_desafio_fd.vhd" "HCSR" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_fd.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634926518571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_uc exp5_desafio_fd:FD\|interface_hcsr04:HCSR\|interface_hcsr04_uc:U1_UC " "Elaborating entity \"interface_hcsr04_uc\" for hierarchy \"exp5_desafio_fd:FD\|interface_hcsr04:HCSR\|interface_hcsr04_uc:U1_UC\"" {  } { { "interface_hcsr04.vhd" "U1_UC" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634926518572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_fd exp5_desafio_fd:FD\|interface_hcsr04:HCSR\|interface_hcsr04_fd:U2_FD " "Elaborating entity \"interface_hcsr04_fd\" for hierarchy \"exp5_desafio_fd:FD\|interface_hcsr04:HCSR\|interface_hcsr04_fd:U2_FD\"" {  } { { "interface_hcsr04.vhd" "U2_FD" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634926518574 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "db_trigger interface_hcsr04_fd.vhd(12) " "VHDL Signal Declaration warning at interface_hcsr04_fd.vhd(12): used implicit default value for signal \"db_trigger\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "interface_hcsr04_fd.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634926518575 "|exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dig3 interface_hcsr04_fd.vhd(70) " "Verilog HDL or VHDL warning at interface_hcsr04_fd.vhd(70): object \"s_dig3\" assigned a value but never read" {  } { { "interface_hcsr04_fd.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634926518575 "|exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_bcd_4digitos exp5_desafio_fd:FD\|interface_hcsr04:HCSR\|interface_hcsr04_fd:U2_FD\|contador_bcd_4digitos:U1 " "Elaborating entity \"contador_bcd_4digitos\" for hierarchy \"exp5_desafio_fd:FD\|interface_hcsr04:HCSR\|interface_hcsr04_fd:U2_FD\|contador_bcd_4digitos:U1\"" {  } { { "interface_hcsr04_fd.vhd" "U1" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634926518576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorg_m exp5_desafio_fd:FD\|interface_hcsr04:HCSR\|interface_hcsr04_fd:U2_FD\|contadorg_m:U2 " "Elaborating entity \"contadorg_m\" for hierarchy \"exp5_desafio_fd:FD\|interface_hcsr04:HCSR\|interface_hcsr04_fd:U2_FD\|contadorg_m:U2\"" {  } { { "interface_hcsr04_fd.vhd" "U2" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634926518578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n exp5_desafio_fd:FD\|interface_hcsr04:HCSR\|interface_hcsr04_fd:U2_FD\|registrador_n:U3 " "Elaborating entity \"registrador_n\" for hierarchy \"exp5_desafio_fd:FD\|interface_hcsr04:HCSR\|interface_hcsr04_fd:U2_FD\|registrador_n:U3\"" {  } { { "interface_hcsr04_fd.vhd" "U3" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634926518579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_pulso exp5_desafio_fd:FD\|interface_hcsr04:HCSR\|interface_hcsr04_fd:U2_FD\|gerador_pulso:U4 " "Elaborating entity \"gerador_pulso\" for hierarchy \"exp5_desafio_fd:FD\|interface_hcsr04:HCSR\|interface_hcsr04_fd:U2_FD\|gerador_pulso:U4\"" {  } { { "interface_hcsr04_fd.vhd" "U4" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634926518581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teste_movimentacao_servomotor exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO " "Elaborating entity \"teste_movimentacao_servomotor\" for hierarchy \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\"" {  } { { "exp5_desafio_fd.vhd" "SERVO" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_fd.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634926518582 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_db_pwm teste_movimentacao_servomotor.vhd(61) " "Verilog HDL or VHDL warning at teste_movimentacao_servomotor.vhd(61): object \"s_db_pwm\" assigned a value but never read" {  } { { "teste_movimentacao_servomotor.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/teste_movimentacao_servomotor.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634926518584 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_posicao_4_bits teste_movimentacao_servomotor.vhd(63) " "Verilog HDL or VHDL warning at teste_movimentacao_servomotor.vhd(63): object \"s_posicao_4_bits\" assigned a value but never read" {  } { { "teste_movimentacao_servomotor.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/teste_movimentacao_servomotor.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634926518584 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_servo_3 exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS " "Elaborating entity \"controle_servo_3\" for hierarchy \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\"" {  } { { "teste_movimentacao_servomotor.vhd" "CS" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/teste_movimentacao_servomotor.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634926518592 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_largura controle_servo_3.vhd(34) " "VHDL Process Statement warning at controle_servo_3.vhd(34): signal \"s_largura\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634926518593 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorg_m exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|contadorg_m:ONE_SEC " "Elaborating entity \"contadorg_m\" for hierarchy \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|contadorg_m:ONE_SEC\"" {  } { { "teste_movimentacao_servomotor.vhd" "ONE_SEC" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/teste_movimentacao_servomotor.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634926518594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorg_updown_m exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|contadorg_updown_m:UPDOWN " "Elaborating entity \"contadorg_updown_m\" for hierarchy \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|contadorg_updown_m:UPDOWN\"" {  } { { "teste_movimentacao_servomotor.vhd" "UPDOWN" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/teste_movimentacao_servomotor.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634926518596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp5_desafio_uc exp5_desafio_uc:UC " "Elaborating entity \"exp5_desafio_uc\" for hierarchy \"exp5_desafio_uc:UC\"" {  } { { "exp5_desafio.vhd" "UC" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634926518597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:SSEG_POS " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:SSEG_POS\"" {  } { { "exp5_desafio.vhd" "SSEG_POS" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634926518599 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1634926519261 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1634926519261 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[16\] exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[16\]~_emulated exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[16\]~1 " "Register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[16\]\" is converted into an equivalent circuit using register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[16\]~_emulated\" and latch \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[16\]~1\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634926519262 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[15\] exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[15\]~_emulated exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[15\]~5 " "Register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[15\]~_emulated\" and latch \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[15\]~5\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634926519262 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[14\] exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[14\]~_emulated exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[14\]~9 " "Register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[14\]~_emulated\" and latch \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[14\]~9\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634926519262 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[13\] exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[13\]~_emulated exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[13\]~13 " "Register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[13\]~_emulated\" and latch \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[13\]~13\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634926519262 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[12\] exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[12\]~_emulated exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[12\]~17 " "Register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[12\]~_emulated\" and latch \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[12\]~17\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634926519262 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[11\] exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[11\]~_emulated exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[11\]~21 " "Register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[11\]~_emulated\" and latch \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[11\]~21\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634926519262 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[10\] exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[10\]~_emulated exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[10\]~25 " "Register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[10\]~_emulated\" and latch \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[10\]~25\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634926519262 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[8\] exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[8\]~_emulated exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[8\]~29 " "Register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[8\]~_emulated\" and latch \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[8\]~29\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634926519262 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[7\] exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[7\]~_emulated exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[7\]~33 " "Register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[7\]~_emulated\" and latch \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[7\]~33\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634926519262 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[6\] exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[6\]~_emulated exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[6\]~37 " "Register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[6\]~_emulated\" and latch \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[6\]~37\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634926519262 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[5\] exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[5\]~_emulated exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[5\]~41 " "Register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[5\]~_emulated\" and latch \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[5\]~41\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634926519262 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[4\] exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[4\]~_emulated exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[4\]~45 " "Register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[4\]~_emulated\" and latch \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[4\]~45\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634926519262 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[3\] exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[3\]~_emulated exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[3\]~49 " "Register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[3\]\" is converted into an equivalent circuit using register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[3\]~_emulated\" and latch \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[3\]~49\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634926519262 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[2\] exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[2\]~_emulated exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[2\]~53 " "Register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[2\]\" is converted into an equivalent circuit using register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[2\]~_emulated\" and latch \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[2\]~53\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634926519262 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[1\] exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[1\]~_emulated exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[1\]~57 " "Register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[1\]\" is converted into an equivalent circuit using register \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[1\]~_emulated\" and latch \"exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[1\]~57\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634926519262 "|exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1634926519262 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "posicao\[0\] GND " "Pin \"posicao\[0\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|posicao[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "posicao\[1\] GND " "Pin \"posicao\[1\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|posicao[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "posicao\[2\] GND " "Pin \"posicao\[2\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|posicao[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "distancia\[0\] GND " "Pin \"distancia\[0\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|distancia[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "distancia\[1\] GND " "Pin \"distancia\[1\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|distancia[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "distancia\[2\] GND " "Pin \"distancia\[2\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|distancia[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "distancia\[3\] GND " "Pin \"distancia\[3\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|distancia[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "distancia\[4\] GND " "Pin \"distancia\[4\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|distancia[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "distancia\[5\] GND " "Pin \"distancia\[5\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|distancia[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "distancia\[6\] GND " "Pin \"distancia\[6\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|distancia[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "distancia\[7\] GND " "Pin \"distancia\[7\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|distancia[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "distancia\[8\] GND " "Pin \"distancia\[8\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|distancia[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "distancia\[9\] GND " "Pin \"distancia\[9\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|distancia[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "distancia\[10\] GND " "Pin \"distancia\[10\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|distancia[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "distancia\[11\] GND " "Pin \"distancia\[11\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|distancia[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_estado\[1\] GND " "Pin \"db_estado\[1\]\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|db_estado[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_reset GND " "Pin \"db_reset\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|db_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_ligar GND " "Pin \"db_ligar\" is stuck at GND" {  } { { "exp5_desafio.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634926519351 "|exp5_desafio|db_ligar"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634926519351 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634926519460 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[9\] High " "Register exp5_desafio_fd:FD\|teste_movimentacao_servomotor:SERVO\|controle_servo_3:CS\|largura_pwm\[9\] will power up to High" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634926519633 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1634926519633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634926520058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634926520058 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "303 " "Implemented 303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634926520120 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634926520120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Implemented 245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634926520120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634926520120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634926520141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 15:15:20 2021 " "Processing ended: Fri Oct 22 15:15:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634926520141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634926520141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634926520141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634926520141 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1634926521704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634926521710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 15:15:21 2021 " "Processing started: Fri Oct 22 15:15:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634926521710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1634926521710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exp5_desafio -c exp5_desafio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off exp5_desafio -c exp5_desafio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1634926521711 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1634926521880 ""}
{ "Info" "0" "" "Project  = exp5_desafio" {  } {  } 0 0 "Project  = exp5_desafio" 0 0 "Fitter" 0 0 1634926521880 ""}
{ "Info" "0" "" "Revision = exp5_desafio" {  } {  } 0 0 "Revision = exp5_desafio" 0 0 "Fitter" 0 0 1634926521881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1634926522057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1634926522057 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exp5_desafio 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"exp5_desafio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1634926522068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634926522120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634926522120 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634926522466 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634926522493 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1634926522657 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "No exact pin location assignment(s) for 58 pins of 58 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1634926522904 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1634926527701 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 124 global CLKCTRL_G10 " "clock~inputCLKENA0 with 124 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1634926527873 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1634926527873 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634926527874 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1634926527879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634926527880 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634926527881 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1634926527882 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1634926527882 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1634926527883 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1634926528707 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exp5_desafio.sdc " "Synopsys Design Constraints File file not found: 'exp5_desafio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1634926528708 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1634926528709 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1634926528714 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1634926528715 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1634926528715 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1634926528743 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1634926528744 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634926528744 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634926528813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634926531571 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1634926531921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634926533670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634926534831 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634926537191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634926537191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634926538737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y11 X10_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y11 to location X10_Y22" {  } { { "loc" "" { Generic "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y11 to location X10_Y22"} { { 12 { 0 ""} 0 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1634926541951 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634926541951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1634926544574 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1634926544574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634926544578 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.23 " "Total time spent on timing analysis during the Fitter is 1.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1634926546824 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634926546841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634926547463 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634926547463 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634926548094 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634926552908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/output_files/exp5_desafio.fit.smsg " "Generated suppressed messages file C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/output_files/exp5_desafio.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634926553231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6269 " "Peak virtual memory: 6269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634926553895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 15:15:53 2021 " "Processing ended: Fri Oct 22 15:15:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634926553895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634926553895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634926553895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634926553895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1634926555208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634926555215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 15:15:55 2021 " "Processing started: Fri Oct 22 15:15:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634926555215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1634926555215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exp5_desafio -c exp5_desafio " "Command: quartus_asm --read_settings_files=off --write_settings_files=off exp5_desafio -c exp5_desafio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1634926555216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1634926556255 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1634926559416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634926559642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 15:15:59 2021 " "Processing ended: Fri Oct 22 15:15:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634926559642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634926559642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634926559642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1634926559642 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1634926560277 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1634926561152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634926561160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 15:16:00 2021 " "Processing started: Fri Oct 22 15:16:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634926561160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926561160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta exp5_desafio -c exp5_desafio " "Command: quartus_sta exp5_desafio -c exp5_desafio" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926561160 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1634926561317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562178 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562239 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562239 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562662 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exp5_desafio.sdc " "Synopsys Design Constraints File file not found: 'exp5_desafio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562716 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562717 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634926562719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634926562719 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562719 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562722 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562723 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1634926562723 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634926562736 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1634926562760 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.227 " "Worst-case setup slack is -4.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.227            -333.349 clock  " "   -4.227            -333.349 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.562             -44.655 reset  " "   -3.562             -44.655 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.326 " "Worst-case hold slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 clock  " "    0.326               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.912               0.000 reset  " "    0.912               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.399 " "Worst-case recovery slack is -2.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.399            -218.743 clock  " "   -2.399            -218.743 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.682 " "Worst-case removal slack is 0.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 clock  " "    0.682               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -119.997 clock  " "   -0.538            -119.997 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 reset  " "    0.240               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926562791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562791 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634926562807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926562854 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926564078 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926564171 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1634926564179 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926564179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.273 " "Worst-case setup slack is -4.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.273            -333.895 clock  " "   -4.273            -333.895 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.692             -46.094 reset  " "   -3.692             -46.094 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926564182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.320 " "Worst-case hold slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 clock  " "    0.320               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 reset  " "    1.000               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926564188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.166 " "Worst-case recovery slack is -2.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166            -194.332 clock  " "   -2.166            -194.332 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926564194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.647 " "Worst-case removal slack is 0.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 clock  " "    0.647               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926564201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -122.607 clock  " "   -0.538            -122.607 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 reset  " "    0.261               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926564210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926564210 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634926564231 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926564421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926565450 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926565544 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1634926565547 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926565547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.703 " "Worst-case setup slack is -1.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.703             -86.614 clock  " "   -1.703             -86.614 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.271             -14.769 reset  " "   -1.271             -14.769 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926565549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 clock  " "    0.165               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 reset  " "    0.506               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926565565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.579 " "Worst-case recovery slack is -1.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.579            -126.682 clock  " "   -1.579            -126.682 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926565576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.312 " "Worst-case removal slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clock  " "    0.312               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926565582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.094 " "Worst-case minimum pulse width slack is -0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094             -13.622 clock  " "   -0.094             -13.622 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.041 reset  " "   -0.021              -0.041 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926565587 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634926565599 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926565792 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1634926565795 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926565795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.521 " "Worst-case setup slack is -1.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.521             -69.471 clock  " "   -1.521             -69.471 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.139             -13.014 reset  " "   -1.139             -13.014 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926565805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 clock  " "    0.150               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 reset  " "    0.484               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926565812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.332 " "Worst-case recovery slack is -1.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.332            -107.067 clock  " "   -1.332            -107.067 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926565819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.211 " "Worst-case removal slack is 0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 clock  " "    0.211               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926565832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.095 " "Worst-case minimum pulse width slack is -0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095             -14.045 clock  " "   -0.095             -14.045 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.058 reset  " "   -0.027              -0.058 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634926565847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926565847 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926568020 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926568021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5062 " "Peak virtual memory: 5062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634926568129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 15:16:08 2021 " "Processing ended: Fri Oct 22 15:16:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634926568129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634926568129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634926568129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926568129 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus Prime Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634926568864 ""}
