Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sat Jun 17 13:39:09 2017
| Host         : VITOR-VAIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/debounce/O0_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: keyboard/flag_reg/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: score_inst/step_down_clock_inst/down_clock_reg/C (HIGH)

 There are 6073 register/latch pins with no clock driven by root clock pin: step_down_clock_inst/down_clock_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9872 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.043        0.000                      0                 1171        0.067        0.000                      0                 1171        3.000        0.000                       0                   602  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_wiz_pixel_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_pixel         {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_pixel         {0.000 5.000}      10.000          100.000         
sys_clk_pin                      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_pixel_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_pixel              13.249        0.000                      0                  373        0.119        0.000                      0                  373       12.000        0.000                       0                   208  
  clkfbout_clk_wiz_pixel                                                                                                                                                           7.845        0.000                       0                     3  
sys_clk_pin                            2.043        0.000                      0                  798        0.067        0.000                      0                  798        4.500        0.000                       0                   390  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_pixel_inst/inst/clk_in1
  To Clock:  clk_wiz_pixel_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_pixel_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_pixel_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_pixel
  To Clock:  clk_out1_clk_wiz_pixel

Setup :            0  Failing Endpoints,  Worst Slack       13.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.249ns  (required time - arrival time)
  Source:                 snake_painter_inst/block_counters_reg[col][0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/vga_pixel_reg[green][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        11.554ns  (logic 1.991ns (17.232%)  route 9.563ns (82.768%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 26.487 - 25.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.624     1.626    snake_painter_inst/clk_out1
    SLICE_X52Y99         FDRE                                         r  snake_painter_inst/block_counters_reg[col][0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  snake_painter_inst/block_counters_reg[col][0]_rep__0/Q
                         net (fo=160, routed)         6.298     8.380    snake_controller_inst/block_counters_reg[col][0]_rep__0
    SLICE_X33Y117        LUT6 (Prop_lut6_I4_O)        0.124     8.504 r  snake_controller_inst/vga_pixel[green][6]_i_514/O
                         net (fo=1, routed)           0.000     8.504    snake_controller_inst/vga_pixel[green][6]_i_514_n_0
    SLICE_X33Y117        MUXF7 (Prop_muxf7_I0_O)      0.212     8.716 r  snake_controller_inst/vga_pixel_reg[green][6]_i_301/O
                         net (fo=1, routed)           0.000     8.716    snake_controller_inst/vga_pixel_reg[green][6]_i_301_n_0
    SLICE_X33Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     8.810 r  snake_controller_inst/vga_pixel_reg[green][6]_i_174/O
                         net (fo=1, routed)           0.611     9.421    snake_controller_inst/vga_pixel_reg[green][6]_i_174_n_0
    SLICE_X35Y122        LUT6 (Prop_lut6_I3_O)        0.316     9.737 r  snake_controller_inst/vga_pixel[green][6]_i_61/O
                         net (fo=1, routed)           0.000     9.737    snake_controller_inst/vga_pixel[green][6]_i_61_n_0
    SLICE_X35Y122        MUXF7 (Prop_muxf7_I1_O)      0.245     9.982 r  snake_controller_inst/vga_pixel_reg[green][6]_i_26/O
                         net (fo=1, routed)           0.000     9.982    snake_controller_inst/vga_pixel_reg[green][6]_i_26_n_0
    SLICE_X35Y122        MUXF8 (Prop_muxf8_I0_O)      0.104    10.086 r  snake_controller_inst/vga_pixel_reg[green][6]_i_11/O
                         net (fo=1, routed)           1.687    11.773    snake_controller_inst/vga_pixel_reg[green][6]_i_11_n_0
    SLICE_X58Y118        LUT6 (Prop_lut6_I5_O)        0.316    12.089 r  snake_controller_inst/vga_pixel[green][6]_i_3/O
                         net (fo=3, routed)           0.967    13.056    snake_controller_inst/vga_pixel[green][6]_i_3_n_0
    SLICE_X59Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.180 r  snake_controller_inst/vga_pixel[green][6]_i_1/O
                         net (fo=1, routed)           0.000    13.180    snake_painter_inst/block_counters_reg[row][4]_2
    SLICE_X59Y121        FDRE                                         r  snake_painter_inst/vga_pixel_reg[green][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.484    26.487    snake_painter_inst/clk_out1
    SLICE_X59Y121        FDRE                                         r  snake_painter_inst/vga_pixel_reg[green][6]/C
                         clock pessimism             -0.001    26.486    
                         clock uncertainty           -0.087    26.399    
    SLICE_X59Y121        FDRE (Setup_fdre_C_D)        0.031    26.430    snake_painter_inst/vga_pixel_reg[green][6]
  -------------------------------------------------------------------
                         required time                         26.430    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                 13.249    

Slack (MET) :             13.480ns  (required time - arrival time)
  Source:                 snake_painter_inst/block_counters_reg[col][0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/vga_pixel_reg[red][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        11.321ns  (logic 1.991ns (17.587%)  route 9.330ns (82.413%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 26.487 - 25.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.624     1.626    snake_painter_inst/clk_out1
    SLICE_X52Y99         FDRE                                         r  snake_painter_inst/block_counters_reg[col][0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  snake_painter_inst/block_counters_reg[col][0]_rep__0/Q
                         net (fo=160, routed)         6.298     8.380    snake_controller_inst/block_counters_reg[col][0]_rep__0
    SLICE_X33Y117        LUT6 (Prop_lut6_I4_O)        0.124     8.504 r  snake_controller_inst/vga_pixel[green][6]_i_514/O
                         net (fo=1, routed)           0.000     8.504    snake_controller_inst/vga_pixel[green][6]_i_514_n_0
    SLICE_X33Y117        MUXF7 (Prop_muxf7_I0_O)      0.212     8.716 r  snake_controller_inst/vga_pixel_reg[green][6]_i_301/O
                         net (fo=1, routed)           0.000     8.716    snake_controller_inst/vga_pixel_reg[green][6]_i_301_n_0
    SLICE_X33Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     8.810 r  snake_controller_inst/vga_pixel_reg[green][6]_i_174/O
                         net (fo=1, routed)           0.611     9.421    snake_controller_inst/vga_pixel_reg[green][6]_i_174_n_0
    SLICE_X35Y122        LUT6 (Prop_lut6_I3_O)        0.316     9.737 r  snake_controller_inst/vga_pixel[green][6]_i_61/O
                         net (fo=1, routed)           0.000     9.737    snake_controller_inst/vga_pixel[green][6]_i_61_n_0
    SLICE_X35Y122        MUXF7 (Prop_muxf7_I1_O)      0.245     9.982 r  snake_controller_inst/vga_pixel_reg[green][6]_i_26/O
                         net (fo=1, routed)           0.000     9.982    snake_controller_inst/vga_pixel_reg[green][6]_i_26_n_0
    SLICE_X35Y122        MUXF8 (Prop_muxf8_I0_O)      0.104    10.086 r  snake_controller_inst/vga_pixel_reg[green][6]_i_11/O
                         net (fo=1, routed)           1.687    11.773    snake_controller_inst/vga_pixel_reg[green][6]_i_11_n_0
    SLICE_X58Y118        LUT6 (Prop_lut6_I5_O)        0.316    12.089 r  snake_controller_inst/vga_pixel[green][6]_i_3/O
                         net (fo=3, routed)           0.734    12.823    snake_controller_inst/vga_pixel[green][6]_i_3_n_0
    SLICE_X59Y121        LUT6 (Prop_lut6_I3_O)        0.124    12.947 r  snake_controller_inst/vga_pixel[red][5]_i_1/O
                         net (fo=1, routed)           0.000    12.947    snake_painter_inst/vga_inter\\.displaying_flag_reg_0
    SLICE_X59Y121        FDRE                                         r  snake_painter_inst/vga_pixel_reg[red][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.484    26.487    snake_painter_inst/clk_out1
    SLICE_X59Y121        FDRE                                         r  snake_painter_inst/vga_pixel_reg[red][5]/C
                         clock pessimism             -0.001    26.486    
                         clock uncertainty           -0.087    26.399    
    SLICE_X59Y121        FDRE (Setup_fdre_C_D)        0.029    26.428    snake_painter_inst/vga_pixel_reg[red][5]
  -------------------------------------------------------------------
                         required time                         26.428    
                         arrival time                         -12.947    
  -------------------------------------------------------------------
                         slack                                 13.480    

Slack (MET) :             13.650ns  (required time - arrival time)
  Source:                 snake_painter_inst/block_counters_reg[col][0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/vga_pixel_reg[red][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 1.991ns (17.852%)  route 9.162ns (82.148%))
  Logic Levels:           8  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 26.487 - 25.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.624     1.626    snake_painter_inst/clk_out1
    SLICE_X52Y99         FDRE                                         r  snake_painter_inst/block_counters_reg[col][0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  snake_painter_inst/block_counters_reg[col][0]_rep__0/Q
                         net (fo=160, routed)         6.298     8.380    snake_controller_inst/block_counters_reg[col][0]_rep__0
    SLICE_X33Y117        LUT6 (Prop_lut6_I4_O)        0.124     8.504 r  snake_controller_inst/vga_pixel[green][6]_i_514/O
                         net (fo=1, routed)           0.000     8.504    snake_controller_inst/vga_pixel[green][6]_i_514_n_0
    SLICE_X33Y117        MUXF7 (Prop_muxf7_I0_O)      0.212     8.716 r  snake_controller_inst/vga_pixel_reg[green][6]_i_301/O
                         net (fo=1, routed)           0.000     8.716    snake_controller_inst/vga_pixel_reg[green][6]_i_301_n_0
    SLICE_X33Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     8.810 r  snake_controller_inst/vga_pixel_reg[green][6]_i_174/O
                         net (fo=1, routed)           0.611     9.421    snake_controller_inst/vga_pixel_reg[green][6]_i_174_n_0
    SLICE_X35Y122        LUT6 (Prop_lut6_I3_O)        0.316     9.737 r  snake_controller_inst/vga_pixel[green][6]_i_61/O
                         net (fo=1, routed)           0.000     9.737    snake_controller_inst/vga_pixel[green][6]_i_61_n_0
    SLICE_X35Y122        MUXF7 (Prop_muxf7_I1_O)      0.245     9.982 r  snake_controller_inst/vga_pixel_reg[green][6]_i_26/O
                         net (fo=1, routed)           0.000     9.982    snake_controller_inst/vga_pixel_reg[green][6]_i_26_n_0
    SLICE_X35Y122        MUXF8 (Prop_muxf8_I0_O)      0.104    10.086 r  snake_controller_inst/vga_pixel_reg[green][6]_i_11/O
                         net (fo=1, routed)           1.687    11.773    snake_controller_inst/vga_pixel_reg[green][6]_i_11_n_0
    SLICE_X58Y118        LUT6 (Prop_lut6_I5_O)        0.316    12.089 r  snake_controller_inst/vga_pixel[green][6]_i_3/O
                         net (fo=3, routed)           0.566    12.655    snake_controller_inst/vga_pixel[green][6]_i_3_n_0
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124    12.779 r  snake_controller_inst/vga_pixel[red][7]_i_1/O
                         net (fo=1, routed)           0.000    12.779    snake_painter_inst/block_counters_reg[row][4]_0
    SLICE_X59Y121        FDRE                                         r  snake_painter_inst/vga_pixel_reg[red][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.484    26.487    snake_painter_inst/clk_out1
    SLICE_X59Y121        FDRE                                         r  snake_painter_inst/vga_pixel_reg[red][7]/C
                         clock pessimism             -0.001    26.486    
                         clock uncertainty           -0.087    26.399    
    SLICE_X59Y121        FDRE (Setup_fdre_C_D)        0.031    26.430    snake_painter_inst/vga_pixel_reg[red][7]
  -------------------------------------------------------------------
                         required time                         26.430    
                         arrival time                         -12.779    
  -------------------------------------------------------------------
                         slack                                 13.650    

Slack (MET) :             14.212ns  (required time - arrival time)
  Source:                 snake_painter_inst/block_counters_reg[col][0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/vga_pixel_reg[green][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        10.592ns  (logic 2.027ns (19.137%)  route 8.565ns (80.863%))
  Logic Levels:           8  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 26.487 - 25.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.624     1.626    snake_painter_inst/clk_out1
    SLICE_X52Y99         FDRE                                         r  snake_painter_inst/block_counters_reg[col][0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  snake_painter_inst/block_counters_reg[col][0]_rep__1/Q
                         net (fo=160, routed)         6.341     8.423    snake_controller_inst/block_counters_reg[col][0]_rep__1
    SLICE_X35Y124        LUT6 (Prop_lut6_I4_O)        0.124     8.547 r  snake_controller_inst/vga_pixel[green][7]_i_410/O
                         net (fo=1, routed)           0.000     8.547    snake_controller_inst/vga_pixel[green][7]_i_410_n_0
    SLICE_X35Y124        MUXF7 (Prop_muxf7_I1_O)      0.245     8.792 r  snake_controller_inst/vga_pixel_reg[green][7]_i_233/O
                         net (fo=1, routed)           0.000     8.792    snake_controller_inst/vga_pixel_reg[green][7]_i_233_n_0
    SLICE_X35Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     8.896 r  snake_controller_inst/vga_pixel_reg[green][7]_i_115/O
                         net (fo=1, routed)           0.781     9.678    snake_controller_inst/vga_pixel_reg[green][7]_i_115_n_0
    SLICE_X35Y121        LUT6 (Prop_lut6_I3_O)        0.316     9.994 r  snake_controller_inst/vga_pixel[green][7]_i_40/O
                         net (fo=1, routed)           0.000     9.994    snake_controller_inst/snake_painter_inst/board[0]
    SLICE_X35Y121        MUXF7 (Prop_muxf7_I0_O)      0.238    10.232 r  snake_controller_inst/vga_pixel_reg[green][7]_i_18/O
                         net (fo=1, routed)           0.000    10.232    snake_controller_inst/vga_pixel_reg[green][7]_i_18_n_0
    SLICE_X35Y121        MUXF8 (Prop_muxf8_I0_O)      0.104    10.336 r  snake_controller_inst/vga_pixel_reg[green][7]_i_7/O
                         net (fo=1, routed)           1.022    11.357    snake_controller_inst/vga_pixel_reg[green][7]_i_7_n_0
    SLICE_X58Y120        LUT6 (Prop_lut6_I5_O)        0.316    11.673 r  snake_controller_inst/vga_pixel[green][7]_i_2/O
                         net (fo=3, routed)           0.421    12.095    snake_controller_inst/vga_pixel[green][7]_i_2_n_0
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124    12.219 r  snake_controller_inst/vga_pixel[green][7]_i_1/O
                         net (fo=1, routed)           0.000    12.219    snake_painter_inst/block_counters_reg[row][4]_1
    SLICE_X59Y121        FDRE                                         r  snake_painter_inst/vga_pixel_reg[green][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.484    26.487    snake_painter_inst/clk_out1
    SLICE_X59Y121        FDRE                                         r  snake_painter_inst/vga_pixel_reg[green][7]/C
                         clock pessimism             -0.001    26.486    
                         clock uncertainty           -0.087    26.399    
    SLICE_X59Y121        FDRE (Setup_fdre_C_D)        0.032    26.431    snake_painter_inst/vga_pixel_reg[green][7]
  -------------------------------------------------------------------
                         required time                         26.431    
                         arrival time                         -12.219    
  -------------------------------------------------------------------
                         slack                                 14.212    

Slack (MET) :             17.615ns  (required time - arrival time)
  Source:                 snake_painter_inst/block_counters_reg[col][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/block_counters_reg[row][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 1.767ns (25.277%)  route 5.224ns (74.723%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 26.488 - 25.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.623     1.625    snake_painter_inst/clk_out1
    SLICE_X53Y94         FDRE                                         r  snake_painter_inst/block_counters_reg[col][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  snake_painter_inst/block_counters_reg[col][2]/Q
                         net (fo=243, routed)         1.615     3.696    snake_painter_inst/block_counters_reg[col][7]_0[2]
    SLICE_X52Y97         LUT3 (Prop_lut3_I1_O)        0.124     3.820 r  snake_painter_inst/block_counters[row][31]_i_56/O
                         net (fo=1, routed)           0.000     3.820    snake_painter_inst/block_counters[row][31]_i_56_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  snake_painter_inst/block_counters_reg[row][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.352    snake_painter_inst/block_counters_reg[row][31]_i_40_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  snake_painter_inst/block_counters_reg[row][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.466    snake_painter_inst/block_counters_reg[row][31]_i_19_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.694 r  snake_painter_inst/block_counters_reg[row][31]_i_5/CO[2]
                         net (fo=35, routed)          1.500     6.194    snake_painter_inst/block_counters_reg[row][31]_i_5_n_1
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.313     6.507 r  snake_painter_inst/block_counters[row][31]_i_1/O
                         net (fo=32, routed)          2.109     8.616    snake_painter_inst/block_counters[row][31]_i_1_n_0
    SLICE_X58Y130        FDRE                                         r  snake_painter_inst/block_counters_reg[row][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.485    26.488    snake_painter_inst/clk_out1
    SLICE_X58Y130        FDRE                                         r  snake_painter_inst/block_counters_reg[row][29]/C
                         clock pessimism             -0.001    26.487    
                         clock uncertainty           -0.087    26.400    
    SLICE_X58Y130        FDRE (Setup_fdre_C_CE)      -0.169    26.231    snake_painter_inst/block_counters_reg[row][29]
  -------------------------------------------------------------------
                         required time                         26.231    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                 17.615    

Slack (MET) :             17.615ns  (required time - arrival time)
  Source:                 snake_painter_inst/block_counters_reg[col][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/block_counters_reg[row][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 1.767ns (25.277%)  route 5.224ns (74.723%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 26.488 - 25.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.623     1.625    snake_painter_inst/clk_out1
    SLICE_X53Y94         FDRE                                         r  snake_painter_inst/block_counters_reg[col][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  snake_painter_inst/block_counters_reg[col][2]/Q
                         net (fo=243, routed)         1.615     3.696    snake_painter_inst/block_counters_reg[col][7]_0[2]
    SLICE_X52Y97         LUT3 (Prop_lut3_I1_O)        0.124     3.820 r  snake_painter_inst/block_counters[row][31]_i_56/O
                         net (fo=1, routed)           0.000     3.820    snake_painter_inst/block_counters[row][31]_i_56_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  snake_painter_inst/block_counters_reg[row][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.352    snake_painter_inst/block_counters_reg[row][31]_i_40_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  snake_painter_inst/block_counters_reg[row][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.466    snake_painter_inst/block_counters_reg[row][31]_i_19_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.694 r  snake_painter_inst/block_counters_reg[row][31]_i_5/CO[2]
                         net (fo=35, routed)          1.500     6.194    snake_painter_inst/block_counters_reg[row][31]_i_5_n_1
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.313     6.507 r  snake_painter_inst/block_counters[row][31]_i_1/O
                         net (fo=32, routed)          2.109     8.616    snake_painter_inst/block_counters[row][31]_i_1_n_0
    SLICE_X58Y130        FDRE                                         r  snake_painter_inst/block_counters_reg[row][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.485    26.488    snake_painter_inst/clk_out1
    SLICE_X58Y130        FDRE                                         r  snake_painter_inst/block_counters_reg[row][30]/C
                         clock pessimism             -0.001    26.487    
                         clock uncertainty           -0.087    26.400    
    SLICE_X58Y130        FDRE (Setup_fdre_C_CE)      -0.169    26.231    snake_painter_inst/block_counters_reg[row][30]
  -------------------------------------------------------------------
                         required time                         26.231    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                 17.615    

Slack (MET) :             17.615ns  (required time - arrival time)
  Source:                 snake_painter_inst/block_counters_reg[col][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/block_counters_reg[row][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 1.767ns (25.277%)  route 5.224ns (74.723%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 26.488 - 25.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.623     1.625    snake_painter_inst/clk_out1
    SLICE_X53Y94         FDRE                                         r  snake_painter_inst/block_counters_reg[col][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  snake_painter_inst/block_counters_reg[col][2]/Q
                         net (fo=243, routed)         1.615     3.696    snake_painter_inst/block_counters_reg[col][7]_0[2]
    SLICE_X52Y97         LUT3 (Prop_lut3_I1_O)        0.124     3.820 r  snake_painter_inst/block_counters[row][31]_i_56/O
                         net (fo=1, routed)           0.000     3.820    snake_painter_inst/block_counters[row][31]_i_56_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  snake_painter_inst/block_counters_reg[row][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.352    snake_painter_inst/block_counters_reg[row][31]_i_40_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  snake_painter_inst/block_counters_reg[row][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.466    snake_painter_inst/block_counters_reg[row][31]_i_19_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.694 r  snake_painter_inst/block_counters_reg[row][31]_i_5/CO[2]
                         net (fo=35, routed)          1.500     6.194    snake_painter_inst/block_counters_reg[row][31]_i_5_n_1
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.313     6.507 r  snake_painter_inst/block_counters[row][31]_i_1/O
                         net (fo=32, routed)          2.109     8.616    snake_painter_inst/block_counters[row][31]_i_1_n_0
    SLICE_X58Y130        FDRE                                         r  snake_painter_inst/block_counters_reg[row][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.485    26.488    snake_painter_inst/clk_out1
    SLICE_X58Y130        FDRE                                         r  snake_painter_inst/block_counters_reg[row][31]/C
                         clock pessimism             -0.001    26.487    
                         clock uncertainty           -0.087    26.400    
    SLICE_X58Y130        FDRE (Setup_fdre_C_CE)      -0.169    26.231    snake_painter_inst/block_counters_reg[row][31]
  -------------------------------------------------------------------
                         required time                         26.231    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                 17.615    

Slack (MET) :             17.747ns  (required time - arrival time)
  Source:                 snake_painter_inst/block_counters_reg[col][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/block_counters_reg[col][1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.191ns (31.967%)  route 4.663ns (68.033%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.623     1.625    snake_painter_inst/clk_out1
    SLICE_X53Y94         FDRE                                         r  snake_painter_inst/block_counters_reg[col][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  snake_painter_inst/block_counters_reg[col][2]/Q
                         net (fo=243, routed)         1.615     3.696    snake_painter_inst/block_counters_reg[col][7]_0[2]
    SLICE_X52Y97         LUT3 (Prop_lut3_I1_O)        0.124     3.820 r  snake_painter_inst/block_counters[row][31]_i_56/O
                         net (fo=1, routed)           0.000     3.820    snake_painter_inst/block_counters[row][31]_i_56_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  snake_painter_inst/block_counters_reg[row][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.352    snake_painter_inst/block_counters_reg[row][31]_i_40_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  snake_painter_inst/block_counters_reg[row][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.466    snake_painter_inst/block_counters_reg[row][31]_i_19_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.694 f  snake_painter_inst/block_counters_reg[row][31]_i_5/CO[2]
                         net (fo=35, routed)          1.783     6.477    snake_painter_inst/block_counters_reg[row][31]_i_5_n_1
    SLICE_X53Y94         LUT2 (Prop_lut2_I1_O)        0.313     6.790 r  snake_painter_inst/block_counters[col][0]_i_7/O
                         net (fo=1, routed)           0.000     6.790    snake_painter_inst/block_counters[col][0]_i_7_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.214 r  snake_painter_inst/block_counters_reg[col][0]_i_2/O[1]
                         net (fo=5, routed)           1.265     8.479    snake_painter_inst/block_counters_reg[col][0]_i_2_n_6
    SLICE_X52Y99         FDRE                                         r  snake_painter_inst/block_counters_reg[col][1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.502    26.505    snake_painter_inst/clk_out1
    SLICE_X52Y99         FDRE                                         r  snake_painter_inst/block_counters_reg[col][1]_rep__0/C
                         clock pessimism              0.096    26.601    
                         clock uncertainty           -0.087    26.514    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)       -0.288    26.226    snake_painter_inst/block_counters_reg[col][1]_rep__0
  -------------------------------------------------------------------
                         required time                         26.226    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                 17.747    

Slack (MET) :             17.754ns  (required time - arrival time)
  Source:                 snake_painter_inst/block_counters_reg[col][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/block_counters_reg[row][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 1.767ns (25.793%)  route 5.084ns (74.207%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 26.488 - 25.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.623     1.625    snake_painter_inst/clk_out1
    SLICE_X53Y94         FDRE                                         r  snake_painter_inst/block_counters_reg[col][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  snake_painter_inst/block_counters_reg[col][2]/Q
                         net (fo=243, routed)         1.615     3.696    snake_painter_inst/block_counters_reg[col][7]_0[2]
    SLICE_X52Y97         LUT3 (Prop_lut3_I1_O)        0.124     3.820 r  snake_painter_inst/block_counters[row][31]_i_56/O
                         net (fo=1, routed)           0.000     3.820    snake_painter_inst/block_counters[row][31]_i_56_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  snake_painter_inst/block_counters_reg[row][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.352    snake_painter_inst/block_counters_reg[row][31]_i_40_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  snake_painter_inst/block_counters_reg[row][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.466    snake_painter_inst/block_counters_reg[row][31]_i_19_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.694 r  snake_painter_inst/block_counters_reg[row][31]_i_5/CO[2]
                         net (fo=35, routed)          1.500     6.194    snake_painter_inst/block_counters_reg[row][31]_i_5_n_1
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.313     6.507 r  snake_painter_inst/block_counters[row][31]_i_1/O
                         net (fo=32, routed)          1.969     8.476    snake_painter_inst/block_counters[row][31]_i_1_n_0
    SLICE_X58Y129        FDRE                                         r  snake_painter_inst/block_counters_reg[row][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.485    26.488    snake_painter_inst/clk_out1
    SLICE_X58Y129        FDRE                                         r  snake_painter_inst/block_counters_reg[row][25]/C
                         clock pessimism             -0.001    26.487    
                         clock uncertainty           -0.087    26.400    
    SLICE_X58Y129        FDRE (Setup_fdre_C_CE)      -0.169    26.231    snake_painter_inst/block_counters_reg[row][25]
  -------------------------------------------------------------------
                         required time                         26.231    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                 17.754    

Slack (MET) :             17.754ns  (required time - arrival time)
  Source:                 snake_painter_inst/block_counters_reg[col][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/block_counters_reg[row][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 1.767ns (25.793%)  route 5.084ns (74.207%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 26.488 - 25.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.623     1.625    snake_painter_inst/clk_out1
    SLICE_X53Y94         FDRE                                         r  snake_painter_inst/block_counters_reg[col][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  snake_painter_inst/block_counters_reg[col][2]/Q
                         net (fo=243, routed)         1.615     3.696    snake_painter_inst/block_counters_reg[col][7]_0[2]
    SLICE_X52Y97         LUT3 (Prop_lut3_I1_O)        0.124     3.820 r  snake_painter_inst/block_counters[row][31]_i_56/O
                         net (fo=1, routed)           0.000     3.820    snake_painter_inst/block_counters[row][31]_i_56_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  snake_painter_inst/block_counters_reg[row][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.352    snake_painter_inst/block_counters_reg[row][31]_i_40_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  snake_painter_inst/block_counters_reg[row][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.466    snake_painter_inst/block_counters_reg[row][31]_i_19_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.694 r  snake_painter_inst/block_counters_reg[row][31]_i_5/CO[2]
                         net (fo=35, routed)          1.500     6.194    snake_painter_inst/block_counters_reg[row][31]_i_5_n_1
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.313     6.507 r  snake_painter_inst/block_counters[row][31]_i_1/O
                         net (fo=32, routed)          1.969     8.476    snake_painter_inst/block_counters[row][31]_i_1_n_0
    SLICE_X58Y129        FDRE                                         r  snake_painter_inst/block_counters_reg[row][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.485    26.488    snake_painter_inst/clk_out1
    SLICE_X58Y129        FDRE                                         r  snake_painter_inst/block_counters_reg[row][28]/C
                         clock pessimism             -0.001    26.487    
                         clock uncertainty           -0.087    26.400    
    SLICE_X58Y129        FDRE (Setup_fdre_C_CE)      -0.169    26.231    snake_painter_inst/block_counters_reg[row][28]
  -------------------------------------------------------------------
                         required time                         26.231    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                 17.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 snake_painter_inst/check_counters_reg[row][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/check_counters_reg[row][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.563     0.565    snake_painter_inst/clk_out1
    SLICE_X54Y99         FDRE                                         r  snake_painter_inst/check_counters_reg[row][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  snake_painter_inst/check_counters_reg[row][11]/Q
                         net (fo=2, routed)           0.149     0.878    snake_painter_inst/check_counters_reg[row][11]
    SLICE_X54Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.923 r  snake_painter_inst/check_counters[row][8]_i_2/O
                         net (fo=1, routed)           0.000     0.923    snake_painter_inst/check_counters[row][8]_i_2_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.032 r  snake_painter_inst/check_counters_reg[row][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.033    snake_painter_inst/check_counters_reg[row][8]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.086 r  snake_painter_inst/check_counters_reg[row][12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.086    snake_painter_inst/check_counters_reg[row][12]_i_1_n_7
    SLICE_X54Y100        FDRE                                         r  snake_painter_inst/check_counters_reg[row][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.830     0.832    snake_painter_inst/clk_out1
    SLICE_X54Y100        FDRE                                         r  snake_painter_inst/check_counters_reg[row][12]/C
                         clock pessimism              0.000     0.832    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     0.966    snake_painter_inst/check_counters_reg[row][12]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 snake_painter_inst/check_counters_reg[row][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/check_counters_reg[row][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.563     0.565    snake_painter_inst/clk_out1
    SLICE_X54Y99         FDRE                                         r  snake_painter_inst/check_counters_reg[row][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  snake_painter_inst/check_counters_reg[row][11]/Q
                         net (fo=2, routed)           0.149     0.878    snake_painter_inst/check_counters_reg[row][11]
    SLICE_X54Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.923 r  snake_painter_inst/check_counters[row][8]_i_2/O
                         net (fo=1, routed)           0.000     0.923    snake_painter_inst/check_counters[row][8]_i_2_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.032 r  snake_painter_inst/check_counters_reg[row][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.033    snake_painter_inst/check_counters_reg[row][8]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.099 r  snake_painter_inst/check_counters_reg[row][12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.099    snake_painter_inst/check_counters_reg[row][12]_i_1_n_5
    SLICE_X54Y100        FDRE                                         r  snake_painter_inst/check_counters_reg[row][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.830     0.832    snake_painter_inst/clk_out1
    SLICE_X54Y100        FDRE                                         r  snake_painter_inst/check_counters_reg[row][14]/C
                         clock pessimism              0.000     0.832    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     0.966    snake_painter_inst/check_counters_reg[row][14]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 snake_painter_inst/block_counters_reg[col][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/block_counters_reg[col][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.479%)  route 0.121ns (23.521%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.563     0.565    snake_painter_inst/clk_out1
    SLICE_X53Y98         FDRE                                         r  snake_painter_inst/block_counters_reg[col][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  snake_painter_inst/block_counters_reg[col][18]/Q
                         net (fo=2, routed)           0.120     0.826    snake_painter_inst/block_counters_reg[col][18]
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.871 r  snake_painter_inst/block_counters[col][16]_i_3/O
                         net (fo=1, routed)           0.000     0.871    snake_painter_inst/block_counters[col][16]_i_3_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.986 r  snake_painter_inst/block_counters_reg[col][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.986    snake_painter_inst/block_counters_reg[col][16]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.025 r  snake_painter_inst/block_counters_reg[col][20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.026    snake_painter_inst/block_counters_reg[col][20]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.080 r  snake_painter_inst/block_counters_reg[col][24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.080    snake_painter_inst/block_counters_reg[col][24]_i_1_n_7
    SLICE_X53Y100        FDRE                                         r  snake_painter_inst/block_counters_reg[col][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.830     0.832    snake_painter_inst/clk_out1
    SLICE_X53Y100        FDRE                                         r  snake_painter_inst/block_counters_reg[col][24]/C
                         clock pessimism              0.000     0.832    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     0.937    snake_painter_inst/block_counters_reg[col][24]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 snake_painter_inst/block_counters_reg[col][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/block_counters_reg[col][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.970%)  route 0.121ns (23.030%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.563     0.565    snake_painter_inst/clk_out1
    SLICE_X53Y98         FDRE                                         r  snake_painter_inst/block_counters_reg[col][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  snake_painter_inst/block_counters_reg[col][18]/Q
                         net (fo=2, routed)           0.120     0.826    snake_painter_inst/block_counters_reg[col][18]
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.871 r  snake_painter_inst/block_counters[col][16]_i_3/O
                         net (fo=1, routed)           0.000     0.871    snake_painter_inst/block_counters[col][16]_i_3_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.986 r  snake_painter_inst/block_counters_reg[col][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.986    snake_painter_inst/block_counters_reg[col][16]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.025 r  snake_painter_inst/block_counters_reg[col][20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.026    snake_painter_inst/block_counters_reg[col][20]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.091 r  snake_painter_inst/block_counters_reg[col][24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.091    snake_painter_inst/block_counters_reg[col][24]_i_1_n_5
    SLICE_X53Y100        FDRE                                         r  snake_painter_inst/block_counters_reg[col][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.830     0.832    snake_painter_inst/clk_out1
    SLICE_X53Y100        FDRE                                         r  snake_painter_inst/block_counters_reg[col][26]/C
                         clock pessimism              0.000     0.832    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     0.937    snake_painter_inst/block_counters_reg[col][26]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 snake_painter_inst/check_counters_reg[row][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/check_counters_reg[row][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.071%)  route 0.150ns (26.929%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.563     0.565    snake_painter_inst/clk_out1
    SLICE_X54Y99         FDRE                                         r  snake_painter_inst/check_counters_reg[row][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  snake_painter_inst/check_counters_reg[row][11]/Q
                         net (fo=2, routed)           0.149     0.878    snake_painter_inst/check_counters_reg[row][11]
    SLICE_X54Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.923 r  snake_painter_inst/check_counters[row][8]_i_2/O
                         net (fo=1, routed)           0.000     0.923    snake_painter_inst/check_counters[row][8]_i_2_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.032 r  snake_painter_inst/check_counters_reg[row][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.033    snake_painter_inst/check_counters_reg[row][8]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.122 r  snake_painter_inst/check_counters_reg[row][12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.122    snake_painter_inst/check_counters_reg[row][12]_i_1_n_6
    SLICE_X54Y100        FDRE                                         r  snake_painter_inst/check_counters_reg[row][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.830     0.832    snake_painter_inst/clk_out1
    SLICE_X54Y100        FDRE                                         r  snake_painter_inst/check_counters_reg[row][13]/C
                         clock pessimism              0.000     0.832    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     0.966    snake_painter_inst/check_counters_reg[row][13]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 snake_painter_inst/check_counters_reg[row][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/check_counters_reg[row][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.167%)  route 0.150ns (26.833%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.563     0.565    snake_painter_inst/clk_out1
    SLICE_X54Y99         FDRE                                         r  snake_painter_inst/check_counters_reg[row][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  snake_painter_inst/check_counters_reg[row][11]/Q
                         net (fo=2, routed)           0.149     0.878    snake_painter_inst/check_counters_reg[row][11]
    SLICE_X54Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.923 r  snake_painter_inst/check_counters[row][8]_i_2/O
                         net (fo=1, routed)           0.000     0.923    snake_painter_inst/check_counters[row][8]_i_2_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.032 r  snake_painter_inst/check_counters_reg[row][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.033    snake_painter_inst/check_counters_reg[row][8]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.124 r  snake_painter_inst/check_counters_reg[row][12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.124    snake_painter_inst/check_counters_reg[row][12]_i_1_n_4
    SLICE_X54Y100        FDRE                                         r  snake_painter_inst/check_counters_reg[row][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.830     0.832    snake_painter_inst/clk_out1
    SLICE_X54Y100        FDRE                                         r  snake_painter_inst/check_counters_reg[row][15]/C
                         clock pessimism              0.000     0.832    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     0.966    snake_painter_inst/check_counters_reg[row][15]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 snake_painter_inst/check_counters_reg[row][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/check_counters_reg[row][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.263%)  route 0.150ns (26.737%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.563     0.565    snake_painter_inst/clk_out1
    SLICE_X54Y99         FDRE                                         r  snake_painter_inst/check_counters_reg[row][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  snake_painter_inst/check_counters_reg[row][11]/Q
                         net (fo=2, routed)           0.149     0.878    snake_painter_inst/check_counters_reg[row][11]
    SLICE_X54Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.923 r  snake_painter_inst/check_counters[row][8]_i_2/O
                         net (fo=1, routed)           0.000     0.923    snake_painter_inst/check_counters[row][8]_i_2_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.032 r  snake_painter_inst/check_counters_reg[row][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.033    snake_painter_inst/check_counters_reg[row][8]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.073 r  snake_painter_inst/check_counters_reg[row][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.073    snake_painter_inst/check_counters_reg[row][12]_i_1_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.126 r  snake_painter_inst/check_counters_reg[row][16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.126    snake_painter_inst/check_counters_reg[row][16]_i_1_n_7
    SLICE_X54Y101        FDRE                                         r  snake_painter_inst/check_counters_reg[row][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.830     0.832    snake_painter_inst/clk_out1
    SLICE_X54Y101        FDRE                                         r  snake_painter_inst/check_counters_reg[row][16]/C
                         clock pessimism              0.000     0.832    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     0.966    snake_painter_inst/check_counters_reg[row][16]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 snake_painter_inst/check_counters_reg[row][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/check_counters_reg[row][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.868%)  route 0.150ns (26.132%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.563     0.565    snake_painter_inst/clk_out1
    SLICE_X54Y99         FDRE                                         r  snake_painter_inst/check_counters_reg[row][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  snake_painter_inst/check_counters_reg[row][11]/Q
                         net (fo=2, routed)           0.149     0.878    snake_painter_inst/check_counters_reg[row][11]
    SLICE_X54Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.923 r  snake_painter_inst/check_counters[row][8]_i_2/O
                         net (fo=1, routed)           0.000     0.923    snake_painter_inst/check_counters[row][8]_i_2_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.032 r  snake_painter_inst/check_counters_reg[row][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.033    snake_painter_inst/check_counters_reg[row][8]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.073 r  snake_painter_inst/check_counters_reg[row][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.073    snake_painter_inst/check_counters_reg[row][12]_i_1_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.139 r  snake_painter_inst/check_counters_reg[row][16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.139    snake_painter_inst/check_counters_reg[row][16]_i_1_n_5
    SLICE_X54Y101        FDRE                                         r  snake_painter_inst/check_counters_reg[row][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.830     0.832    snake_painter_inst/clk_out1
    SLICE_X54Y101        FDRE                                         r  snake_painter_inst/check_counters_reg[row][18]/C
                         clock pessimism              0.000     0.832    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     0.966    snake_painter_inst/check_counters_reg[row][18]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 snake_painter_inst/block_counters_reg[col][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/block_counters_reg[col][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.563     0.565    snake_painter_inst/clk_out1
    SLICE_X53Y98         FDRE                                         r  snake_painter_inst/block_counters_reg[col][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  snake_painter_inst/block_counters_reg[col][18]/Q
                         net (fo=2, routed)           0.120     0.826    snake_painter_inst/block_counters_reg[col][18]
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.871 r  snake_painter_inst/block_counters[col][16]_i_3/O
                         net (fo=1, routed)           0.000     0.871    snake_painter_inst/block_counters[col][16]_i_3_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.986 r  snake_painter_inst/block_counters_reg[col][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.986    snake_painter_inst/block_counters_reg[col][16]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.025 r  snake_painter_inst/block_counters_reg[col][20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.026    snake_painter_inst/block_counters_reg[col][20]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.116 r  snake_painter_inst/block_counters_reg[col][24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.116    snake_painter_inst/block_counters_reg[col][24]_i_1_n_6
    SLICE_X53Y100        FDRE                                         r  snake_painter_inst/block_counters_reg[col][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.830     0.832    snake_painter_inst/clk_out1
    SLICE_X53Y100        FDRE                                         r  snake_painter_inst/block_counters_reg[col][25]/C
                         clock pessimism              0.000     0.832    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     0.937    snake_painter_inst/block_counters_reg[col][25]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 snake_painter_inst/block_counters_reg[col][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/block_counters_reg[col][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.563     0.565    snake_painter_inst/clk_out1
    SLICE_X53Y98         FDRE                                         r  snake_painter_inst/block_counters_reg[col][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  snake_painter_inst/block_counters_reg[col][18]/Q
                         net (fo=2, routed)           0.120     0.826    snake_painter_inst/block_counters_reg[col][18]
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.871 r  snake_painter_inst/block_counters[col][16]_i_3/O
                         net (fo=1, routed)           0.000     0.871    snake_painter_inst/block_counters[col][16]_i_3_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.986 r  snake_painter_inst/block_counters_reg[col][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.986    snake_painter_inst/block_counters_reg[col][16]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.025 r  snake_painter_inst/block_counters_reg[col][20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.026    snake_painter_inst/block_counters_reg[col][20]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.116 r  snake_painter_inst/block_counters_reg[col][24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.116    snake_painter_inst/block_counters_reg[col][24]_i_1_n_4
    SLICE_X53Y100        FDRE                                         r  snake_painter_inst/block_counters_reg[col][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.830     0.832    snake_painter_inst/clk_out1
    SLICE_X53Y100        FDRE                                         r  snake_painter_inst/block_counters_reg[col][27]/C
                         clock pessimism              0.000     0.832    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     0.937    snake_painter_inst/block_counters_reg[col][27]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_pixel
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1    clk_wiz_pixel_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y97     snake_painter_inst/block_counters_reg[col][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y97     snake_painter_inst/block_counters_reg[col][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y97     snake_painter_inst/block_counters_reg[col][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y98     snake_painter_inst/block_counters_reg[col][16]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y98     snake_painter_inst/block_counters_reg[col][17]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y98     snake_painter_inst/block_counters_reg[col][18]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y98     snake_painter_inst/block_counters_reg[col][19]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y94     snake_painter_inst/block_counters_reg[col][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y100    snake_painter_inst/block_counters_reg[col][24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y100    snake_painter_inst/block_counters_reg[col][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y100    snake_painter_inst/block_counters_reg[col][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y100    snake_painter_inst/block_counters_reg[col][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y101    snake_painter_inst/block_counters_reg[col][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y101    snake_painter_inst/block_counters_reg[col][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y101    snake_painter_inst/block_counters_reg[col][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y101    snake_painter_inst/block_counters_reg[col][31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X60Y127    snake_painter_inst/block_counters_reg[row][17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y127    snake_painter_inst/block_counters_reg[row][18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y97     snake_painter_inst/block_counters_reg[col][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y97     snake_painter_inst/block_counters_reg[col][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y97     snake_painter_inst/block_counters_reg[col][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y98     snake_painter_inst/block_counters_reg[col][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y98     snake_painter_inst/block_counters_reg[col][17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y98     snake_painter_inst/block_counters_reg[col][18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y98     snake_painter_inst/block_counters_reg[col][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y94     snake_painter_inst/block_counters_reg[col][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y94     snake_painter_inst/block_counters_reg[col][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y96     snake_painter_inst/block_counters_reg[col][1]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_pixel
  To Clock:  clkfbout_clk_wiz_pixel

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_pixel
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clk_wiz_pixel_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 3.906ns (49.268%)  route 4.022ns (50.732%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.711     5.314    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y70          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  score_inst/convert_score_inst/high_score_reg[3]/Q
                         net (fo=15, routed)          0.700     6.531    score_inst/convert_score_inst/Q[3]
    SLICE_X5Y71          LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  score_inst/convert_score_inst/score_buff[23]_i_48/O
                         net (fo=1, routed)           0.000     6.655    score_inst/convert_score_inst/score_buff[23]_i_48_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.205 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.205    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.539 r  score_inst/convert_score_inst/score_buff_reg[26]_i_73/O[1]
                         net (fo=3, routed)           0.810     8.349    score_inst/convert_score_inst/score_buff_reg[26]_i_73_n_6
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.303     8.652 f  score_inst/convert_score_inst/score_buff[23]_i_40/O
                         net (fo=2, routed)           0.597     9.249    score_inst/convert_score_inst/score_buff[23]_i_40_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     9.373 r  score_inst/convert_score_inst/score_buff[23]_i_28/O
                         net (fo=2, routed)           0.584     9.957    score_inst/convert_score_inst/score_buff[23]_i_28_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124    10.081 r  score_inst/convert_score_inst/score_buff[23]_i_32/O
                         net (fo=1, routed)           0.000    10.081    score_inst/convert_score_inst/score_buff[23]_i_32_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.479 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.479    score_inst/convert_score_inst/score_buff_reg[23]_i_21_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.718 r  score_inst/convert_score_inst/score_buff_reg[26]_i_25/O[2]
                         net (fo=1, routed)           0.671    11.388    score_inst/convert_score_inst/score_buff10_in[23]
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.302    11.690 r  score_inst/convert_score_inst/score_buff[23]_i_9/O
                         net (fo=1, routed)           0.000    11.690    score_inst/convert_score_inst/score_buff[23]_i_9_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.066 r  score_inst/convert_score_inst/score_buff_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.066    score_inst/convert_score_inst/score_buff_reg[23]_i_3_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.285 r  score_inst/convert_score_inst/score_buff_reg[26]_i_3/O[0]
                         net (fo=1, routed)           0.661    12.947    snake_controller_inst/score_reg[25]_0[0]
    SLICE_X4Y70          LUT4 (Prop_lut4_I1_O)        0.295    13.242 r  snake_controller_inst/score_buff[24]_i_1/O
                         net (fo=1, routed)           0.000    13.242    score_inst/convert_score_inst/current_state_reg[0]_2
    SLICE_X4Y70          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.592    15.015    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X4Y70          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[24]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y70          FDRE (Setup_fdre_C_D)        0.029    15.284    score_inst/convert_score_inst/score_buff_reg[24]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -13.242    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 4.021ns (50.981%)  route 3.866ns (49.019%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.711     5.314    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y70          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  score_inst/convert_score_inst/high_score_reg[3]/Q
                         net (fo=15, routed)          0.700     6.531    score_inst/convert_score_inst/Q[3]
    SLICE_X5Y71          LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  score_inst/convert_score_inst/score_buff[23]_i_48/O
                         net (fo=1, routed)           0.000     6.655    score_inst/convert_score_inst/score_buff[23]_i_48_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.205 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.205    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.539 r  score_inst/convert_score_inst/score_buff_reg[26]_i_73/O[1]
                         net (fo=3, routed)           0.810     8.349    score_inst/convert_score_inst/score_buff_reg[26]_i_73_n_6
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.303     8.652 f  score_inst/convert_score_inst/score_buff[23]_i_40/O
                         net (fo=2, routed)           0.597     9.249    score_inst/convert_score_inst/score_buff[23]_i_40_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     9.373 r  score_inst/convert_score_inst/score_buff[23]_i_28/O
                         net (fo=2, routed)           0.584     9.957    score_inst/convert_score_inst/score_buff[23]_i_28_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124    10.081 r  score_inst/convert_score_inst/score_buff[23]_i_32/O
                         net (fo=1, routed)           0.000    10.081    score_inst/convert_score_inst/score_buff[23]_i_32_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.479 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.479    score_inst/convert_score_inst/score_buff_reg[23]_i_21_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.718 r  score_inst/convert_score_inst/score_buff_reg[26]_i_25/O[2]
                         net (fo=1, routed)           0.671    11.388    score_inst/convert_score_inst/score_buff10_in[23]
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.302    11.690 r  score_inst/convert_score_inst/score_buff[23]_i_9/O
                         net (fo=1, routed)           0.000    11.690    score_inst/convert_score_inst/score_buff[23]_i_9_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.066 r  score_inst/convert_score_inst/score_buff_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.066    score_inst/convert_score_inst/score_buff_reg[23]_i_3_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.389 r  score_inst/convert_score_inst/score_buff_reg[26]_i_3/O[1]
                         net (fo=1, routed)           0.506    12.895    snake_controller_inst/score_reg[25]_0[1]
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.306    13.201 r  snake_controller_inst/score_buff[25]_i_1/O
                         net (fo=1, routed)           0.000    13.201    score_inst/convert_score_inst/current_state_reg[0]_1
    SLICE_X7Y68          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.593    15.016    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X7Y68          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[25]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X7Y68          FDRE (Setup_fdre_C_D)        0.032    15.288    score_inst/convert_score_inst/score_buff_reg[25]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 3.989ns (51.577%)  route 3.745ns (48.423%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.711     5.314    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y70          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  score_inst/convert_score_inst/high_score_reg[3]/Q
                         net (fo=15, routed)          0.700     6.531    score_inst/convert_score_inst/Q[3]
    SLICE_X5Y71          LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  score_inst/convert_score_inst/score_buff[23]_i_48/O
                         net (fo=1, routed)           0.000     6.655    score_inst/convert_score_inst/score_buff[23]_i_48_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.205 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.205    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.539 r  score_inst/convert_score_inst/score_buff_reg[26]_i_73/O[1]
                         net (fo=3, routed)           0.810     8.349    score_inst/convert_score_inst/score_buff_reg[26]_i_73_n_6
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.303     8.652 f  score_inst/convert_score_inst/score_buff[23]_i_40/O
                         net (fo=2, routed)           0.597     9.249    score_inst/convert_score_inst/score_buff[23]_i_40_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     9.373 r  score_inst/convert_score_inst/score_buff[23]_i_28/O
                         net (fo=2, routed)           0.584     9.957    score_inst/convert_score_inst/score_buff[23]_i_28_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124    10.081 r  score_inst/convert_score_inst/score_buff[23]_i_32/O
                         net (fo=1, routed)           0.000    10.081    score_inst/convert_score_inst/score_buff[23]_i_32_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.479 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.479    score_inst/convert_score_inst/score_buff_reg[23]_i_21_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  score_inst/convert_score_inst/score_buff_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.593    score_inst/convert_score_inst/score_buff_reg[26]_i_25_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.815 r  score_inst/convert_score_inst/score_buff_reg[26]_i_24/O[0]
                         net (fo=1, routed)           0.642    11.456    score_inst/convert_score_inst/score_buff10_in[25]
    SLICE_X6Y74          LUT3 (Prop_lut3_I1_O)        0.299    11.755 r  score_inst/convert_score_inst/score_buff[26]_i_10/O
                         net (fo=1, routed)           0.000    11.755    score_inst/convert_score_inst/score_buff[26]_i_10_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.333 r  score_inst/convert_score_inst/score_buff_reg[26]_i_3/O[2]
                         net (fo=1, routed)           0.413    12.747    snake_controller_inst/score_reg[25]_0[2]
    SLICE_X4Y74          LUT4 (Prop_lut4_I1_O)        0.301    13.048 r  snake_controller_inst/score_buff[26]_i_1/O
                         net (fo=1, routed)           0.000    13.048    score_inst/convert_score_inst/current_state_reg[0]_0
    SLICE_X4Y74          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.586    15.009    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X4Y74          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[26]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)        0.029    15.278    score_inst/convert_score_inst/score_buff_reg[26]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.724ns  (logic 3.875ns (50.171%)  route 3.849ns (49.829%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.711     5.314    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y70          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  score_inst/convert_score_inst/high_score_reg[3]/Q
                         net (fo=15, routed)          0.700     6.531    score_inst/convert_score_inst/Q[3]
    SLICE_X5Y71          LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  score_inst/convert_score_inst/score_buff[23]_i_48/O
                         net (fo=1, routed)           0.000     6.655    score_inst/convert_score_inst/score_buff[23]_i_48_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.205 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.205    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.539 r  score_inst/convert_score_inst/score_buff_reg[26]_i_73/O[1]
                         net (fo=3, routed)           0.810     8.349    score_inst/convert_score_inst/score_buff_reg[26]_i_73_n_6
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.303     8.652 f  score_inst/convert_score_inst/score_buff[23]_i_40/O
                         net (fo=2, routed)           0.597     9.249    score_inst/convert_score_inst/score_buff[23]_i_40_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     9.373 r  score_inst/convert_score_inst/score_buff[23]_i_28/O
                         net (fo=2, routed)           0.584     9.957    score_inst/convert_score_inst/score_buff[23]_i_28_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124    10.081 r  score_inst/convert_score_inst/score_buff[23]_i_32/O
                         net (fo=1, routed)           0.000    10.081    score_inst/convert_score_inst/score_buff[23]_i_32_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.479 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.479    score_inst/convert_score_inst/score_buff_reg[23]_i_21_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.701 r  score_inst/convert_score_inst/score_buff_reg[26]_i_25/O[0]
                         net (fo=1, routed)           0.440    11.141    score_inst/convert_score_inst/score_buff10_in[21]
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.299    11.440 r  score_inst/convert_score_inst/score_buff[23]_i_11/O
                         net (fo=1, routed)           0.000    11.440    score_inst/convert_score_inst/score_buff[23]_i_11_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.018 r  score_inst/convert_score_inst/score_buff_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.719    12.736    snake_controller_inst/score_reg[23]_0[2]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.301    13.037 r  snake_controller_inst/score_buff[22]_i_1/O
                         net (fo=1, routed)           0.000    13.037    score_inst/convert_score_inst/current_state_reg[0]_4
    SLICE_X7Y69          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.592    15.015    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X7Y69          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[22]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X7Y69          FDRE (Setup_fdre_C_D)        0.031    15.286    score_inst/convert_score_inst/score_buff_reg[22]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 3.946ns (52.459%)  route 3.576ns (47.541%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.711     5.314    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y70          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  score_inst/convert_score_inst/high_score_reg[3]/Q
                         net (fo=15, routed)          0.700     6.531    score_inst/convert_score_inst/Q[3]
    SLICE_X5Y71          LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  score_inst/convert_score_inst/score_buff[23]_i_48/O
                         net (fo=1, routed)           0.000     6.655    score_inst/convert_score_inst/score_buff[23]_i_48_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.205 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.205    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.539 r  score_inst/convert_score_inst/score_buff_reg[26]_i_73/O[1]
                         net (fo=3, routed)           0.810     8.349    score_inst/convert_score_inst/score_buff_reg[26]_i_73_n_6
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.303     8.652 f  score_inst/convert_score_inst/score_buff[23]_i_40/O
                         net (fo=2, routed)           0.597     9.249    score_inst/convert_score_inst/score_buff[23]_i_40_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     9.373 r  score_inst/convert_score_inst/score_buff[23]_i_28/O
                         net (fo=2, routed)           0.584     9.957    score_inst/convert_score_inst/score_buff[23]_i_28_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124    10.081 r  score_inst/convert_score_inst/score_buff[23]_i_32/O
                         net (fo=1, routed)           0.000    10.081    score_inst/convert_score_inst/score_buff[23]_i_32_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.479 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.479    score_inst/convert_score_inst/score_buff_reg[23]_i_21_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.701 r  score_inst/convert_score_inst/score_buff_reg[26]_i_25/O[0]
                         net (fo=1, routed)           0.440    11.141    score_inst/convert_score_inst/score_buff10_in[21]
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.299    11.440 r  score_inst/convert_score_inst/score_buff[23]_i_11/O
                         net (fo=1, routed)           0.000    11.440    score_inst/convert_score_inst/score_buff[23]_i_11_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.083 r  score_inst/convert_score_inst/score_buff_reg[23]_i_3/O[3]
                         net (fo=1, routed)           0.446    12.529    snake_controller_inst/score_reg[23]_0[3]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.307    12.836 r  snake_controller_inst/score_buff[23]_i_1/O
                         net (fo=1, routed)           0.000    12.836    score_inst/convert_score_inst/current_state_reg[0]_3
    SLICE_X7Y69          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.592    15.015    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X7Y69          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[23]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X7Y69          FDRE (Setup_fdre_C_D)        0.032    15.287    score_inst/convert_score_inst/score_buff_reg[23]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -12.836    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.454ns  (logic 3.632ns (48.727%)  route 3.822ns (51.273%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.711     5.314    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y70          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  score_inst/convert_score_inst/high_score_reg[3]/Q
                         net (fo=15, routed)          0.700     6.531    score_inst/convert_score_inst/Q[3]
    SLICE_X5Y71          LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  score_inst/convert_score_inst/score_buff[23]_i_48/O
                         net (fo=1, routed)           0.000     6.655    score_inst/convert_score_inst/score_buff[23]_i_48_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.205 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.205    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.539 r  score_inst/convert_score_inst/score_buff_reg[26]_i_73/O[1]
                         net (fo=3, routed)           0.810     8.349    score_inst/convert_score_inst/score_buff_reg[26]_i_73_n_6
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.303     8.652 f  score_inst/convert_score_inst/score_buff[23]_i_40/O
                         net (fo=2, routed)           0.597     9.249    score_inst/convert_score_inst/score_buff[23]_i_40_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     9.373 r  score_inst/convert_score_inst/score_buff[23]_i_28/O
                         net (fo=2, routed)           0.584     9.957    score_inst/convert_score_inst/score_buff[23]_i_28_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124    10.081 r  score_inst/convert_score_inst/score_buff[23]_i_32/O
                         net (fo=1, routed)           0.000    10.081    score_inst/convert_score_inst/score_buff[23]_i_32_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.329 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/O[2]
                         net (fo=1, routed)           0.505    10.834    score_inst/convert_score_inst/score_buff10_in[19]
    SLICE_X6Y72          LUT3 (Prop_lut3_I1_O)        0.302    11.136 r  score_inst/convert_score_inst/score_buff[19]_i_9/O
                         net (fo=1, routed)           0.000    11.136    score_inst/convert_score_inst/score_buff[19]_i_9_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.512 r  score_inst/convert_score_inst/score_buff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.512    score_inst/convert_score_inst/score_buff_reg[19]_i_3_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.835 r  score_inst/convert_score_inst/score_buff_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.627    12.462    snake_controller_inst/score_reg[23]_0[1]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.306    12.768 r  snake_controller_inst/score_buff[21]_i_1/O
                         net (fo=1, routed)           0.000    12.768    score_inst/convert_score_inst/current_state_reg[0]_5
    SLICE_X7Y69          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.592    15.015    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X7Y69          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[21]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X7Y69          FDRE (Setup_fdre_C_D)        0.031    15.286    score_inst/convert_score_inst/score_buff_reg[21]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -12.768    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 3.517ns (49.175%)  route 3.635ns (50.825%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.711     5.314    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y70          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  score_inst/convert_score_inst/high_score_reg[3]/Q
                         net (fo=15, routed)          0.700     6.531    score_inst/convert_score_inst/Q[3]
    SLICE_X5Y71          LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  score_inst/convert_score_inst/score_buff[23]_i_48/O
                         net (fo=1, routed)           0.000     6.655    score_inst/convert_score_inst/score_buff[23]_i_48_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.205 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.205    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.539 r  score_inst/convert_score_inst/score_buff_reg[26]_i_73/O[1]
                         net (fo=3, routed)           0.810     8.349    score_inst/convert_score_inst/score_buff_reg[26]_i_73_n_6
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.303     8.652 f  score_inst/convert_score_inst/score_buff[23]_i_40/O
                         net (fo=2, routed)           0.597     9.249    score_inst/convert_score_inst/score_buff[23]_i_40_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     9.373 r  score_inst/convert_score_inst/score_buff[23]_i_28/O
                         net (fo=2, routed)           0.584     9.957    score_inst/convert_score_inst/score_buff[23]_i_28_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124    10.081 r  score_inst/convert_score_inst/score_buff[23]_i_32/O
                         net (fo=1, routed)           0.000    10.081    score_inst/convert_score_inst/score_buff[23]_i_32_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.329 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/O[2]
                         net (fo=1, routed)           0.505    10.834    score_inst/convert_score_inst/score_buff10_in[19]
    SLICE_X6Y72          LUT3 (Prop_lut3_I1_O)        0.302    11.136 r  score_inst/convert_score_inst/score_buff[19]_i_9/O
                         net (fo=1, routed)           0.000    11.136    score_inst/convert_score_inst/score_buff[19]_i_9_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.512 r  score_inst/convert_score_inst/score_buff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.512    score_inst/convert_score_inst/score_buff_reg[19]_i_3_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.731 r  score_inst/convert_score_inst/score_buff_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.440    12.171    snake_controller_inst/score_reg[23]_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.295    12.466 r  snake_controller_inst/score_buff[20]_i_1/O
                         net (fo=1, routed)           0.000    12.466    score_inst/convert_score_inst/current_state_reg[0]_6
    SLICE_X7Y69          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.592    15.015    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X7Y69          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[20]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X7Y69          FDRE (Setup_fdre_C_D)        0.029    15.284    score_inst/convert_score_inst/score_buff_reg[20]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -12.466    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 3.919ns (55.997%)  route 3.080ns (44.003%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.711     5.314    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y70          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  score_inst/convert_score_inst/high_score_reg[1]/Q
                         net (fo=16, routed)          0.530     6.362    score_inst/convert_score_inst/Q[1]
    SLICE_X5Y70          LUT1 (Prop_lut1_I0_O)        0.124     6.486 r  score_inst/convert_score_inst/score_buff[11]_i_17/O
                         net (fo=1, routed)           0.000     6.486    score_inst/convert_score_inst/score_buff[11]_i_17_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.036 r  score_inst/convert_score_inst/score_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.036    score_inst/convert_score_inst/score_buff_reg[11]_i_13_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.258 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/O[0]
                         net (fo=4, routed)           0.804     8.062    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_7
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.325     8.387 r  score_inst/convert_score_inst/score_buff[19]_i_35/O
                         net (fo=1, routed)           0.448     8.835    score_inst/convert_score_inst/score_buff[19]_i_35_n_0
    SLICE_X7Y71          LUT5 (Prop_lut5_I1_O)        0.326     9.161 r  score_inst/convert_score_inst/score_buff[19]_i_32/O
                         net (fo=1, routed)           0.000     9.161    score_inst/convert_score_inst/score_buff[19]_i_32_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.708 r  score_inst/convert_score_inst/score_buff_reg[19]_i_21/O[2]
                         net (fo=1, routed)           0.671    10.378    score_inst/convert_score_inst/score_buff10_in[15]
    SLICE_X6Y71          LUT3 (Prop_lut3_I1_O)        0.302    10.680 r  score_inst/convert_score_inst/score_buff[15]_i_4/O
                         net (fo=1, routed)           0.000    10.680    score_inst/convert_score_inst/score_buff[15]_i_4_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.056 r  score_inst/convert_score_inst/score_buff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.056    score_inst/convert_score_inst/score_buff_reg[15]_i_2_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.379 r  score_inst/convert_score_inst/score_buff_reg[19]_i_3/O[1]
                         net (fo=1, routed)           0.627    12.006    snake_controller_inst/score_reg[19]_0[1]
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.306    12.312 r  snake_controller_inst/score_buff[17]_i_1/O
                         net (fo=1, routed)           0.000    12.312    score_inst/convert_score_inst/current_state_reg[0]_9
    SLICE_X7Y68          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.593    15.016    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X7Y68          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[17]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X7Y68          FDRE (Setup_fdre_C_D)        0.031    15.287    score_inst/convert_score_inst/score_buff_reg[17]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 3.830ns (55.811%)  route 3.032ns (44.189%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.711     5.314    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y70          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  score_inst/convert_score_inst/high_score_reg[1]/Q
                         net (fo=16, routed)          0.530     6.362    score_inst/convert_score_inst/Q[1]
    SLICE_X5Y70          LUT1 (Prop_lut1_I0_O)        0.124     6.486 r  score_inst/convert_score_inst/score_buff[11]_i_17/O
                         net (fo=1, routed)           0.000     6.486    score_inst/convert_score_inst/score_buff[11]_i_17_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.036 r  score_inst/convert_score_inst/score_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.036    score_inst/convert_score_inst/score_buff_reg[11]_i_13_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.258 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/O[0]
                         net (fo=4, routed)           0.804     8.062    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_7
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.325     8.387 r  score_inst/convert_score_inst/score_buff[19]_i_35/O
                         net (fo=1, routed)           0.448     8.835    score_inst/convert_score_inst/score_buff[19]_i_35_n_0
    SLICE_X7Y71          LUT5 (Prop_lut5_I1_O)        0.326     9.161 r  score_inst/convert_score_inst/score_buff[19]_i_32/O
                         net (fo=1, routed)           0.000     9.161    score_inst/convert_score_inst/score_buff[19]_i_32_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.708 r  score_inst/convert_score_inst/score_buff_reg[19]_i_21/O[2]
                         net (fo=1, routed)           0.671    10.378    score_inst/convert_score_inst/score_buff10_in[15]
    SLICE_X6Y71          LUT3 (Prop_lut3_I1_O)        0.302    10.680 r  score_inst/convert_score_inst/score_buff[15]_i_4/O
                         net (fo=1, routed)           0.000    10.680    score_inst/convert_score_inst/score_buff[15]_i_4_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.056 r  score_inst/convert_score_inst/score_buff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.056    score_inst/convert_score_inst/score_buff_reg[15]_i_2_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.295 r  score_inst/convert_score_inst/score_buff_reg[19]_i_3/O[2]
                         net (fo=1, routed)           0.580    11.875    snake_controller_inst/score_reg[19]_0[2]
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.301    12.176 r  snake_controller_inst/score_buff[18]_i_1/O
                         net (fo=1, routed)           0.000    12.176    score_inst/convert_score_inst/current_state_reg[0]_8
    SLICE_X7Y68          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.593    15.016    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X7Y68          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[18]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X7Y68          FDRE (Setup_fdre_C_D)        0.031    15.287    score_inst/convert_score_inst/score_buff_reg[18]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 3.189ns (46.574%)  route 3.658ns (53.426%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.711     5.314    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y70          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  score_inst/convert_score_inst/high_score_reg[3]/Q
                         net (fo=15, routed)          0.700     6.531    score_inst/convert_score_inst/Q[3]
    SLICE_X5Y71          LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  score_inst/convert_score_inst/score_buff[23]_i_48/O
                         net (fo=1, routed)           0.000     6.655    score_inst/convert_score_inst/score_buff[23]_i_48_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.205 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.205    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.539 r  score_inst/convert_score_inst/score_buff_reg[26]_i_73/O[1]
                         net (fo=3, routed)           0.810     8.349    score_inst/convert_score_inst/score_buff_reg[26]_i_73_n_6
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.303     8.652 f  score_inst/convert_score_inst/score_buff[23]_i_40/O
                         net (fo=2, routed)           0.597     9.249    score_inst/convert_score_inst/score_buff[23]_i_40_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.124     9.373 r  score_inst/convert_score_inst/score_buff[23]_i_28/O
                         net (fo=2, routed)           0.584     9.957    score_inst/convert_score_inst/score_buff[23]_i_28_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124    10.081 r  score_inst/convert_score_inst/score_buff[23]_i_32/O
                         net (fo=1, routed)           0.000    10.081    score_inst/convert_score_inst/score_buff[23]_i_32_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.329 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/O[2]
                         net (fo=1, routed)           0.505    10.834    score_inst/convert_score_inst/score_buff10_in[19]
    SLICE_X6Y72          LUT3 (Prop_lut3_I1_O)        0.302    11.136 r  score_inst/convert_score_inst/score_buff[19]_i_9/O
                         net (fo=1, routed)           0.000    11.136    score_inst/convert_score_inst/score_buff[19]_i_9_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    11.391 r  score_inst/convert_score_inst/score_buff_reg[19]_i_3/O[3]
                         net (fo=1, routed)           0.463    11.854    snake_controller_inst/score_reg[19]_0[3]
    SLICE_X6Y68          LUT4 (Prop_lut4_I1_O)        0.307    12.161 r  snake_controller_inst/score_buff[19]_i_1/O
                         net (fo=1, routed)           0.000    12.161    score_inst/convert_score_inst/current_state_reg[0]_7
    SLICE_X6Y68          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.593    15.016    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y68          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[19]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.079    15.335    score_inst/convert_score_inst/score_buff_reg[19]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                  3.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 score_inst/step_down_clock_inst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/step_down_clock_inst/down_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.254ns (58.377%)  route 0.181ns (41.623%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.563     1.482    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X62Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  score_inst/step_down_clock_inst/counter_reg[18]/Q
                         net (fo=2, routed)           0.060     1.706    score_inst/step_down_clock_inst/counter_reg_n_0_[18]
    SLICE_X63Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.751 r  score_inst/step_down_clock_inst/counter[31]_i_6__1/O
                         net (fo=2, routed)           0.121     1.873    score_inst/step_down_clock_inst/counter[31]_i_6__1_n_0
    SLICE_X63Y98         LUT5 (Prop_lut5_I3_O)        0.045     1.918 r  score_inst/step_down_clock_inst/down_clock_i_1__0/O
                         net (fo=1, routed)           0.000     1.918    score_inst/step_down_clock_inst/down_clock_i_1__0_n_0
    SLICE_X63Y98         FDRE                                         r  score_inst/step_down_clock_inst/down_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.840     2.005    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X63Y98         FDRE                                         r  score_inst/step_down_clock_inst/down_clock_reg/C
                         clock pessimism             -0.245     1.759    
    SLICE_X63Y98         FDRE (Hold_fdre_C_D)         0.091     1.850    score_inst/step_down_clock_inst/down_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 score_inst/step_down_clock_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/step_down_clock_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.569     1.488    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X62Y99         FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  score_inst/step_down_clock_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.125     1.778    score_inst/step_down_clock_inst/counter_reg_n_0_[15]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.934 r  score_inst/step_down_clock_inst/counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.935    score_inst/step_down_clock_inst/counter_reg[16]_i_1__1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.988 r  score_inst/step_down_clock_inst/counter_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.988    score_inst/step_down_clock_inst/counter_reg[20]_i_1__1_n_7
    SLICE_X62Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.833     1.999    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X62Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[17]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134     1.887    score_inst/step_down_clock_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 score_inst/step_down_clock_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/step_down_clock_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.569     1.488    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X62Y99         FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  score_inst/step_down_clock_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.125     1.778    score_inst/step_down_clock_inst/counter_reg_n_0_[15]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.934 r  score_inst/step_down_clock_inst/counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.935    score_inst/step_down_clock_inst/counter_reg[16]_i_1__1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.001 r  score_inst/step_down_clock_inst/counter_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.001    score_inst/step_down_clock_inst/counter_reg[20]_i_1__1_n_5
    SLICE_X62Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.833     1.999    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X62Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[19]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134     1.887    score_inst/step_down_clock_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 score_inst/convert_score_inst/dividend_intf\\.data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/divide_by_ten_inst/dividend_buff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.596     1.515    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X3Y69          FDRE                                         r  score_inst/convert_score_inst/dividend_intf\\.data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  score_inst/convert_score_inst/dividend_intf\\.data_reg[15]/Q
                         net (fo=1, routed)           0.091     1.747    score_inst/convert_score_inst/data[15]
    SLICE_X2Y69          LUT3 (Prop_lut3_I1_O)        0.048     1.795 r  score_inst/convert_score_inst/dividend_buff[15]_i_1/O
                         net (fo=1, routed)           0.000     1.795    score_inst/divide_by_ten_inst/dividend_intf\\.data_reg[15]
    SLICE_X2Y69          FDRE                                         r  score_inst/divide_by_ten_inst/dividend_buff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.867     2.032    score_inst/divide_by_ten_inst/raw_clock_BUFG
    SLICE_X2Y69          FDRE                                         r  score_inst/divide_by_ten_inst/dividend_buff_reg[15]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.131     1.659    score_inst/divide_by_ten_inst/dividend_buff_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 score_inst/step_down_clock_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/step_down_clock_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.569     1.488    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X62Y99         FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  score_inst/step_down_clock_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.125     1.778    score_inst/step_down_clock_inst/counter_reg_n_0_[15]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.934 r  score_inst/step_down_clock_inst/counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.935    score_inst/step_down_clock_inst/counter_reg[16]_i_1__1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.024 r  score_inst/step_down_clock_inst/counter_reg[20]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.024    score_inst/step_down_clock_inst/counter_reg[20]_i_1__1_n_6
    SLICE_X62Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.833     1.999    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X62Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[18]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134     1.887    score_inst/step_down_clock_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 score_inst/step_down_clock_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/step_down_clock_inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.569     1.488    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X62Y99         FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  score_inst/step_down_clock_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.125     1.778    score_inst/step_down_clock_inst/counter_reg_n_0_[15]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.934 r  score_inst/step_down_clock_inst/counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.935    score_inst/step_down_clock_inst/counter_reg[16]_i_1__1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.026 r  score_inst/step_down_clock_inst/counter_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.026    score_inst/step_down_clock_inst/counter_reg[20]_i_1__1_n_4
    SLICE_X62Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.833     1.999    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X62Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[20]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134     1.887    score_inst/step_down_clock_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 score_inst/step_down_clock_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/step_down_clock_inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.569     1.488    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X62Y99         FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  score_inst/step_down_clock_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.125     1.778    score_inst/step_down_clock_inst/counter_reg_n_0_[15]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.934 r  score_inst/step_down_clock_inst/counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.935    score_inst/step_down_clock_inst/counter_reg[16]_i_1__1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  score_inst/step_down_clock_inst/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.975    score_inst/step_down_clock_inst/counter_reg[20]_i_1__1_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.028 r  score_inst/step_down_clock_inst/counter_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.028    score_inst/step_down_clock_inst/counter_reg[24]_i_1__1_n_7
    SLICE_X62Y101        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.833     1.999    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X62Y101        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[21]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.134     1.887    score_inst/step_down_clock_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 score_inst/divide_by_ten_inst/quotient_intf\\.data_reg[quotient][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/quotient_buff_reg[quotient][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.600     1.519    score_inst/divide_by_ten_inst/raw_clock_BUFG
    SLICE_X3Y64          FDRE                                         r  score_inst/divide_by_ten_inst/quotient_intf\\.data_reg[quotient][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  score_inst/divide_by_ten_inst/quotient_intf\\.data_reg[quotient][15]/Q
                         net (fo=1, routed)           0.114     1.775    score_inst/convert_score_inst/data[quotient][15]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.045     1.820 r  score_inst/convert_score_inst/quotient_buff[quotient][15]_i_2/O
                         net (fo=3, routed)           0.000     1.820    score_inst/convert_score_inst/sel0[15]
    SLICE_X6Y64          FDRE                                         r  score_inst/convert_score_inst/quotient_buff_reg[quotient][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.869     2.034    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y64          FDRE                                         r  score_inst/convert_score_inst/quotient_buff_reg[quotient][15]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.121     1.675    score_inst/convert_score_inst/quotient_buff_reg[quotient][15]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 score_inst/convert_score_inst/score_buff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/dividend_intf\\.data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.594     1.513    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X4Y70          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  score_inst/convert_score_inst/score_buff_reg[24]/Q
                         net (fo=1, routed)           0.119     1.773    score_inst/convert_score_inst/score_buff_reg_n_0_[24]
    SLICE_X3Y69          FDRE                                         r  score_inst/convert_score_inst/dividend_intf\\.data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.867     2.032    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X3Y69          FDRE                                         r  score_inst/convert_score_inst/dividend_intf\\.data_reg[24]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.075     1.627    score_inst/convert_score_inst/dividend_intf\\.data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 score_inst/convert_score_inst/score_buff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/dividend_intf\\.data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.595     1.514    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X7Y69          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  score_inst/convert_score_inst/score_buff_reg[23]/Q
                         net (fo=1, routed)           0.118     1.774    score_inst/convert_score_inst/score_buff_reg_n_0_[23]
    SLICE_X3Y69          FDRE                                         r  score_inst/convert_score_inst/dividend_intf\\.data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.867     2.032    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X3Y69          FDRE                                         r  score_inst/convert_score_inst/dividend_intf\\.data_reg[23]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.072     1.624    score_inst/convert_score_inst/dividend_intf\\.data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { raw_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  raw_clock_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68     score_inst/divide_by_ten_inst/dividend_buff_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     score_inst/divide_by_ten_inst/dividend_buff_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68     score_inst/divide_by_ten_inst/dividend_buff_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68     score_inst/divide_by_ten_inst/dividend_buff_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68     score_inst/divide_by_ten_inst/dividend_buff_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68     score_inst/divide_by_ten_inst/dividend_buff_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     score_inst/divide_by_ten_inst/dividend_intf\\.ready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y63     score_inst/divide_by_ten_inst/quotient_buff_reg[quotient][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y64     score_inst/divide_by_ten_inst/quotient_buff_reg[quotient][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y100   step_down_clock_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y102   step_down_clock_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y102   step_down_clock_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y102   step_down_clock_inst/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y100   step_down_clock_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y100   step_down_clock_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y100   step_down_clock_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y100   step_down_clock_inst/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y101   step_down_clock_inst/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y101   step_down_clock_inst/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     score_inst/divide_by_ten_inst/dividend_intf\\.ready_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     score_inst/divide_by_ten_inst/quotient_buff_reg[remainder][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     score_inst/divide_by_ten_inst/quotient_intf\\.valid_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y115   keyboard/debounce/Iv0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y115   keyboard/debounce/cnt0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y115   keyboard/debounce/cnt0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y115   keyboard/debounce/cnt0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y115   keyboard/debounce/cnt0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y115   keyboard/debounce/cnt0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y66     score_inst/convert_score_inst/current_state_reg[0]/C



