module proc_top(
    input [9:0] SW,
    input [1:0] KEY,
    output [9:0] LEDR,
    output [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5
);
	 wire [15:0] bus;
    wire [3:0] tick;
    wire clk;
    wire rst;

    // Clock and reset assignment
    assign clk = ~KEY[1];
    assign rst = ~KEY[0];