// Seed: 1231054968
module module_0 ();
  initial if (1) id_1 = id_1;
  assign id_2 = id_1[1];
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3 = id_3, id_4, id_5, id_6;
  module_0 modCall_1 ();
  wire id_7 = id_3, id_8;
endmodule
module module_2 (
    input  uwire id_0,
    input  tri1  id_1,
    output logic id_2,
    input  wire  id_3,
    output tri0  id_4,
    input  tri   id_5,
    input  uwire id_6,
    input  wor   id_7
);
  module_0 modCall_1 ();
  id_9(
      .id_0(id_6), .id_1(1 ? 1 : id_3), .id_2(-1)
  );
  always @(posedge -1)
    if (id_5) id_4 = id_6 < 1;
    else id_2 <= 1;
  wire id_10;
  wire id_11, id_12, id_13, id_14, id_15;
endmodule
