
ADC_SERIAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001d20  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000004  20000000  00001d20  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000cc  20000004  00001d24  00020004  2**2
                  ALLOC
  3 .stack        00002000  200000d0  00001df0  00020004  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
  6 .debug_info   000255e3  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000328c  00000000  00000000  00045668  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000048bc  00000000  00000000  000488f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000410  00000000  00000000  0004d1b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000004f0  00000000  00000000  0004d5c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00019f35  00000000  00000000  0004dab0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000a62b  00000000  00000000  000679e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008d27d  00000000  00000000  00072010  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000a04  00000000  00000000  000ff290  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	d0 20 00 20 89 16 00 00 85 16 00 00 85 16 00 00     . . ............
	...
      2c:	85 16 00 00 00 00 00 00 00 00 00 00 85 16 00 00     ................
      3c:	85 16 00 00 85 16 00 00 85 16 00 00 85 16 00 00     ................
      4c:	85 16 00 00 85 16 00 00 85 16 00 00 85 16 00 00     ................
      5c:	85 16 00 00 85 16 00 00 bd 0f 00 00 cd 0f 00 00     ................
      6c:	dd 0f 00 00 ed 0f 00 00 fd 0f 00 00 0d 10 00 00     ................
      7c:	85 16 00 00 85 16 00 00 85 16 00 00 85 16 00 00     ................
      8c:	85 16 00 00 85 16 00 00 85 16 00 00 85 16 00 00     ................
      9c:	85 05 00 00 85 16 00 00 85 16 00 00 85 16 00 00     ................
      ac:	85 16 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000004 	.word	0x20000004
      d4:	00000000 	.word	0x00000000
      d8:	00001d20 	.word	0x00001d20

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000008 	.word	0x20000008
     108:	00001d20 	.word	0x00001d20
     10c:	00001d20 	.word	0x00001d20
     110:	00000000 	.word	0x00000000

00000114 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     114:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     116:	2200      	movs	r2, #0
     118:	2300      	movs	r3, #0
     11a:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     11c:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     11e:	2100      	movs	r1, #0
     120:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     122:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     124:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     126:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     128:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     12a:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     12c:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     12e:	24c0      	movs	r4, #192	; 0xc0
     130:	0164      	lsls	r4, r4, #5
     132:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     134:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     136:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     138:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     13a:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     13c:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     13e:	242a      	movs	r4, #42	; 0x2a
     140:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     142:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     144:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     146:	3c06      	subs	r4, #6
     148:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     14a:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     14c:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     14e:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     150:	232b      	movs	r3, #43	; 0x2b
     152:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     154:	3301      	adds	r3, #1
     156:	54c1      	strb	r1, [r0, r3]
}
     158:	bd10      	pop	{r4, pc}
	...

0000015c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	46d6      	mov	lr, sl
     160:	464f      	mov	r7, r9
     162:	4646      	mov	r6, r8
     164:	b5c0      	push	{r6, r7, lr}
     166:	b096      	sub	sp, #88	; 0x58
     168:	0007      	movs	r7, r0
     16a:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     16c:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     16e:	4ac6      	ldr	r2, [pc, #792]	; (488 <adc_init+0x32c>)
     170:	6a10      	ldr	r0, [r2, #32]
     172:	2380      	movs	r3, #128	; 0x80
     174:	025b      	lsls	r3, r3, #9
     176:	4303      	orrs	r3, r0
     178:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     17a:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     17c:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     17e:	07db      	lsls	r3, r3, #31
     180:	d505      	bpl.n	18e <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     182:	b016      	add	sp, #88	; 0x58
     184:	bc1c      	pop	{r2, r3, r4}
     186:	4690      	mov	r8, r2
     188:	4699      	mov	r9, r3
     18a:	46a2      	mov	sl, r4
     18c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     18e:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     190:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     192:	079b      	lsls	r3, r3, #30
     194:	d4f5      	bmi.n	182 <adc_init+0x26>
	module_inst->reference = config->reference;
     196:	7873      	ldrb	r3, [r6, #1]
     198:	713b      	strb	r3, [r7, #4]
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     19a:	2b00      	cmp	r3, #0
     19c:	d104      	bne.n	1a8 <adc_init+0x4c>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     19e:	4abb      	ldr	r2, [pc, #748]	; (48c <adc_init+0x330>)
     1a0:	6c13      	ldr	r3, [r2, #64]	; 0x40
     1a2:	2104      	movs	r1, #4
     1a4:	430b      	orrs	r3, r1
     1a6:	6413      	str	r3, [r2, #64]	; 0x40
		module_inst->callback[i] = NULL;
     1a8:	2300      	movs	r3, #0
     1aa:	60bb      	str	r3, [r7, #8]
     1ac:	60fb      	str	r3, [r7, #12]
     1ae:	613b      	str	r3, [r7, #16]
	module_inst->registered_callback_mask = 0;
     1b0:	76bb      	strb	r3, [r7, #26]
	module_inst->enabled_callback_mask = 0;
     1b2:	76fb      	strb	r3, [r7, #27]
	module_inst->remaining_conversions = 0;
     1b4:	833b      	strh	r3, [r7, #24]
	module_inst->job_status = STATUS_OK;
     1b6:	773b      	strb	r3, [r7, #28]
	_adc_instances[0] = module_inst;
     1b8:	4bb5      	ldr	r3, [pc, #724]	; (490 <adc_init+0x334>)
     1ba:	601f      	str	r7, [r3, #0]
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     1bc:	232a      	movs	r3, #42	; 0x2a
     1be:	5cf3      	ldrb	r3, [r6, r3]
     1c0:	2b00      	cmp	r3, #0
     1c2:	d105      	bne.n	1d0 <adc_init+0x74>
     1c4:	7d33      	ldrb	r3, [r6, #20]
     1c6:	2b00      	cmp	r3, #0
     1c8:	d102      	bne.n	1d0 <adc_init+0x74>
		module_inst->software_trigger = true;
     1ca:	3301      	adds	r3, #1
     1cc:	777b      	strb	r3, [r7, #29]
     1ce:	e001      	b.n	1d4 <adc_init+0x78>
		module_inst->software_trigger = false;
     1d0:	2300      	movs	r3, #0
     1d2:	777b      	strb	r3, [r7, #29]
	Adc *const adc_module = module_inst->hw;
     1d4:	683b      	ldr	r3, [r7, #0]
     1d6:	4698      	mov	r8, r3
	gclk_chan_conf.source_generator = config->clock_source;
     1d8:	7833      	ldrb	r3, [r6, #0]
     1da:	466a      	mov	r2, sp
     1dc:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     1de:	4669      	mov	r1, sp
     1e0:	201e      	movs	r0, #30
     1e2:	4bac      	ldr	r3, [pc, #688]	; (494 <adc_init+0x338>)
     1e4:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     1e6:	201e      	movs	r0, #30
     1e8:	4bab      	ldr	r3, [pc, #684]	; (498 <adc_init+0x33c>)
     1ea:	4798      	blx	r3
	if (config->pin_scan.inputs_to_scan != 0) {
     1ec:	232c      	movs	r3, #44	; 0x2c
     1ee:	5cf2      	ldrb	r2, [r6, r3]
     1f0:	2a00      	cmp	r2, #0
     1f2:	d054      	beq.n	29e <adc_init+0x142>
		uint8_t offset = config->pin_scan.offset_start_scan;
     1f4:	3b01      	subs	r3, #1
     1f6:	5cf5      	ldrb	r5, [r6, r3]
		uint8_t start_pin =
     1f8:	7b33      	ldrb	r3, [r6, #12]
     1fa:	18eb      	adds	r3, r5, r3
     1fc:	b2db      	uxtb	r3, r3
		uint8_t end_pin =
     1fe:	18d1      	adds	r1, r2, r3
		while (start_pin < end_pin) {
     200:	b2c9      	uxtb	r1, r1
     202:	428b      	cmp	r3, r1
     204:	d221      	bcs.n	24a <adc_init+0xee>
     206:	1952      	adds	r2, r2, r5
     208:	b2d3      	uxtb	r3, r2
     20a:	4699      	mov	r9, r3
	const uint32_t pinmapping[] = {
     20c:	4ba3      	ldr	r3, [pc, #652]	; (49c <adc_init+0x340>)
     20e:	469a      	mov	sl, r3
     210:	e003      	b.n	21a <adc_init+0xbe>
			offset++;
     212:	3501      	adds	r5, #1
     214:	b2ed      	uxtb	r5, r5
		while (start_pin < end_pin) {
     216:	454d      	cmp	r5, r9
     218:	d017      	beq.n	24a <adc_init+0xee>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     21a:	240f      	movs	r4, #15
     21c:	402c      	ands	r4, r5
     21e:	7b33      	ldrb	r3, [r6, #12]
     220:	18e4      	adds	r4, r4, r3
	const uint32_t pinmapping[] = {
     222:	2250      	movs	r2, #80	; 0x50
     224:	499e      	ldr	r1, [pc, #632]	; (4a0 <adc_init+0x344>)
     226:	a802      	add	r0, sp, #8
     228:	47d0      	blx	sl
	if (pin <= ADC_EXTCHANNEL_MSB) {
     22a:	2c13      	cmp	r4, #19
     22c:	d8f1      	bhi.n	212 <adc_init+0xb6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     22e:	00a4      	lsls	r4, r4, #2
     230:	ab02      	add	r3, sp, #8
     232:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     234:	a901      	add	r1, sp, #4
     236:	2300      	movs	r3, #0
     238:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     23a:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     23c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     23e:	3301      	adds	r3, #1
     240:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     242:	b2c0      	uxtb	r0, r0
     244:	4b97      	ldr	r3, [pc, #604]	; (4a4 <adc_init+0x348>)
     246:	4798      	blx	r3
     248:	e7e3      	b.n	212 <adc_init+0xb6>
		_adc_configure_ain_pin(config->negative_input);
     24a:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     24c:	2250      	movs	r2, #80	; 0x50
     24e:	4994      	ldr	r1, [pc, #592]	; (4a0 <adc_init+0x344>)
     250:	a802      	add	r0, sp, #8
     252:	4b92      	ldr	r3, [pc, #584]	; (49c <adc_init+0x340>)
     254:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     256:	2c13      	cmp	r4, #19
     258:	d913      	bls.n	282 <adc_init+0x126>
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     25a:	7d73      	ldrb	r3, [r6, #21]
     25c:	009b      	lsls	r3, r3, #2
     25e:	b2db      	uxtb	r3, r3
     260:	4642      	mov	r2, r8
     262:	7013      	strb	r3, [r2, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     264:	7db3      	ldrb	r3, [r6, #22]
     266:	01db      	lsls	r3, r3, #7
     268:	7872      	ldrb	r2, [r6, #1]
     26a:	4313      	orrs	r3, r2
     26c:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     26e:	4642      	mov	r2, r8
     270:	7053      	strb	r3, [r2, #1]
	switch (config->resolution) {
     272:	7933      	ldrb	r3, [r6, #4]
     274:	2b34      	cmp	r3, #52	; 0x34
     276:	d900      	bls.n	27a <adc_init+0x11e>
     278:	e17b      	b.n	572 <adc_init+0x416>
     27a:	009b      	lsls	r3, r3, #2
     27c:	4a8a      	ldr	r2, [pc, #552]	; (4a8 <adc_init+0x34c>)
     27e:	58d3      	ldr	r3, [r2, r3]
     280:	469f      	mov	pc, r3
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     282:	00a4      	lsls	r4, r4, #2
     284:	ab02      	add	r3, sp, #8
     286:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     288:	a901      	add	r1, sp, #4
     28a:	2300      	movs	r3, #0
     28c:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     28e:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     290:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     292:	3301      	adds	r3, #1
     294:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     296:	b2c0      	uxtb	r0, r0
     298:	4b82      	ldr	r3, [pc, #520]	; (4a4 <adc_init+0x348>)
     29a:	4798      	blx	r3
     29c:	e7dd      	b.n	25a <adc_init+0xfe>
		_adc_configure_ain_pin(config->positive_input);
     29e:	7b34      	ldrb	r4, [r6, #12]
	const uint32_t pinmapping[] = {
     2a0:	2250      	movs	r2, #80	; 0x50
     2a2:	497f      	ldr	r1, [pc, #508]	; (4a0 <adc_init+0x344>)
     2a4:	a802      	add	r0, sp, #8
     2a6:	4b7d      	ldr	r3, [pc, #500]	; (49c <adc_init+0x340>)
     2a8:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     2aa:	2c13      	cmp	r4, #19
     2ac:	d915      	bls.n	2da <adc_init+0x17e>
		_adc_configure_ain_pin(config->negative_input);
     2ae:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     2b0:	2250      	movs	r2, #80	; 0x50
     2b2:	497b      	ldr	r1, [pc, #492]	; (4a0 <adc_init+0x344>)
     2b4:	a802      	add	r0, sp, #8
     2b6:	4b79      	ldr	r3, [pc, #484]	; (49c <adc_init+0x340>)
     2b8:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     2ba:	2c13      	cmp	r4, #19
     2bc:	d8cd      	bhi.n	25a <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2be:	00a4      	lsls	r4, r4, #2
     2c0:	ab02      	add	r3, sp, #8
     2c2:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2c4:	a901      	add	r1, sp, #4
     2c6:	2300      	movs	r3, #0
     2c8:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     2ca:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2cc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2ce:	3301      	adds	r3, #1
     2d0:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     2d2:	b2c0      	uxtb	r0, r0
     2d4:	4b73      	ldr	r3, [pc, #460]	; (4a4 <adc_init+0x348>)
     2d6:	4798      	blx	r3
     2d8:	e7bf      	b.n	25a <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2da:	00a4      	lsls	r4, r4, #2
     2dc:	ab02      	add	r3, sp, #8
     2de:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2e0:	a901      	add	r1, sp, #4
     2e2:	2300      	movs	r3, #0
     2e4:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     2e6:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2e8:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2ea:	3301      	adds	r3, #1
     2ec:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     2ee:	b2c0      	uxtb	r0, r0
     2f0:	4b6c      	ldr	r3, [pc, #432]	; (4a4 <adc_init+0x348>)
     2f2:	4798      	blx	r3
     2f4:	e7db      	b.n	2ae <adc_init+0x152>
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     2f6:	2304      	movs	r3, #4
		resolution = ADC_RESOLUTION_16BIT;
     2f8:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_4;
     2fa:	2102      	movs	r1, #2
     2fc:	e01a      	b.n	334 <adc_init+0x1d8>
		adjres = config->divide_result;
     2fe:	7c71      	ldrb	r1, [r6, #17]
		accumulate = config->accumulate_samples;
     300:	7c33      	ldrb	r3, [r6, #16]
		resolution = ADC_RESOLUTION_16BIT;
     302:	2410      	movs	r4, #16
     304:	e016      	b.n	334 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     306:	2306      	movs	r3, #6
		resolution = ADC_RESOLUTION_16BIT;
     308:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     30a:	2101      	movs	r1, #1
     30c:	e012      	b.n	334 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     30e:	2308      	movs	r3, #8
		resolution = ADC_RESOLUTION_16BIT;
     310:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     312:	2100      	movs	r1, #0
     314:	e00e      	b.n	334 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     316:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_8BIT;
     318:	2430      	movs	r4, #48	; 0x30
	uint8_t adjres = 0;
     31a:	2100      	movs	r1, #0
     31c:	e00a      	b.n	334 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     31e:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_10BIT;
     320:	2420      	movs	r4, #32
	uint8_t adjres = 0;
     322:	2100      	movs	r1, #0
     324:	e006      	b.n	334 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     326:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_12BIT;
     328:	2400      	movs	r4, #0
	uint8_t adjres = 0;
     32a:	2100      	movs	r1, #0
     32c:	e002      	b.n	334 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     32e:	2302      	movs	r3, #2
		resolution = ADC_RESOLUTION_16BIT;
     330:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     332:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     334:	0109      	lsls	r1, r1, #4
     336:	2270      	movs	r2, #112	; 0x70
     338:	400a      	ands	r2, r1
     33a:	4313      	orrs	r3, r2
     33c:	4642      	mov	r2, r8
     33e:	7093      	strb	r3, [r2, #2]
	if (config->sample_length > 63) {
     340:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     342:	2017      	movs	r0, #23
	if (config->sample_length > 63) {
     344:	2b3f      	cmp	r3, #63	; 0x3f
     346:	d900      	bls.n	34a <adc_init+0x1ee>
     348:	e71b      	b.n	182 <adc_init+0x26>
		adc_module->SAMPCTRL.reg =
     34a:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     34c:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     34e:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     350:	b25b      	sxtb	r3, r3
     352:	2b00      	cmp	r3, #0
     354:	dbfb      	blt.n	34e <adc_init+0x1f2>
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     356:	7cf3      	ldrb	r3, [r6, #19]
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     358:	8872      	ldrh	r2, [r6, #2]
     35a:	4313      	orrs	r3, r2
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     35c:	2224      	movs	r2, #36	; 0x24
     35e:	5cb2      	ldrb	r2, [r6, r2]
     360:	00d2      	lsls	r2, r2, #3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     362:	4313      	orrs	r3, r2
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     364:	7d32      	ldrb	r2, [r6, #20]
     366:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     368:	4313      	orrs	r3, r2
     36a:	7cb2      	ldrb	r2, [r6, #18]
     36c:	0052      	lsls	r2, r2, #1
     36e:	4313      	orrs	r3, r2
     370:	4323      	orrs	r3, r4
	adc_module->CTRLB.reg =
     372:	4642      	mov	r2, r8
     374:	8093      	strh	r3, [r2, #4]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     376:	7e33      	ldrb	r3, [r6, #24]
     378:	2b00      	cmp	r3, #0
     37a:	d020      	beq.n	3be <adc_init+0x262>
		switch (resolution) {
     37c:	2c10      	cmp	r4, #16
     37e:	d100      	bne.n	382 <adc_init+0x226>
     380:	e0d9      	b.n	536 <adc_init+0x3da>
     382:	d800      	bhi.n	386 <adc_init+0x22a>
     384:	e098      	b.n	4b8 <adc_init+0x35c>
     386:	2c20      	cmp	r4, #32
     388:	d100      	bne.n	38c <adc_init+0x230>
     38a:	e0b6      	b.n	4fa <adc_init+0x39e>
     38c:	2c30      	cmp	r4, #48	; 0x30
     38e:	d116      	bne.n	3be <adc_init+0x262>
			if (config->differential_mode &&
     390:	7cf2      	ldrb	r2, [r6, #19]
     392:	2a00      	cmp	r2, #0
     394:	d00a      	beq.n	3ac <adc_init+0x250>
					(config->window.window_lower_value > 127 ||
     396:	69f2      	ldr	r2, [r6, #28]
     398:	3280      	adds	r2, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     39a:	2017      	movs	r0, #23
			if (config->differential_mode &&
     39c:	2aff      	cmp	r2, #255	; 0xff
     39e:	d900      	bls.n	3a2 <adc_init+0x246>
     3a0:	e6ef      	b.n	182 <adc_init+0x26>
					config->window.window_lower_value < -128 ||
     3a2:	6a32      	ldr	r2, [r6, #32]
     3a4:	3280      	adds	r2, #128	; 0x80
     3a6:	2aff      	cmp	r2, #255	; 0xff
     3a8:	d900      	bls.n	3ac <adc_init+0x250>
     3aa:	e6ea      	b.n	182 <adc_init+0x26>
				return STATUS_ERR_INVALID_ARG;
     3ac:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 255 ||
     3ae:	69f2      	ldr	r2, [r6, #28]
     3b0:	2aff      	cmp	r2, #255	; 0xff
     3b2:	dd00      	ble.n	3b6 <adc_init+0x25a>
     3b4:	e6e5      	b.n	182 <adc_init+0x26>
     3b6:	6a32      	ldr	r2, [r6, #32]
     3b8:	2aff      	cmp	r2, #255	; 0xff
     3ba:	dd00      	ble.n	3be <adc_init+0x262>
     3bc:	e6e1      	b.n	182 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     3be:	6839      	ldr	r1, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     3c0:	7e4a      	ldrb	r2, [r1, #25]
	while (adc_is_syncing(module_inst)) {
     3c2:	b252      	sxtb	r2, r2
     3c4:	2a00      	cmp	r2, #0
     3c6:	dbfb      	blt.n	3c0 <adc_init+0x264>
	adc_module->WINCTRL.reg = config->window.window_mode;
     3c8:	4642      	mov	r2, r8
     3ca:	7213      	strb	r3, [r2, #8]
	Adc *const adc_module = module_inst->hw;
     3cc:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     3ce:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     3d0:	b25b      	sxtb	r3, r3
     3d2:	2b00      	cmp	r3, #0
     3d4:	dbfb      	blt.n	3ce <adc_init+0x272>
	adc_module->WINLT.reg =
     3d6:	8bb3      	ldrh	r3, [r6, #28]
     3d8:	4642      	mov	r2, r8
     3da:	8393      	strh	r3, [r2, #28]
	Adc *const adc_module = module_inst->hw;
     3dc:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     3de:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     3e0:	b25b      	sxtb	r3, r3
     3e2:	2b00      	cmp	r3, #0
     3e4:	dbfb      	blt.n	3de <adc_init+0x282>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     3e6:	8c33      	ldrh	r3, [r6, #32]
     3e8:	4642      	mov	r2, r8
     3ea:	8413      	strh	r3, [r2, #32]
	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     3ec:	232c      	movs	r3, #44	; 0x2c
     3ee:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
     3f0:	2b00      	cmp	r3, #0
     3f2:	d005      	beq.n	400 <adc_init+0x2a4>
		inputs_to_scan--;
     3f4:	3b01      	subs	r3, #1
     3f6:	b2db      	uxtb	r3, r3
		return STATUS_ERR_INVALID_ARG;
     3f8:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     3fa:	2b0f      	cmp	r3, #15
     3fc:	d900      	bls.n	400 <adc_init+0x2a4>
     3fe:	e6c0      	b.n	182 <adc_init+0x26>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     400:	222b      	movs	r2, #43	; 0x2b
     402:	5cb1      	ldrb	r1, [r6, r2]
		return STATUS_ERR_INVALID_ARG;
     404:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     406:	290f      	cmp	r1, #15
     408:	d900      	bls.n	40c <adc_init+0x2b0>
     40a:	e6ba      	b.n	182 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     40c:	6838      	ldr	r0, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     40e:	7e42      	ldrb	r2, [r0, #25]
	while (adc_is_syncing(module_inst)) {
     410:	b252      	sxtb	r2, r2
     412:	2a00      	cmp	r2, #0
     414:	dbfb      	blt.n	40e <adc_init+0x2b2>
			config->negative_input |
     416:	89f2      	ldrh	r2, [r6, #14]
			config->positive_input;
     418:	7b30      	ldrb	r0, [r6, #12]
			config->negative_input |
     41a:	4302      	orrs	r2, r0
     41c:	68b0      	ldr	r0, [r6, #8]
     41e:	4302      	orrs	r2, r0
			(config->pin_scan.offset_start_scan <<
     420:	0509      	lsls	r1, r1, #20
			config->negative_input |
     422:	430a      	orrs	r2, r1
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     424:	041b      	lsls	r3, r3, #16
			config->negative_input |
     426:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     428:	4642      	mov	r2, r8
     42a:	6113      	str	r3, [r2, #16]
	adc_module->EVCTRL.reg = config->event_action;
     42c:	232a      	movs	r3, #42	; 0x2a
     42e:	5cf3      	ldrb	r3, [r6, r3]
     430:	7513      	strb	r3, [r2, #20]
	adc_module->INTENCLR.reg =
     432:	230f      	movs	r3, #15
     434:	7593      	strb	r3, [r2, #22]
	if (config->correction.correction_enable){
     436:	3315      	adds	r3, #21
     438:	5cf3      	ldrb	r3, [r6, r3]
     43a:	2b00      	cmp	r3, #0
     43c:	d012      	beq.n	464 <adc_init+0x308>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     43e:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
     440:	4a1a      	ldr	r2, [pc, #104]	; (4ac <adc_init+0x350>)
			return STATUS_ERR_INVALID_ARG;
     442:	2017      	movs	r0, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     444:	4293      	cmp	r3, r2
     446:	d900      	bls.n	44a <adc_init+0x2ee>
     448:	e69b      	b.n	182 <adc_init+0x26>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     44a:	4642      	mov	r2, r8
     44c:	8493      	strh	r3, [r2, #36]	; 0x24
		if (config->correction.offset_correction > 2047 ||
     44e:	8d32      	ldrh	r2, [r6, #40]	; 0x28
     450:	2380      	movs	r3, #128	; 0x80
     452:	011b      	lsls	r3, r3, #4
     454:	18d3      	adds	r3, r2, r3
     456:	4915      	ldr	r1, [pc, #84]	; (4ac <adc_init+0x350>)
     458:	b29b      	uxth	r3, r3
     45a:	428b      	cmp	r3, r1
     45c:	d900      	bls.n	460 <adc_init+0x304>
     45e:	e690      	b.n	182 <adc_init+0x26>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     460:	4643      	mov	r3, r8
     462:	84da      	strh	r2, [r3, #38]	; 0x26
			ADC_CALIB_BIAS_CAL(
     464:	4b12      	ldr	r3, [pc, #72]	; (4b0 <adc_init+0x354>)
     466:	681b      	ldr	r3, [r3, #0]
     468:	015b      	lsls	r3, r3, #5
     46a:	22e0      	movs	r2, #224	; 0xe0
     46c:	00d2      	lsls	r2, r2, #3
     46e:	4013      	ands	r3, r2
			ADC_CALIB_LINEARITY_CAL(
     470:	4a10      	ldr	r2, [pc, #64]	; (4b4 <adc_init+0x358>)
     472:	6851      	ldr	r1, [r2, #4]
     474:	0149      	lsls	r1, r1, #5
     476:	6812      	ldr	r2, [r2, #0]
     478:	0ed2      	lsrs	r2, r2, #27
     47a:	430a      	orrs	r2, r1
     47c:	b2d2      	uxtb	r2, r2
			) |
     47e:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     480:	4642      	mov	r2, r8
     482:	8513      	strh	r3, [r2, #40]	; 0x28
	return STATUS_OK;
     484:	2000      	movs	r0, #0
     486:	e67c      	b.n	182 <adc_init+0x26>
     488:	40000400 	.word	0x40000400
     48c:	40000800 	.word	0x40000800
     490:	2000005c 	.word	0x2000005c
     494:	0000152d 	.word	0x0000152d
     498:	000014a1 	.word	0x000014a1
     49c:	00001b69 	.word	0x00001b69
     4a0:	00001c50 	.word	0x00001c50
     4a4:	00001625 	.word	0x00001625
     4a8:	00001b7c 	.word	0x00001b7c
     4ac:	00000fff 	.word	0x00000fff
     4b0:	00806024 	.word	0x00806024
     4b4:	00806020 	.word	0x00806020
		switch (resolution) {
     4b8:	2c00      	cmp	r4, #0
     4ba:	d000      	beq.n	4be <adc_init+0x362>
     4bc:	e77f      	b.n	3be <adc_init+0x262>
			if (config->differential_mode &&
     4be:	7cf2      	ldrb	r2, [r6, #19]
     4c0:	2a00      	cmp	r2, #0
     4c2:	d00f      	beq.n	4e4 <adc_init+0x388>
					(config->window.window_lower_value > 2047 ||
     4c4:	69f2      	ldr	r2, [r6, #28]
     4c6:	2180      	movs	r1, #128	; 0x80
     4c8:	0109      	lsls	r1, r1, #4
     4ca:	468c      	mov	ip, r1
     4cc:	4462      	add	r2, ip
			if (config->differential_mode &&
     4ce:	492a      	ldr	r1, [pc, #168]	; (578 <adc_init+0x41c>)
				return STATUS_ERR_INVALID_ARG;
     4d0:	2017      	movs	r0, #23
			if (config->differential_mode &&
     4d2:	428a      	cmp	r2, r1
     4d4:	d900      	bls.n	4d8 <adc_init+0x37c>
     4d6:	e654      	b.n	182 <adc_init+0x26>
					config->window.window_lower_value < -2048 ||
     4d8:	6a32      	ldr	r2, [r6, #32]
     4da:	4462      	add	r2, ip
     4dc:	4926      	ldr	r1, [pc, #152]	; (578 <adc_init+0x41c>)
     4de:	428a      	cmp	r2, r1
     4e0:	d900      	bls.n	4e4 <adc_init+0x388>
     4e2:	e64e      	b.n	182 <adc_init+0x26>
			} else if (config->window.window_lower_value > 4095 ||
     4e4:	4a24      	ldr	r2, [pc, #144]	; (578 <adc_init+0x41c>)
				return STATUS_ERR_INVALID_ARG;
     4e6:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 4095 ||
     4e8:	69f1      	ldr	r1, [r6, #28]
     4ea:	4291      	cmp	r1, r2
     4ec:	dd00      	ble.n	4f0 <adc_init+0x394>
     4ee:	e648      	b.n	182 <adc_init+0x26>
     4f0:	6a31      	ldr	r1, [r6, #32]
     4f2:	4291      	cmp	r1, r2
     4f4:	dd00      	ble.n	4f8 <adc_init+0x39c>
     4f6:	e644      	b.n	182 <adc_init+0x26>
     4f8:	e761      	b.n	3be <adc_init+0x262>
			if (config->differential_mode &&
     4fa:	7cf2      	ldrb	r2, [r6, #19]
     4fc:	2a00      	cmp	r2, #0
     4fe:	d00f      	beq.n	520 <adc_init+0x3c4>
					(config->window.window_lower_value > 511 ||
     500:	69f2      	ldr	r2, [r6, #28]
     502:	2180      	movs	r1, #128	; 0x80
     504:	0089      	lsls	r1, r1, #2
     506:	468c      	mov	ip, r1
     508:	4462      	add	r2, ip
			if (config->differential_mode &&
     50a:	491c      	ldr	r1, [pc, #112]	; (57c <adc_init+0x420>)
				return STATUS_ERR_INVALID_ARG;
     50c:	2017      	movs	r0, #23
			if (config->differential_mode &&
     50e:	428a      	cmp	r2, r1
     510:	d900      	bls.n	514 <adc_init+0x3b8>
     512:	e636      	b.n	182 <adc_init+0x26>
					config->window.window_lower_value < -512 ||
     514:	6a32      	ldr	r2, [r6, #32]
     516:	4462      	add	r2, ip
     518:	4918      	ldr	r1, [pc, #96]	; (57c <adc_init+0x420>)
     51a:	428a      	cmp	r2, r1
     51c:	d900      	bls.n	520 <adc_init+0x3c4>
     51e:	e630      	b.n	182 <adc_init+0x26>
			} else if (config->window.window_lower_value > 1023 ||
     520:	4a16      	ldr	r2, [pc, #88]	; (57c <adc_init+0x420>)
				return STATUS_ERR_INVALID_ARG;
     522:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 1023 ||
     524:	69f1      	ldr	r1, [r6, #28]
     526:	4291      	cmp	r1, r2
     528:	dd00      	ble.n	52c <adc_init+0x3d0>
     52a:	e62a      	b.n	182 <adc_init+0x26>
     52c:	6a31      	ldr	r1, [r6, #32]
     52e:	4291      	cmp	r1, r2
     530:	dd00      	ble.n	534 <adc_init+0x3d8>
     532:	e626      	b.n	182 <adc_init+0x26>
     534:	e743      	b.n	3be <adc_init+0x262>
			if (config->differential_mode &&
     536:	7cf2      	ldrb	r2, [r6, #19]
     538:	2a00      	cmp	r2, #0
     53a:	d00f      	beq.n	55c <adc_init+0x400>
					(config->window.window_lower_value > 32767 ||
     53c:	69f2      	ldr	r2, [r6, #28]
     53e:	2180      	movs	r1, #128	; 0x80
     540:	0209      	lsls	r1, r1, #8
     542:	468c      	mov	ip, r1
     544:	4462      	add	r2, ip
			if (config->differential_mode &&
     546:	490e      	ldr	r1, [pc, #56]	; (580 <adc_init+0x424>)
				return STATUS_ERR_INVALID_ARG;
     548:	2017      	movs	r0, #23
			if (config->differential_mode &&
     54a:	428a      	cmp	r2, r1
     54c:	d900      	bls.n	550 <adc_init+0x3f4>
     54e:	e618      	b.n	182 <adc_init+0x26>
					config->window.window_lower_value < -32768 ||
     550:	6a32      	ldr	r2, [r6, #32]
     552:	4462      	add	r2, ip
     554:	490a      	ldr	r1, [pc, #40]	; (580 <adc_init+0x424>)
     556:	428a      	cmp	r2, r1
     558:	d900      	bls.n	55c <adc_init+0x400>
     55a:	e612      	b.n	182 <adc_init+0x26>
			} else if (config->window.window_lower_value > 65535 ||
     55c:	4a08      	ldr	r2, [pc, #32]	; (580 <adc_init+0x424>)
				return STATUS_ERR_INVALID_ARG;
     55e:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 65535 ||
     560:	69f1      	ldr	r1, [r6, #28]
     562:	4291      	cmp	r1, r2
     564:	dd00      	ble.n	568 <adc_init+0x40c>
     566:	e60c      	b.n	182 <adc_init+0x26>
     568:	6a31      	ldr	r1, [r6, #32]
     56a:	4291      	cmp	r1, r2
     56c:	dd00      	ble.n	570 <adc_init+0x414>
     56e:	e608      	b.n	182 <adc_init+0x26>
     570:	e725      	b.n	3be <adc_init+0x262>
		return STATUS_ERR_INVALID_ARG;
     572:	2017      	movs	r0, #23
     574:	e605      	b.n	182 <adc_init+0x26>
     576:	46c0      	nop			; (mov r8, r8)
     578:	00000fff 	.word	0x00000fff
     57c:	000003ff 	.word	0x000003ff
     580:	0000ffff 	.word	0x0000ffff

00000584 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     584:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
     586:	4b2e      	ldr	r3, [pc, #184]	; (640 <ADC_Handler+0xbc>)
     588:	681c      	ldr	r4, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg;
     58a:	6823      	ldr	r3, [r4, #0]
     58c:	7e1d      	ldrb	r5, [r3, #24]
     58e:	b2ed      	uxtb	r5, r5
	if (flags & ADC_INTFLAG_RESRDY) {
     590:	07ea      	lsls	r2, r5, #31
     592:	d505      	bpl.n	5a0 <ADC_Handler+0x1c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     594:	7ee2      	ldrb	r2, [r4, #27]
     596:	07d2      	lsls	r2, r2, #31
     598:	d502      	bpl.n	5a0 <ADC_Handler+0x1c>
     59a:	7ea2      	ldrb	r2, [r4, #26]
     59c:	07d2      	lsls	r2, r2, #31
     59e:	d416      	bmi.n	5ce <ADC_Handler+0x4a>
	if (flags & ADC_INTFLAG_WINMON) {
     5a0:	076b      	lsls	r3, r5, #29
     5a2:	d508      	bpl.n	5b6 <ADC_Handler+0x32>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     5a4:	2304      	movs	r3, #4
     5a6:	6822      	ldr	r2, [r4, #0]
     5a8:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     5aa:	7ee3      	ldrb	r3, [r4, #27]
     5ac:	079b      	lsls	r3, r3, #30
     5ae:	d502      	bpl.n	5b6 <ADC_Handler+0x32>
     5b0:	7ea3      	ldrb	r3, [r4, #26]
     5b2:	079b      	lsls	r3, r3, #30
     5b4:	d43c      	bmi.n	630 <ADC_Handler+0xac>
	if (flags & ADC_INTFLAG_OVERRUN) {
     5b6:	07ab      	lsls	r3, r5, #30
     5b8:	d508      	bpl.n	5cc <ADC_Handler+0x48>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     5ba:	2302      	movs	r3, #2
     5bc:	6822      	ldr	r2, [r4, #0]
     5be:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     5c0:	7ee3      	ldrb	r3, [r4, #27]
     5c2:	075b      	lsls	r3, r3, #29
     5c4:	d502      	bpl.n	5cc <ADC_Handler+0x48>
     5c6:	7ea3      	ldrb	r3, [r4, #26]
     5c8:	075b      	lsls	r3, r3, #29
     5ca:	d435      	bmi.n	638 <ADC_Handler+0xb4>
	_adc_interrupt_handler(0);
}
     5cc:	bd70      	pop	{r4, r5, r6, pc}
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     5ce:	2201      	movs	r2, #1
     5d0:	761a      	strb	r2, [r3, #24]
	Adc *const adc_module = module_inst->hw;
     5d2:	6822      	ldr	r2, [r4, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     5d4:	7e53      	ldrb	r3, [r2, #25]
			while (adc_is_syncing(module)) {
     5d6:	b25b      	sxtb	r3, r3
     5d8:	2b00      	cmp	r3, #0
     5da:	dbfb      	blt.n	5d4 <ADC_Handler+0x50>
			*(module->job_buffer++) = module->hw->RESULT.reg;
     5dc:	6961      	ldr	r1, [r4, #20]
     5de:	1c8b      	adds	r3, r1, #2
     5e0:	6163      	str	r3, [r4, #20]
     5e2:	8b53      	ldrh	r3, [r2, #26]
     5e4:	b29b      	uxth	r3, r3
     5e6:	800b      	strh	r3, [r1, #0]
			if (--module->remaining_conversions > 0) {
     5e8:	8b23      	ldrh	r3, [r4, #24]
     5ea:	3b01      	subs	r3, #1
     5ec:	b29b      	uxth	r3, r3
     5ee:	8323      	strh	r3, [r4, #24]
     5f0:	2b00      	cmp	r3, #0
     5f2:	d011      	beq.n	618 <ADC_Handler+0x94>
				if (module->software_trigger == true) {
     5f4:	7f63      	ldrb	r3, [r4, #29]
     5f6:	2b00      	cmp	r3, #0
     5f8:	d0d2      	beq.n	5a0 <ADC_Handler+0x1c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     5fa:	6822      	ldr	r2, [r4, #0]
     5fc:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     5fe:	b25b      	sxtb	r3, r3
     600:	2b00      	cmp	r3, #0
     602:	dbfb      	blt.n	5fc <ADC_Handler+0x78>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     604:	7b13      	ldrb	r3, [r2, #12]
     606:	2102      	movs	r1, #2
     608:	430b      	orrs	r3, r1
     60a:	7313      	strb	r3, [r2, #12]
	Adc *const adc_module = module_inst->hw;
     60c:	6822      	ldr	r2, [r4, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     60e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     610:	b25b      	sxtb	r3, r3
     612:	2b00      	cmp	r3, #0
     614:	dbfb      	blt.n	60e <ADC_Handler+0x8a>
     616:	e7c3      	b.n	5a0 <ADC_Handler+0x1c>
				if (module->job_status == STATUS_BUSY) {
     618:	7f23      	ldrb	r3, [r4, #28]
     61a:	2b05      	cmp	r3, #5
     61c:	d1c0      	bne.n	5a0 <ADC_Handler+0x1c>
					module->job_status = STATUS_OK;
     61e:	2300      	movs	r3, #0
     620:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     622:	3301      	adds	r3, #1
     624:	6822      	ldr	r2, [r4, #0]
     626:	7593      	strb	r3, [r2, #22]
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     628:	0020      	movs	r0, r4
     62a:	68a3      	ldr	r3, [r4, #8]
     62c:	4798      	blx	r3
     62e:	e7b7      	b.n	5a0 <ADC_Handler+0x1c>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     630:	0020      	movs	r0, r4
     632:	68e3      	ldr	r3, [r4, #12]
     634:	4798      	blx	r3
     636:	e7be      	b.n	5b6 <ADC_Handler+0x32>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     638:	6923      	ldr	r3, [r4, #16]
     63a:	0020      	movs	r0, r4
     63c:	4798      	blx	r3
}
     63e:	e7c5      	b.n	5cc <ADC_Handler+0x48>
     640:	2000005c 	.word	0x2000005c

00000644 <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     644:	1c93      	adds	r3, r2, #2
     646:	009b      	lsls	r3, r3, #2
     648:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
     64a:	2301      	movs	r3, #1
     64c:	4093      	lsls	r3, r2
     64e:	001a      	movs	r2, r3
     650:	7e83      	ldrb	r3, [r0, #26]
     652:	4313      	orrs	r3, r2
     654:	7683      	strb	r3, [r0, #26]
}
     656:	4770      	bx	lr

00000658 <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
     658:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
     65a:	8b03      	ldrh	r3, [r0, #24]
     65c:	b29b      	uxth	r3, r3
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
     65e:	2405      	movs	r4, #5
	if(module_inst->remaining_conversions != 0 ||
     660:	2b00      	cmp	r3, #0
     662:	d001      	beq.n	668 <adc_read_buffer_job+0x10>
	if(module_inst->software_trigger == true) {
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
}
     664:	0020      	movs	r0, r4
     666:	bd10      	pop	{r4, pc}
			module_inst->job_status == STATUS_BUSY){
     668:	7f03      	ldrb	r3, [r0, #28]
	if(module_inst->remaining_conversions != 0 ||
     66a:	2b05      	cmp	r3, #5
     66c:	d0fa      	beq.n	664 <adc_read_buffer_job+0xc>
	module_inst->job_status = STATUS_BUSY;
     66e:	2305      	movs	r3, #5
     670:	7703      	strb	r3, [r0, #28]
	module_inst->remaining_conversions = samples;
     672:	8302      	strh	r2, [r0, #24]
	module_inst->job_buffer = buffer;
     674:	6141      	str	r1, [r0, #20]
	adc_module->INTENSET.reg = interrupt;
     676:	3b04      	subs	r3, #4
     678:	6802      	ldr	r2, [r0, #0]
     67a:	75d3      	strb	r3, [r2, #23]
	if(module_inst->software_trigger == true) {
     67c:	7f43      	ldrb	r3, [r0, #29]
	return STATUS_OK;
     67e:	2400      	movs	r4, #0
	if(module_inst->software_trigger == true) {
     680:	2b00      	cmp	r3, #0
     682:	d0ef      	beq.n	664 <adc_read_buffer_job+0xc>
	Adc *const adc_module = module_inst->hw;
     684:	6802      	ldr	r2, [r0, #0]
     686:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     688:	b25b      	sxtb	r3, r3
     68a:	2b00      	cmp	r3, #0
     68c:	dbfb      	blt.n	686 <adc_read_buffer_job+0x2e>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     68e:	7b13      	ldrb	r3, [r2, #12]
     690:	2102      	movs	r1, #2
     692:	430b      	orrs	r3, r1
     694:	7313      	strb	r3, [r2, #12]
	Adc *const adc_module = module_inst->hw;
     696:	6802      	ldr	r2, [r0, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     698:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     69a:	b25b      	sxtb	r3, r3
     69c:	2b00      	cmp	r3, #0
     69e:	dbfb      	blt.n	698 <adc_read_buffer_job+0x40>
	return STATUS_OK;
     6a0:	2400      	movs	r4, #0
     6a2:	e7df      	b.n	664 <adc_read_buffer_job+0xc>

000006a4 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     6a4:	b5f0      	push	{r4, r5, r6, r7, lr}
     6a6:	46de      	mov	lr, fp
     6a8:	4657      	mov	r7, sl
     6aa:	464e      	mov	r6, r9
     6ac:	4645      	mov	r5, r8
     6ae:	b5e0      	push	{r5, r6, r7, lr}
     6b0:	b087      	sub	sp, #28
     6b2:	4680      	mov	r8, r0
     6b4:	9104      	str	r1, [sp, #16]
     6b6:	0016      	movs	r6, r2
     6b8:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     6ba:	2200      	movs	r2, #0
     6bc:	2300      	movs	r3, #0
     6be:	2100      	movs	r1, #0
     6c0:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     6c2:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     6c4:	2001      	movs	r0, #1
     6c6:	0021      	movs	r1, r4
     6c8:	9600      	str	r6, [sp, #0]
     6ca:	9701      	str	r7, [sp, #4]
     6cc:	465c      	mov	r4, fp
     6ce:	9403      	str	r4, [sp, #12]
     6d0:	4644      	mov	r4, r8
     6d2:	9405      	str	r4, [sp, #20]
     6d4:	e013      	b.n	6fe <long_division+0x5a>
     6d6:	2420      	movs	r4, #32
     6d8:	1a64      	subs	r4, r4, r1
     6da:	0005      	movs	r5, r0
     6dc:	40e5      	lsrs	r5, r4
     6de:	46a8      	mov	r8, r5
     6e0:	e014      	b.n	70c <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     6e2:	9c00      	ldr	r4, [sp, #0]
     6e4:	9d01      	ldr	r5, [sp, #4]
     6e6:	1b12      	subs	r2, r2, r4
     6e8:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     6ea:	465c      	mov	r4, fp
     6ec:	464d      	mov	r5, r9
     6ee:	432c      	orrs	r4, r5
     6f0:	46a3      	mov	fp, r4
     6f2:	9c03      	ldr	r4, [sp, #12]
     6f4:	4645      	mov	r5, r8
     6f6:	432c      	orrs	r4, r5
     6f8:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     6fa:	3901      	subs	r1, #1
     6fc:	d325      	bcc.n	74a <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     6fe:	2420      	movs	r4, #32
     700:	4264      	negs	r4, r4
     702:	190c      	adds	r4, r1, r4
     704:	d4e7      	bmi.n	6d6 <long_division+0x32>
     706:	0005      	movs	r5, r0
     708:	40a5      	lsls	r5, r4
     70a:	46a8      	mov	r8, r5
     70c:	0004      	movs	r4, r0
     70e:	408c      	lsls	r4, r1
     710:	46a1      	mov	r9, r4
		r = r << 1;
     712:	1892      	adds	r2, r2, r2
     714:	415b      	adcs	r3, r3
     716:	0014      	movs	r4, r2
     718:	001d      	movs	r5, r3
		if (n & bit_shift) {
     71a:	9e05      	ldr	r6, [sp, #20]
     71c:	464f      	mov	r7, r9
     71e:	403e      	ands	r6, r7
     720:	46b4      	mov	ip, r6
     722:	9e04      	ldr	r6, [sp, #16]
     724:	4647      	mov	r7, r8
     726:	403e      	ands	r6, r7
     728:	46b2      	mov	sl, r6
     72a:	4666      	mov	r6, ip
     72c:	4657      	mov	r7, sl
     72e:	433e      	orrs	r6, r7
     730:	d003      	beq.n	73a <long_division+0x96>
			r |= 0x01;
     732:	0006      	movs	r6, r0
     734:	4326      	orrs	r6, r4
     736:	0032      	movs	r2, r6
     738:	002b      	movs	r3, r5
		if (r >= d) {
     73a:	9c00      	ldr	r4, [sp, #0]
     73c:	9d01      	ldr	r5, [sp, #4]
     73e:	429d      	cmp	r5, r3
     740:	d8db      	bhi.n	6fa <long_division+0x56>
     742:	d1ce      	bne.n	6e2 <long_division+0x3e>
     744:	4294      	cmp	r4, r2
     746:	d8d8      	bhi.n	6fa <long_division+0x56>
     748:	e7cb      	b.n	6e2 <long_division+0x3e>
     74a:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     74c:	4658      	mov	r0, fp
     74e:	0019      	movs	r1, r3
     750:	b007      	add	sp, #28
     752:	bc3c      	pop	{r2, r3, r4, r5}
     754:	4690      	mov	r8, r2
     756:	4699      	mov	r9, r3
     758:	46a2      	mov	sl, r4
     75a:	46ab      	mov	fp, r5
     75c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000075e <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     75e:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     760:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     762:	2340      	movs	r3, #64	; 0x40
     764:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     766:	4281      	cmp	r1, r0
     768:	d202      	bcs.n	770 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     76a:	0018      	movs	r0, r3
     76c:	bd10      	pop	{r4, pc}
		baud_calculated++;
     76e:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     770:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     772:	1c63      	adds	r3, r4, #1
     774:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     776:	4288      	cmp	r0, r1
     778:	d9f9      	bls.n	76e <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     77a:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     77c:	2cff      	cmp	r4, #255	; 0xff
     77e:	d8f4      	bhi.n	76a <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     780:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     782:	2300      	movs	r3, #0
     784:	e7f1      	b.n	76a <_sercom_get_sync_baud_val+0xc>
	...

00000788 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     788:	b5f0      	push	{r4, r5, r6, r7, lr}
     78a:	b083      	sub	sp, #12
     78c:	000f      	movs	r7, r1
     78e:	0016      	movs	r6, r2
     790:	aa08      	add	r2, sp, #32
     792:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     794:	0004      	movs	r4, r0
     796:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     798:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     79a:	42bc      	cmp	r4, r7
     79c:	d902      	bls.n	7a4 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     79e:	0010      	movs	r0, r2
     7a0:	b003      	add	sp, #12
     7a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     7a4:	2b00      	cmp	r3, #0
     7a6:	d114      	bne.n	7d2 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     7a8:	0002      	movs	r2, r0
     7aa:	0008      	movs	r0, r1
     7ac:	2100      	movs	r1, #0
     7ae:	4c19      	ldr	r4, [pc, #100]	; (814 <_sercom_get_async_baud_val+0x8c>)
     7b0:	47a0      	blx	r4
     7b2:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     7b4:	003a      	movs	r2, r7
     7b6:	2300      	movs	r3, #0
     7b8:	2000      	movs	r0, #0
     7ba:	4c17      	ldr	r4, [pc, #92]	; (818 <_sercom_get_async_baud_val+0x90>)
     7bc:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     7be:	2200      	movs	r2, #0
     7c0:	2301      	movs	r3, #1
     7c2:	1a12      	subs	r2, r2, r0
     7c4:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     7c6:	0c12      	lsrs	r2, r2, #16
     7c8:	041b      	lsls	r3, r3, #16
     7ca:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     7cc:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     7ce:	2200      	movs	r2, #0
     7d0:	e7e5      	b.n	79e <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     7d2:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     7d4:	2b01      	cmp	r3, #1
     7d6:	d1f9      	bne.n	7cc <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     7d8:	000a      	movs	r2, r1
     7da:	2300      	movs	r3, #0
     7dc:	2100      	movs	r1, #0
     7de:	4c0d      	ldr	r4, [pc, #52]	; (814 <_sercom_get_async_baud_val+0x8c>)
     7e0:	47a0      	blx	r4
     7e2:	0002      	movs	r2, r0
     7e4:	000b      	movs	r3, r1
     7e6:	9200      	str	r2, [sp, #0]
     7e8:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     7ea:	0038      	movs	r0, r7
     7ec:	2100      	movs	r1, #0
     7ee:	4c0a      	ldr	r4, [pc, #40]	; (818 <_sercom_get_async_baud_val+0x90>)
     7f0:	47a0      	blx	r4
     7f2:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     7f4:	2380      	movs	r3, #128	; 0x80
     7f6:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     7f8:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     7fa:	4298      	cmp	r0, r3
     7fc:	d8cf      	bhi.n	79e <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     7fe:	0f79      	lsrs	r1, r7, #29
     800:	00f8      	lsls	r0, r7, #3
     802:	9a00      	ldr	r2, [sp, #0]
     804:	9b01      	ldr	r3, [sp, #4]
     806:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     808:	00ea      	lsls	r2, r5, #3
     80a:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     80c:	b2d2      	uxtb	r2, r2
     80e:	0352      	lsls	r2, r2, #13
     810:	432a      	orrs	r2, r5
     812:	e7db      	b.n	7cc <_sercom_get_async_baud_val+0x44>
     814:	00001acd 	.word	0x00001acd
     818:	000006a5 	.word	0x000006a5

0000081c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     81c:	b510      	push	{r4, lr}
     81e:	b082      	sub	sp, #8
     820:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     822:	4b0e      	ldr	r3, [pc, #56]	; (85c <sercom_set_gclk_generator+0x40>)
     824:	781b      	ldrb	r3, [r3, #0]
     826:	2b00      	cmp	r3, #0
     828:	d007      	beq.n	83a <sercom_set_gclk_generator+0x1e>
     82a:	2900      	cmp	r1, #0
     82c:	d105      	bne.n	83a <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     82e:	4b0b      	ldr	r3, [pc, #44]	; (85c <sercom_set_gclk_generator+0x40>)
     830:	785b      	ldrb	r3, [r3, #1]
     832:	4283      	cmp	r3, r0
     834:	d010      	beq.n	858 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     836:	201d      	movs	r0, #29
     838:	e00c      	b.n	854 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     83a:	a901      	add	r1, sp, #4
     83c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     83e:	2013      	movs	r0, #19
     840:	4b07      	ldr	r3, [pc, #28]	; (860 <sercom_set_gclk_generator+0x44>)
     842:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     844:	2013      	movs	r0, #19
     846:	4b07      	ldr	r3, [pc, #28]	; (864 <sercom_set_gclk_generator+0x48>)
     848:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     84a:	4b04      	ldr	r3, [pc, #16]	; (85c <sercom_set_gclk_generator+0x40>)
     84c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     84e:	2201      	movs	r2, #1
     850:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     852:	2000      	movs	r0, #0
}
     854:	b002      	add	sp, #8
     856:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     858:	2000      	movs	r0, #0
     85a:	e7fb      	b.n	854 <sercom_set_gclk_generator+0x38>
     85c:	20000020 	.word	0x20000020
     860:	0000152d 	.word	0x0000152d
     864:	000014a1 	.word	0x000014a1

00000868 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     868:	4b40      	ldr	r3, [pc, #256]	; (96c <_sercom_get_default_pad+0x104>)
     86a:	4298      	cmp	r0, r3
     86c:	d031      	beq.n	8d2 <_sercom_get_default_pad+0x6a>
     86e:	d90a      	bls.n	886 <_sercom_get_default_pad+0x1e>
     870:	4b3f      	ldr	r3, [pc, #252]	; (970 <_sercom_get_default_pad+0x108>)
     872:	4298      	cmp	r0, r3
     874:	d04d      	beq.n	912 <_sercom_get_default_pad+0xaa>
     876:	4b3f      	ldr	r3, [pc, #252]	; (974 <_sercom_get_default_pad+0x10c>)
     878:	4298      	cmp	r0, r3
     87a:	d05a      	beq.n	932 <_sercom_get_default_pad+0xca>
     87c:	4b3e      	ldr	r3, [pc, #248]	; (978 <_sercom_get_default_pad+0x110>)
     87e:	4298      	cmp	r0, r3
     880:	d037      	beq.n	8f2 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     882:	2000      	movs	r0, #0
}
     884:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     886:	4b3d      	ldr	r3, [pc, #244]	; (97c <_sercom_get_default_pad+0x114>)
     888:	4298      	cmp	r0, r3
     88a:	d00c      	beq.n	8a6 <_sercom_get_default_pad+0x3e>
     88c:	4b3c      	ldr	r3, [pc, #240]	; (980 <_sercom_get_default_pad+0x118>)
     88e:	4298      	cmp	r0, r3
     890:	d1f7      	bne.n	882 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     892:	2901      	cmp	r1, #1
     894:	d017      	beq.n	8c6 <_sercom_get_default_pad+0x5e>
     896:	2900      	cmp	r1, #0
     898:	d05d      	beq.n	956 <_sercom_get_default_pad+0xee>
     89a:	2902      	cmp	r1, #2
     89c:	d015      	beq.n	8ca <_sercom_get_default_pad+0x62>
     89e:	2903      	cmp	r1, #3
     8a0:	d015      	beq.n	8ce <_sercom_get_default_pad+0x66>
	return 0;
     8a2:	2000      	movs	r0, #0
     8a4:	e7ee      	b.n	884 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     8a6:	2901      	cmp	r1, #1
     8a8:	d007      	beq.n	8ba <_sercom_get_default_pad+0x52>
     8aa:	2900      	cmp	r1, #0
     8ac:	d051      	beq.n	952 <_sercom_get_default_pad+0xea>
     8ae:	2902      	cmp	r1, #2
     8b0:	d005      	beq.n	8be <_sercom_get_default_pad+0x56>
     8b2:	2903      	cmp	r1, #3
     8b4:	d005      	beq.n	8c2 <_sercom_get_default_pad+0x5a>
	return 0;
     8b6:	2000      	movs	r0, #0
     8b8:	e7e4      	b.n	884 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     8ba:	4832      	ldr	r0, [pc, #200]	; (984 <_sercom_get_default_pad+0x11c>)
     8bc:	e7e2      	b.n	884 <_sercom_get_default_pad+0x1c>
     8be:	4832      	ldr	r0, [pc, #200]	; (988 <_sercom_get_default_pad+0x120>)
     8c0:	e7e0      	b.n	884 <_sercom_get_default_pad+0x1c>
     8c2:	4832      	ldr	r0, [pc, #200]	; (98c <_sercom_get_default_pad+0x124>)
     8c4:	e7de      	b.n	884 <_sercom_get_default_pad+0x1c>
     8c6:	4832      	ldr	r0, [pc, #200]	; (990 <_sercom_get_default_pad+0x128>)
     8c8:	e7dc      	b.n	884 <_sercom_get_default_pad+0x1c>
     8ca:	4832      	ldr	r0, [pc, #200]	; (994 <_sercom_get_default_pad+0x12c>)
     8cc:	e7da      	b.n	884 <_sercom_get_default_pad+0x1c>
     8ce:	4832      	ldr	r0, [pc, #200]	; (998 <_sercom_get_default_pad+0x130>)
     8d0:	e7d8      	b.n	884 <_sercom_get_default_pad+0x1c>
     8d2:	2901      	cmp	r1, #1
     8d4:	d007      	beq.n	8e6 <_sercom_get_default_pad+0x7e>
     8d6:	2900      	cmp	r1, #0
     8d8:	d03f      	beq.n	95a <_sercom_get_default_pad+0xf2>
     8da:	2902      	cmp	r1, #2
     8dc:	d005      	beq.n	8ea <_sercom_get_default_pad+0x82>
     8de:	2903      	cmp	r1, #3
     8e0:	d005      	beq.n	8ee <_sercom_get_default_pad+0x86>
	return 0;
     8e2:	2000      	movs	r0, #0
     8e4:	e7ce      	b.n	884 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     8e6:	482d      	ldr	r0, [pc, #180]	; (99c <_sercom_get_default_pad+0x134>)
     8e8:	e7cc      	b.n	884 <_sercom_get_default_pad+0x1c>
     8ea:	482d      	ldr	r0, [pc, #180]	; (9a0 <_sercom_get_default_pad+0x138>)
     8ec:	e7ca      	b.n	884 <_sercom_get_default_pad+0x1c>
     8ee:	482d      	ldr	r0, [pc, #180]	; (9a4 <_sercom_get_default_pad+0x13c>)
     8f0:	e7c8      	b.n	884 <_sercom_get_default_pad+0x1c>
     8f2:	2901      	cmp	r1, #1
     8f4:	d007      	beq.n	906 <_sercom_get_default_pad+0x9e>
     8f6:	2900      	cmp	r1, #0
     8f8:	d031      	beq.n	95e <_sercom_get_default_pad+0xf6>
     8fa:	2902      	cmp	r1, #2
     8fc:	d005      	beq.n	90a <_sercom_get_default_pad+0xa2>
     8fe:	2903      	cmp	r1, #3
     900:	d005      	beq.n	90e <_sercom_get_default_pad+0xa6>
	return 0;
     902:	2000      	movs	r0, #0
     904:	e7be      	b.n	884 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     906:	4828      	ldr	r0, [pc, #160]	; (9a8 <_sercom_get_default_pad+0x140>)
     908:	e7bc      	b.n	884 <_sercom_get_default_pad+0x1c>
     90a:	4828      	ldr	r0, [pc, #160]	; (9ac <_sercom_get_default_pad+0x144>)
     90c:	e7ba      	b.n	884 <_sercom_get_default_pad+0x1c>
     90e:	4828      	ldr	r0, [pc, #160]	; (9b0 <_sercom_get_default_pad+0x148>)
     910:	e7b8      	b.n	884 <_sercom_get_default_pad+0x1c>
     912:	2901      	cmp	r1, #1
     914:	d007      	beq.n	926 <_sercom_get_default_pad+0xbe>
     916:	2900      	cmp	r1, #0
     918:	d023      	beq.n	962 <_sercom_get_default_pad+0xfa>
     91a:	2902      	cmp	r1, #2
     91c:	d005      	beq.n	92a <_sercom_get_default_pad+0xc2>
     91e:	2903      	cmp	r1, #3
     920:	d005      	beq.n	92e <_sercom_get_default_pad+0xc6>
	return 0;
     922:	2000      	movs	r0, #0
     924:	e7ae      	b.n	884 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     926:	4823      	ldr	r0, [pc, #140]	; (9b4 <_sercom_get_default_pad+0x14c>)
     928:	e7ac      	b.n	884 <_sercom_get_default_pad+0x1c>
     92a:	4823      	ldr	r0, [pc, #140]	; (9b8 <_sercom_get_default_pad+0x150>)
     92c:	e7aa      	b.n	884 <_sercom_get_default_pad+0x1c>
     92e:	4823      	ldr	r0, [pc, #140]	; (9bc <_sercom_get_default_pad+0x154>)
     930:	e7a8      	b.n	884 <_sercom_get_default_pad+0x1c>
     932:	2901      	cmp	r1, #1
     934:	d007      	beq.n	946 <_sercom_get_default_pad+0xde>
     936:	2900      	cmp	r1, #0
     938:	d015      	beq.n	966 <_sercom_get_default_pad+0xfe>
     93a:	2902      	cmp	r1, #2
     93c:	d005      	beq.n	94a <_sercom_get_default_pad+0xe2>
     93e:	2903      	cmp	r1, #3
     940:	d005      	beq.n	94e <_sercom_get_default_pad+0xe6>
	return 0;
     942:	2000      	movs	r0, #0
     944:	e79e      	b.n	884 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     946:	481e      	ldr	r0, [pc, #120]	; (9c0 <_sercom_get_default_pad+0x158>)
     948:	e79c      	b.n	884 <_sercom_get_default_pad+0x1c>
     94a:	481e      	ldr	r0, [pc, #120]	; (9c4 <_sercom_get_default_pad+0x15c>)
     94c:	e79a      	b.n	884 <_sercom_get_default_pad+0x1c>
     94e:	481e      	ldr	r0, [pc, #120]	; (9c8 <_sercom_get_default_pad+0x160>)
     950:	e798      	b.n	884 <_sercom_get_default_pad+0x1c>
     952:	481e      	ldr	r0, [pc, #120]	; (9cc <_sercom_get_default_pad+0x164>)
     954:	e796      	b.n	884 <_sercom_get_default_pad+0x1c>
     956:	2003      	movs	r0, #3
     958:	e794      	b.n	884 <_sercom_get_default_pad+0x1c>
     95a:	481d      	ldr	r0, [pc, #116]	; (9d0 <_sercom_get_default_pad+0x168>)
     95c:	e792      	b.n	884 <_sercom_get_default_pad+0x1c>
     95e:	481d      	ldr	r0, [pc, #116]	; (9d4 <_sercom_get_default_pad+0x16c>)
     960:	e790      	b.n	884 <_sercom_get_default_pad+0x1c>
     962:	481d      	ldr	r0, [pc, #116]	; (9d8 <_sercom_get_default_pad+0x170>)
     964:	e78e      	b.n	884 <_sercom_get_default_pad+0x1c>
     966:	481d      	ldr	r0, [pc, #116]	; (9dc <_sercom_get_default_pad+0x174>)
     968:	e78c      	b.n	884 <_sercom_get_default_pad+0x1c>
     96a:	46c0      	nop			; (mov r8, r8)
     96c:	42001000 	.word	0x42001000
     970:	42001800 	.word	0x42001800
     974:	42001c00 	.word	0x42001c00
     978:	42001400 	.word	0x42001400
     97c:	42000800 	.word	0x42000800
     980:	42000c00 	.word	0x42000c00
     984:	00050003 	.word	0x00050003
     988:	00060003 	.word	0x00060003
     98c:	00070003 	.word	0x00070003
     990:	00010003 	.word	0x00010003
     994:	001e0003 	.word	0x001e0003
     998:	001f0003 	.word	0x001f0003
     99c:	00090003 	.word	0x00090003
     9a0:	000a0003 	.word	0x000a0003
     9a4:	000b0003 	.word	0x000b0003
     9a8:	00110003 	.word	0x00110003
     9ac:	00120003 	.word	0x00120003
     9b0:	00130003 	.word	0x00130003
     9b4:	000d0003 	.word	0x000d0003
     9b8:	000e0003 	.word	0x000e0003
     9bc:	000f0003 	.word	0x000f0003
     9c0:	00170003 	.word	0x00170003
     9c4:	00180003 	.word	0x00180003
     9c8:	00190003 	.word	0x00190003
     9cc:	00040003 	.word	0x00040003
     9d0:	00080003 	.word	0x00080003
     9d4:	00100003 	.word	0x00100003
     9d8:	000c0003 	.word	0x000c0003
     9dc:	00160003 	.word	0x00160003

000009e0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     9e0:	b530      	push	{r4, r5, lr}
     9e2:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     9e4:	4b0b      	ldr	r3, [pc, #44]	; (a14 <_sercom_get_sercom_inst_index+0x34>)
     9e6:	466a      	mov	r2, sp
     9e8:	cb32      	ldmia	r3!, {r1, r4, r5}
     9ea:	c232      	stmia	r2!, {r1, r4, r5}
     9ec:	cb32      	ldmia	r3!, {r1, r4, r5}
     9ee:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     9f0:	9b00      	ldr	r3, [sp, #0]
     9f2:	4283      	cmp	r3, r0
     9f4:	d00b      	beq.n	a0e <_sercom_get_sercom_inst_index+0x2e>
     9f6:	2301      	movs	r3, #1
     9f8:	009a      	lsls	r2, r3, #2
     9fa:	4669      	mov	r1, sp
     9fc:	5852      	ldr	r2, [r2, r1]
     9fe:	4282      	cmp	r2, r0
     a00:	d006      	beq.n	a10 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     a02:	3301      	adds	r3, #1
     a04:	2b06      	cmp	r3, #6
     a06:	d1f7      	bne.n	9f8 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     a08:	2000      	movs	r0, #0
}
     a0a:	b007      	add	sp, #28
     a0c:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     a0e:	2300      	movs	r3, #0
			return i;
     a10:	b2d8      	uxtb	r0, r3
     a12:	e7fa      	b.n	a0a <_sercom_get_sercom_inst_index+0x2a>
     a14:	00001ca0 	.word	0x00001ca0

00000a18 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     a18:	b5f0      	push	{r4, r5, r6, r7, lr}
     a1a:	46de      	mov	lr, fp
     a1c:	4657      	mov	r7, sl
     a1e:	464e      	mov	r6, r9
     a20:	4645      	mov	r5, r8
     a22:	b5e0      	push	{r5, r6, r7, lr}
     a24:	b091      	sub	sp, #68	; 0x44
     a26:	0005      	movs	r5, r0
     a28:	000c      	movs	r4, r1
     a2a:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     a2c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     a2e:	0008      	movs	r0, r1
     a30:	4bbc      	ldr	r3, [pc, #752]	; (d24 <usart_init+0x30c>)
     a32:	4798      	blx	r3
     a34:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     a36:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     a38:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     a3a:	07db      	lsls	r3, r3, #31
     a3c:	d506      	bpl.n	a4c <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     a3e:	b011      	add	sp, #68	; 0x44
     a40:	bc3c      	pop	{r2, r3, r4, r5}
     a42:	4690      	mov	r8, r2
     a44:	4699      	mov	r9, r3
     a46:	46a2      	mov	sl, r4
     a48:	46ab      	mov	fp, r5
     a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     a4c:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     a4e:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     a50:	079b      	lsls	r3, r3, #30
     a52:	d4f4      	bmi.n	a3e <usart_init+0x26>
     a54:	49b4      	ldr	r1, [pc, #720]	; (d28 <usart_init+0x310>)
     a56:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     a58:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     a5a:	2301      	movs	r3, #1
     a5c:	40bb      	lsls	r3, r7
     a5e:	4303      	orrs	r3, r0
     a60:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     a62:	a90f      	add	r1, sp, #60	; 0x3c
     a64:	272d      	movs	r7, #45	; 0x2d
     a66:	5df3      	ldrb	r3, [r6, r7]
     a68:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     a6a:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     a6c:	b2d3      	uxtb	r3, r2
     a6e:	9302      	str	r3, [sp, #8]
     a70:	0018      	movs	r0, r3
     a72:	4bae      	ldr	r3, [pc, #696]	; (d2c <usart_init+0x314>)
     a74:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     a76:	9802      	ldr	r0, [sp, #8]
     a78:	4bad      	ldr	r3, [pc, #692]	; (d30 <usart_init+0x318>)
     a7a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     a7c:	5df0      	ldrb	r0, [r6, r7]
     a7e:	2100      	movs	r1, #0
     a80:	4bac      	ldr	r3, [pc, #688]	; (d34 <usart_init+0x31c>)
     a82:	4798      	blx	r3
	module->character_size = config->character_size;
     a84:	7af3      	ldrb	r3, [r6, #11]
     a86:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     a88:	2324      	movs	r3, #36	; 0x24
     a8a:	5cf3      	ldrb	r3, [r6, r3]
     a8c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     a8e:	2325      	movs	r3, #37	; 0x25
     a90:	5cf3      	ldrb	r3, [r6, r3]
     a92:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
     a94:	7ef3      	ldrb	r3, [r6, #27]
     a96:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     a98:	7f33      	ldrb	r3, [r6, #28]
     a9a:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
     a9c:	682b      	ldr	r3, [r5, #0]
     a9e:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     aa0:	0018      	movs	r0, r3
     aa2:	4ba0      	ldr	r3, [pc, #640]	; (d24 <usart_init+0x30c>)
     aa4:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     aa6:	3014      	adds	r0, #20
	uint16_t baud  = 0;
     aa8:	2200      	movs	r2, #0
     aaa:	230e      	movs	r3, #14
     aac:	a906      	add	r1, sp, #24
     aae:	468c      	mov	ip, r1
     ab0:	4463      	add	r3, ip
     ab2:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
     ab4:	8a32      	ldrh	r2, [r6, #16]
     ab6:	9202      	str	r2, [sp, #8]
     ab8:	2380      	movs	r3, #128	; 0x80
     aba:	01db      	lsls	r3, r3, #7
     abc:	429a      	cmp	r2, r3
     abe:	d100      	bne.n	ac2 <usart_init+0xaa>
     ac0:	e09e      	b.n	c00 <usart_init+0x1e8>
     ac2:	d90f      	bls.n	ae4 <usart_init+0xcc>
     ac4:	23c0      	movs	r3, #192	; 0xc0
     ac6:	01db      	lsls	r3, r3, #7
     ac8:	9a02      	ldr	r2, [sp, #8]
     aca:	429a      	cmp	r2, r3
     acc:	d100      	bne.n	ad0 <usart_init+0xb8>
     ace:	e092      	b.n	bf6 <usart_init+0x1de>
     ad0:	2380      	movs	r3, #128	; 0x80
     ad2:	021b      	lsls	r3, r3, #8
     ad4:	429a      	cmp	r2, r3
     ad6:	d000      	beq.n	ada <usart_init+0xc2>
     ad8:	e11f      	b.n	d1a <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     ada:	2303      	movs	r3, #3
     adc:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     ade:	2300      	movs	r3, #0
     ae0:	9307      	str	r3, [sp, #28]
     ae2:	e008      	b.n	af6 <usart_init+0xde>
	switch (config->sample_rate) {
     ae4:	2380      	movs	r3, #128	; 0x80
     ae6:	019b      	lsls	r3, r3, #6
     ae8:	429a      	cmp	r2, r3
     aea:	d000      	beq.n	aee <usart_init+0xd6>
     aec:	e115      	b.n	d1a <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     aee:	2310      	movs	r3, #16
     af0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     af2:	3b0f      	subs	r3, #15
     af4:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
     af6:	6833      	ldr	r3, [r6, #0]
     af8:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     afa:	68f3      	ldr	r3, [r6, #12]
     afc:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
     afe:	6973      	ldr	r3, [r6, #20]
     b00:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     b02:	7e33      	ldrb	r3, [r6, #24]
     b04:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     b06:	2326      	movs	r3, #38	; 0x26
     b08:	5cf3      	ldrb	r3, [r6, r3]
     b0a:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     b0c:	6873      	ldr	r3, [r6, #4]
     b0e:	4699      	mov	r9, r3
	switch (transfer_mode)
     b10:	2b00      	cmp	r3, #0
     b12:	d100      	bne.n	b16 <usart_init+0xfe>
     b14:	e0a0      	b.n	c58 <usart_init+0x240>
     b16:	2380      	movs	r3, #128	; 0x80
     b18:	055b      	lsls	r3, r3, #21
     b1a:	4599      	cmp	r9, r3
     b1c:	d100      	bne.n	b20 <usart_init+0x108>
     b1e:	e084      	b.n	c2a <usart_init+0x212>
	if(config->encoding_format_enable) {
     b20:	7e73      	ldrb	r3, [r6, #25]
     b22:	2b00      	cmp	r3, #0
     b24:	d002      	beq.n	b2c <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     b26:	7eb3      	ldrb	r3, [r6, #26]
     b28:	4642      	mov	r2, r8
     b2a:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     b2c:	682a      	ldr	r2, [r5, #0]
     b2e:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     b30:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     b32:	2b00      	cmp	r3, #0
     b34:	d1fc      	bne.n	b30 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
     b36:	330e      	adds	r3, #14
     b38:	aa06      	add	r2, sp, #24
     b3a:	4694      	mov	ip, r2
     b3c:	4463      	add	r3, ip
     b3e:	881b      	ldrh	r3, [r3, #0]
     b40:	4642      	mov	r2, r8
     b42:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
     b44:	9b05      	ldr	r3, [sp, #20]
     b46:	9a03      	ldr	r2, [sp, #12]
     b48:	4313      	orrs	r3, r2
     b4a:	9a04      	ldr	r2, [sp, #16]
     b4c:	4313      	orrs	r3, r2
     b4e:	464a      	mov	r2, r9
     b50:	4313      	orrs	r3, r2
     b52:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     b54:	465b      	mov	r3, fp
     b56:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
     b58:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     b5a:	4653      	mov	r3, sl
     b5c:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     b5e:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
     b60:	2327      	movs	r3, #39	; 0x27
     b62:	5cf3      	ldrb	r3, [r6, r3]
     b64:	2b00      	cmp	r3, #0
     b66:	d101      	bne.n	b6c <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     b68:	3304      	adds	r3, #4
     b6a:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     b6c:	7e73      	ldrb	r3, [r6, #25]
     b6e:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     b70:	7f32      	ldrb	r2, [r6, #28]
     b72:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     b74:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     b76:	7f72      	ldrb	r2, [r6, #29]
     b78:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     b7a:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     b7c:	2224      	movs	r2, #36	; 0x24
     b7e:	5cb2      	ldrb	r2, [r6, r2]
     b80:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     b82:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     b84:	2225      	movs	r2, #37	; 0x25
     b86:	5cb2      	ldrb	r2, [r6, r2]
     b88:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     b8a:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
     b8c:	7ab1      	ldrb	r1, [r6, #10]
     b8e:	7af2      	ldrb	r2, [r6, #11]
     b90:	4311      	orrs	r1, r2
     b92:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
     b94:	8933      	ldrh	r3, [r6, #8]
     b96:	2bff      	cmp	r3, #255	; 0xff
     b98:	d100      	bne.n	b9c <usart_init+0x184>
     b9a:	e081      	b.n	ca0 <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     b9c:	2280      	movs	r2, #128	; 0x80
     b9e:	0452      	lsls	r2, r2, #17
     ba0:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     ba2:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     ba4:	232c      	movs	r3, #44	; 0x2c
     ba6:	5cf3      	ldrb	r3, [r6, r3]
     ba8:	2b00      	cmp	r3, #0
     baa:	d103      	bne.n	bb4 <usart_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     bac:	4b62      	ldr	r3, [pc, #392]	; (d38 <usart_init+0x320>)
     bae:	789b      	ldrb	r3, [r3, #2]
     bb0:	079b      	lsls	r3, r3, #30
     bb2:	d501      	bpl.n	bb8 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     bb4:	2380      	movs	r3, #128	; 0x80
     bb6:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
     bb8:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     bba:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     bbc:	2b00      	cmp	r3, #0
     bbe:	d1fc      	bne.n	bba <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
     bc0:	4643      	mov	r3, r8
     bc2:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
     bc4:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     bc6:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     bc8:	2b00      	cmp	r3, #0
     bca:	d1fc      	bne.n	bc6 <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
     bcc:	4643      	mov	r3, r8
     bce:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     bd0:	ab0e      	add	r3, sp, #56	; 0x38
     bd2:	2280      	movs	r2, #128	; 0x80
     bd4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     bd6:	2200      	movs	r2, #0
     bd8:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
     bda:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     bdc:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     bde:	6b33      	ldr	r3, [r6, #48]	; 0x30
     be0:	930a      	str	r3, [sp, #40]	; 0x28
     be2:	6b73      	ldr	r3, [r6, #52]	; 0x34
     be4:	930b      	str	r3, [sp, #44]	; 0x2c
     be6:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     be8:	930c      	str	r3, [sp, #48]	; 0x30
     bea:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     bec:	9302      	str	r3, [sp, #8]
     bee:	930d      	str	r3, [sp, #52]	; 0x34
     bf0:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     bf2:	ae0a      	add	r6, sp, #40	; 0x28
     bf4:	e063      	b.n	cbe <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     bf6:	2308      	movs	r3, #8
     bf8:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     bfa:	3b07      	subs	r3, #7
     bfc:	9307      	str	r3, [sp, #28]
     bfe:	e77a      	b.n	af6 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
     c00:	6833      	ldr	r3, [r6, #0]
     c02:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     c04:	68f3      	ldr	r3, [r6, #12]
     c06:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
     c08:	6973      	ldr	r3, [r6, #20]
     c0a:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     c0c:	7e33      	ldrb	r3, [r6, #24]
     c0e:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     c10:	2326      	movs	r3, #38	; 0x26
     c12:	5cf3      	ldrb	r3, [r6, r3]
     c14:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     c16:	6873      	ldr	r3, [r6, #4]
     c18:	4699      	mov	r9, r3
	switch (transfer_mode)
     c1a:	2b00      	cmp	r3, #0
     c1c:	d018      	beq.n	c50 <usart_init+0x238>
     c1e:	2380      	movs	r3, #128	; 0x80
     c20:	055b      	lsls	r3, r3, #21
     c22:	4599      	cmp	r9, r3
     c24:	d001      	beq.n	c2a <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
     c26:	2000      	movs	r0, #0
     c28:	e025      	b.n	c76 <usart_init+0x25e>
			if (!config->use_external_clock) {
     c2a:	2327      	movs	r3, #39	; 0x27
     c2c:	5cf3      	ldrb	r3, [r6, r3]
     c2e:	2b00      	cmp	r3, #0
     c30:	d000      	beq.n	c34 <usart_init+0x21c>
     c32:	e775      	b.n	b20 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     c34:	6a33      	ldr	r3, [r6, #32]
     c36:	001f      	movs	r7, r3
     c38:	b2c0      	uxtb	r0, r0
     c3a:	4b40      	ldr	r3, [pc, #256]	; (d3c <usart_init+0x324>)
     c3c:	4798      	blx	r3
     c3e:	0001      	movs	r1, r0
     c40:	220e      	movs	r2, #14
     c42:	ab06      	add	r3, sp, #24
     c44:	469c      	mov	ip, r3
     c46:	4462      	add	r2, ip
     c48:	0038      	movs	r0, r7
     c4a:	4b3d      	ldr	r3, [pc, #244]	; (d40 <usart_init+0x328>)
     c4c:	4798      	blx	r3
     c4e:	e012      	b.n	c76 <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     c50:	2308      	movs	r3, #8
     c52:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     c54:	2300      	movs	r3, #0
     c56:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
     c58:	2327      	movs	r3, #39	; 0x27
     c5a:	5cf3      	ldrb	r3, [r6, r3]
     c5c:	2b00      	cmp	r3, #0
     c5e:	d00e      	beq.n	c7e <usart_init+0x266>
				status_code =
     c60:	9b06      	ldr	r3, [sp, #24]
     c62:	9300      	str	r3, [sp, #0]
     c64:	9b07      	ldr	r3, [sp, #28]
     c66:	220e      	movs	r2, #14
     c68:	a906      	add	r1, sp, #24
     c6a:	468c      	mov	ip, r1
     c6c:	4462      	add	r2, ip
     c6e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     c70:	6a30      	ldr	r0, [r6, #32]
     c72:	4f34      	ldr	r7, [pc, #208]	; (d44 <usart_init+0x32c>)
     c74:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
     c76:	2800      	cmp	r0, #0
     c78:	d000      	beq.n	c7c <usart_init+0x264>
     c7a:	e6e0      	b.n	a3e <usart_init+0x26>
     c7c:	e750      	b.n	b20 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
     c7e:	6a33      	ldr	r3, [r6, #32]
     c80:	001f      	movs	r7, r3
     c82:	b2c0      	uxtb	r0, r0
     c84:	4b2d      	ldr	r3, [pc, #180]	; (d3c <usart_init+0x324>)
     c86:	4798      	blx	r3
     c88:	0001      	movs	r1, r0
				status_code =
     c8a:	9b06      	ldr	r3, [sp, #24]
     c8c:	9300      	str	r3, [sp, #0]
     c8e:	9b07      	ldr	r3, [sp, #28]
     c90:	220e      	movs	r2, #14
     c92:	a806      	add	r0, sp, #24
     c94:	4684      	mov	ip, r0
     c96:	4462      	add	r2, ip
     c98:	0038      	movs	r0, r7
     c9a:	4f2a      	ldr	r7, [pc, #168]	; (d44 <usart_init+0x32c>)
     c9c:	47b8      	blx	r7
     c9e:	e7ea      	b.n	c76 <usart_init+0x25e>
		if(config->lin_slave_enable) {
     ca0:	7ef3      	ldrb	r3, [r6, #27]
     ca2:	2b00      	cmp	r3, #0
     ca4:	d100      	bne.n	ca8 <usart_init+0x290>
     ca6:	e77d      	b.n	ba4 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     ca8:	2380      	movs	r3, #128	; 0x80
     caa:	04db      	lsls	r3, r3, #19
     cac:	431f      	orrs	r7, r3
     cae:	e779      	b.n	ba4 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     cb0:	0020      	movs	r0, r4
     cb2:	4b25      	ldr	r3, [pc, #148]	; (d48 <usart_init+0x330>)
     cb4:	4798      	blx	r3
     cb6:	e007      	b.n	cc8 <usart_init+0x2b0>
     cb8:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     cba:	2f04      	cmp	r7, #4
     cbc:	d00d      	beq.n	cda <usart_init+0x2c2>
     cbe:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     cc0:	00bb      	lsls	r3, r7, #2
     cc2:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
     cc4:	2800      	cmp	r0, #0
     cc6:	d0f3      	beq.n	cb0 <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
     cc8:	1c43      	adds	r3, r0, #1
     cca:	d0f5      	beq.n	cb8 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     ccc:	a90e      	add	r1, sp, #56	; 0x38
     cce:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     cd0:	0c00      	lsrs	r0, r0, #16
     cd2:	b2c0      	uxtb	r0, r0
     cd4:	4b1d      	ldr	r3, [pc, #116]	; (d4c <usart_init+0x334>)
     cd6:	4798      	blx	r3
     cd8:	e7ee      	b.n	cb8 <usart_init+0x2a0>
		module->callback[i]            = NULL;
     cda:	2300      	movs	r3, #0
     cdc:	60eb      	str	r3, [r5, #12]
     cde:	612b      	str	r3, [r5, #16]
     ce0:	616b      	str	r3, [r5, #20]
     ce2:	61ab      	str	r3, [r5, #24]
     ce4:	61eb      	str	r3, [r5, #28]
     ce6:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
     ce8:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     cea:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     cec:	2200      	movs	r2, #0
     cee:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     cf0:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     cf2:	3330      	adds	r3, #48	; 0x30
     cf4:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     cf6:	3301      	adds	r3, #1
     cf8:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     cfa:	3301      	adds	r3, #1
     cfc:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     cfe:	3301      	adds	r3, #1
     d00:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     d02:	6828      	ldr	r0, [r5, #0]
     d04:	4b07      	ldr	r3, [pc, #28]	; (d24 <usart_init+0x30c>)
     d06:	4798      	blx	r3
     d08:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     d0a:	4911      	ldr	r1, [pc, #68]	; (d50 <usart_init+0x338>)
     d0c:	4b11      	ldr	r3, [pc, #68]	; (d54 <usart_init+0x33c>)
     d0e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     d10:	00a4      	lsls	r4, r4, #2
     d12:	4b11      	ldr	r3, [pc, #68]	; (d58 <usart_init+0x340>)
     d14:	50e5      	str	r5, [r4, r3]
	return status_code;
     d16:	2000      	movs	r0, #0
     d18:	e691      	b.n	a3e <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     d1a:	2310      	movs	r3, #16
     d1c:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     d1e:	2300      	movs	r3, #0
     d20:	9307      	str	r3, [sp, #28]
     d22:	e6e8      	b.n	af6 <usart_init+0xde>
     d24:	000009e1 	.word	0x000009e1
     d28:	40000400 	.word	0x40000400
     d2c:	0000152d 	.word	0x0000152d
     d30:	000014a1 	.word	0x000014a1
     d34:	0000081d 	.word	0x0000081d
     d38:	41002000 	.word	0x41002000
     d3c:	00001549 	.word	0x00001549
     d40:	0000075f 	.word	0x0000075f
     d44:	00000789 	.word	0x00000789
     d48:	00000869 	.word	0x00000869
     d4c:	00001625 	.word	0x00001625
     d50:	00000db9 	.word	0x00000db9
     d54:	00000f51 	.word	0x00000f51
     d58:	20000060 	.word	0x20000060

00000d5c <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
     d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     d5e:	0006      	movs	r6, r0
     d60:	000c      	movs	r4, r1
     d62:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     d64:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     d66:	4b0a      	ldr	r3, [pc, #40]	; (d90 <_usart_write_buffer+0x34>)
     d68:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
     d6a:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
     d6c:	b29b      	uxth	r3, r3
     d6e:	2b00      	cmp	r3, #0
     d70:	d003      	beq.n	d7a <_usart_write_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     d72:	4b08      	ldr	r3, [pc, #32]	; (d94 <_usart_write_buffer+0x38>)
     d74:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
     d76:	2005      	movs	r0, #5

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;

	return STATUS_OK;
}
     d78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_tx_buffer_length = length;
     d7a:	85f5      	strh	r5, [r6, #46]	; 0x2e
     d7c:	4b05      	ldr	r3, [pc, #20]	; (d94 <_usart_write_buffer+0x38>)
     d7e:	4798      	blx	r3
	module->tx_buffer_ptr              = tx_data;
     d80:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
     d82:	2205      	movs	r2, #5
     d84:	2333      	movs	r3, #51	; 0x33
     d86:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
     d88:	3b32      	subs	r3, #50	; 0x32
     d8a:	75bb      	strb	r3, [r7, #22]
	return STATUS_OK;
     d8c:	2000      	movs	r0, #0
     d8e:	e7f3      	b.n	d78 <_usart_write_buffer+0x1c>
     d90:	0000101d 	.word	0x0000101d
     d94:	0000105d 	.word	0x0000105d

00000d98 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
     d98:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     d9a:	2317      	movs	r3, #23
	if (length == 0) {
     d9c:	2a00      	cmp	r2, #0
     d9e:	d101      	bne.n	da4 <usart_write_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
}
     da0:	0018      	movs	r0, r3
     da2:	bd10      	pop	{r4, pc}
	if (!(module->transmitter_enabled)) {
     da4:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
     da6:	3305      	adds	r3, #5
	if (!(module->transmitter_enabled)) {
     da8:	2c00      	cmp	r4, #0
     daa:	d0f9      	beq.n	da0 <usart_write_buffer_job+0x8>
	return _usart_write_buffer(module, tx_data, length);
     dac:	4b01      	ldr	r3, [pc, #4]	; (db4 <usart_write_buffer_job+0x1c>)
     dae:	4798      	blx	r3
     db0:	0003      	movs	r3, r0
     db2:	e7f5      	b.n	da0 <usart_write_buffer_job+0x8>
     db4:	00000d5d 	.word	0x00000d5d

00000db8 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     dba:	0080      	lsls	r0, r0, #2
     dbc:	4b62      	ldr	r3, [pc, #392]	; (f48 <_usart_interrupt_handler+0x190>)
     dbe:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     dc0:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     dc2:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
     dc4:	2b00      	cmp	r3, #0
     dc6:	d1fc      	bne.n	dc2 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     dc8:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     dca:	7da6      	ldrb	r6, [r4, #22]
     dcc:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
     dce:	2330      	movs	r3, #48	; 0x30
     dd0:	5ceb      	ldrb	r3, [r5, r3]
     dd2:	2231      	movs	r2, #49	; 0x31
     dd4:	5caf      	ldrb	r7, [r5, r2]
     dd6:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     dd8:	07f3      	lsls	r3, r6, #31
     dda:	d522      	bpl.n	e22 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
     ddc:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     dde:	b29b      	uxth	r3, r3
     de0:	2b00      	cmp	r3, #0
     de2:	d01c      	beq.n	e1e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     de4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
     de6:	7813      	ldrb	r3, [r2, #0]
     de8:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     dea:	1c51      	adds	r1, r2, #1
     dec:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     dee:	7969      	ldrb	r1, [r5, #5]
     df0:	2901      	cmp	r1, #1
     df2:	d00e      	beq.n	e12 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     df4:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     df6:	05db      	lsls	r3, r3, #23
     df8:	0ddb      	lsrs	r3, r3, #23
     dfa:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     dfc:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     dfe:	3b01      	subs	r3, #1
     e00:	b29b      	uxth	r3, r3
     e02:	85eb      	strh	r3, [r5, #46]	; 0x2e
     e04:	2b00      	cmp	r3, #0
     e06:	d10c      	bne.n	e22 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     e08:	3301      	adds	r3, #1
     e0a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     e0c:	3301      	adds	r3, #1
     e0e:	75a3      	strb	r3, [r4, #22]
     e10:	e007      	b.n	e22 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     e12:	7851      	ldrb	r1, [r2, #1]
     e14:	0209      	lsls	r1, r1, #8
     e16:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
     e18:	3202      	adds	r2, #2
     e1a:	62aa      	str	r2, [r5, #40]	; 0x28
     e1c:	e7eb      	b.n	df6 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     e1e:	2301      	movs	r3, #1
     e20:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     e22:	07b3      	lsls	r3, r6, #30
     e24:	d506      	bpl.n	e34 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     e26:	2302      	movs	r3, #2
     e28:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     e2a:	2200      	movs	r2, #0
     e2c:	3331      	adds	r3, #49	; 0x31
     e2e:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     e30:	07fb      	lsls	r3, r7, #31
     e32:	d41a      	bmi.n	e6a <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     e34:	0773      	lsls	r3, r6, #29
     e36:	d565      	bpl.n	f04 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
     e38:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     e3a:	b29b      	uxth	r3, r3
     e3c:	2b00      	cmp	r3, #0
     e3e:	d05f      	beq.n	f00 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     e40:	8b63      	ldrh	r3, [r4, #26]
     e42:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     e44:	071a      	lsls	r2, r3, #28
     e46:	d414      	bmi.n	e72 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     e48:	223f      	movs	r2, #63	; 0x3f
     e4a:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     e4c:	2b00      	cmp	r3, #0
     e4e:	d034      	beq.n	eba <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     e50:	079a      	lsls	r2, r3, #30
     e52:	d511      	bpl.n	e78 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     e54:	221a      	movs	r2, #26
     e56:	2332      	movs	r3, #50	; 0x32
     e58:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     e5a:	3b30      	subs	r3, #48	; 0x30
     e5c:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     e5e:	077b      	lsls	r3, r7, #29
     e60:	d550      	bpl.n	f04 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     e62:	0028      	movs	r0, r5
     e64:	696b      	ldr	r3, [r5, #20]
     e66:	4798      	blx	r3
     e68:	e04c      	b.n	f04 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     e6a:	0028      	movs	r0, r5
     e6c:	68eb      	ldr	r3, [r5, #12]
     e6e:	4798      	blx	r3
     e70:	e7e0      	b.n	e34 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
     e72:	2237      	movs	r2, #55	; 0x37
     e74:	4013      	ands	r3, r2
     e76:	e7e9      	b.n	e4c <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     e78:	075a      	lsls	r2, r3, #29
     e7a:	d505      	bpl.n	e88 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
     e7c:	221e      	movs	r2, #30
     e7e:	2332      	movs	r3, #50	; 0x32
     e80:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     e82:	3b2e      	subs	r3, #46	; 0x2e
     e84:	8363      	strh	r3, [r4, #26]
     e86:	e7ea      	b.n	e5e <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     e88:	07da      	lsls	r2, r3, #31
     e8a:	d505      	bpl.n	e98 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
     e8c:	2213      	movs	r2, #19
     e8e:	2332      	movs	r3, #50	; 0x32
     e90:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     e92:	3b31      	subs	r3, #49	; 0x31
     e94:	8363      	strh	r3, [r4, #26]
     e96:	e7e2      	b.n	e5e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     e98:	06da      	lsls	r2, r3, #27
     e9a:	d505      	bpl.n	ea8 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
     e9c:	2242      	movs	r2, #66	; 0x42
     e9e:	2332      	movs	r3, #50	; 0x32
     ea0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     ea2:	3b22      	subs	r3, #34	; 0x22
     ea4:	8363      	strh	r3, [r4, #26]
     ea6:	e7da      	b.n	e5e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     ea8:	2220      	movs	r2, #32
     eaa:	421a      	tst	r2, r3
     eac:	d0d7      	beq.n	e5e <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     eae:	3221      	adds	r2, #33	; 0x21
     eb0:	2332      	movs	r3, #50	; 0x32
     eb2:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     eb4:	3b12      	subs	r3, #18
     eb6:	8363      	strh	r3, [r4, #26]
     eb8:	e7d1      	b.n	e5e <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     eba:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     ebc:	05db      	lsls	r3, r3, #23
     ebe:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     ec0:	b2da      	uxtb	r2, r3
     ec2:	6a69      	ldr	r1, [r5, #36]	; 0x24
     ec4:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     ec6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
     ec8:	1c51      	adds	r1, r2, #1
     eca:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     ecc:	7969      	ldrb	r1, [r5, #5]
     ece:	2901      	cmp	r1, #1
     ed0:	d010      	beq.n	ef4 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     ed2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     ed4:	3b01      	subs	r3, #1
     ed6:	b29b      	uxth	r3, r3
     ed8:	85ab      	strh	r3, [r5, #44]	; 0x2c
     eda:	2b00      	cmp	r3, #0
     edc:	d112      	bne.n	f04 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     ede:	3304      	adds	r3, #4
     ee0:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     ee2:	2200      	movs	r2, #0
     ee4:	332e      	adds	r3, #46	; 0x2e
     ee6:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     ee8:	07bb      	lsls	r3, r7, #30
     eea:	d50b      	bpl.n	f04 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     eec:	0028      	movs	r0, r5
     eee:	692b      	ldr	r3, [r5, #16]
     ef0:	4798      	blx	r3
     ef2:	e007      	b.n	f04 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
     ef4:	0a1b      	lsrs	r3, r3, #8
     ef6:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
     ef8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     efa:	3301      	adds	r3, #1
     efc:	626b      	str	r3, [r5, #36]	; 0x24
     efe:	e7e8      	b.n	ed2 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     f00:	2304      	movs	r3, #4
     f02:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     f04:	06f3      	lsls	r3, r6, #27
     f06:	d504      	bpl.n	f12 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     f08:	2310      	movs	r3, #16
     f0a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     f0c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     f0e:	06fb      	lsls	r3, r7, #27
     f10:	d40e      	bmi.n	f30 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     f12:	06b3      	lsls	r3, r6, #26
     f14:	d504      	bpl.n	f20 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     f16:	2320      	movs	r3, #32
     f18:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     f1a:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     f1c:	073b      	lsls	r3, r7, #28
     f1e:	d40b      	bmi.n	f38 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     f20:	0733      	lsls	r3, r6, #28
     f22:	d504      	bpl.n	f2e <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     f24:	2308      	movs	r3, #8
     f26:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     f28:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     f2a:	06bb      	lsls	r3, r7, #26
     f2c:	d408      	bmi.n	f40 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
     f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     f30:	0028      	movs	r0, r5
     f32:	69eb      	ldr	r3, [r5, #28]
     f34:	4798      	blx	r3
     f36:	e7ec      	b.n	f12 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     f38:	0028      	movs	r0, r5
     f3a:	69ab      	ldr	r3, [r5, #24]
     f3c:	4798      	blx	r3
     f3e:	e7ef      	b.n	f20 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     f40:	6a2b      	ldr	r3, [r5, #32]
     f42:	0028      	movs	r0, r5
     f44:	4798      	blx	r3
}
     f46:	e7f2      	b.n	f2e <_usart_interrupt_handler+0x176>
     f48:	20000060 	.word	0x20000060

00000f4c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     f4c:	4770      	bx	lr
	...

00000f50 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     f50:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     f52:	4b0a      	ldr	r3, [pc, #40]	; (f7c <_sercom_set_handler+0x2c>)
     f54:	781b      	ldrb	r3, [r3, #0]
     f56:	2b00      	cmp	r3, #0
     f58:	d10c      	bne.n	f74 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     f5a:	4f09      	ldr	r7, [pc, #36]	; (f80 <_sercom_set_handler+0x30>)
     f5c:	4e09      	ldr	r6, [pc, #36]	; (f84 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     f5e:	4d0a      	ldr	r5, [pc, #40]	; (f88 <_sercom_set_handler+0x38>)
     f60:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     f62:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     f64:	195a      	adds	r2, r3, r5
     f66:	6014      	str	r4, [r2, #0]
     f68:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     f6a:	2b18      	cmp	r3, #24
     f6c:	d1f9      	bne.n	f62 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     f6e:	2201      	movs	r2, #1
     f70:	4b02      	ldr	r3, [pc, #8]	; (f7c <_sercom_set_handler+0x2c>)
     f72:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     f74:	0080      	lsls	r0, r0, #2
     f76:	4b02      	ldr	r3, [pc, #8]	; (f80 <_sercom_set_handler+0x30>)
     f78:	50c1      	str	r1, [r0, r3]
}
     f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f7c:	20000022 	.word	0x20000022
     f80:	20000024 	.word	0x20000024
     f84:	00000f4d 	.word	0x00000f4d
     f88:	20000060 	.word	0x20000060

00000f8c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     f8c:	b500      	push	{lr}
     f8e:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     f90:	2309      	movs	r3, #9
     f92:	466a      	mov	r2, sp
     f94:	7013      	strb	r3, [r2, #0]
     f96:	3301      	adds	r3, #1
     f98:	7053      	strb	r3, [r2, #1]
     f9a:	3301      	adds	r3, #1
     f9c:	7093      	strb	r3, [r2, #2]
     f9e:	3301      	adds	r3, #1
     fa0:	70d3      	strb	r3, [r2, #3]
     fa2:	3301      	adds	r3, #1
     fa4:	7113      	strb	r3, [r2, #4]
     fa6:	3301      	adds	r3, #1
     fa8:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     faa:	4b03      	ldr	r3, [pc, #12]	; (fb8 <_sercom_get_interrupt_vector+0x2c>)
     fac:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     fae:	466b      	mov	r3, sp
     fb0:	5618      	ldrsb	r0, [r3, r0]
}
     fb2:	b003      	add	sp, #12
     fb4:	bd00      	pop	{pc}
     fb6:	46c0      	nop			; (mov r8, r8)
     fb8:	000009e1 	.word	0x000009e1

00000fbc <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     fbc:	b510      	push	{r4, lr}
     fbe:	4b02      	ldr	r3, [pc, #8]	; (fc8 <SERCOM0_Handler+0xc>)
     fc0:	681b      	ldr	r3, [r3, #0]
     fc2:	2000      	movs	r0, #0
     fc4:	4798      	blx	r3
     fc6:	bd10      	pop	{r4, pc}
     fc8:	20000024 	.word	0x20000024

00000fcc <SERCOM1_Handler>:
     fcc:	b510      	push	{r4, lr}
     fce:	4b02      	ldr	r3, [pc, #8]	; (fd8 <SERCOM1_Handler+0xc>)
     fd0:	685b      	ldr	r3, [r3, #4]
     fd2:	2001      	movs	r0, #1
     fd4:	4798      	blx	r3
     fd6:	bd10      	pop	{r4, pc}
     fd8:	20000024 	.word	0x20000024

00000fdc <SERCOM2_Handler>:
     fdc:	b510      	push	{r4, lr}
     fde:	4b02      	ldr	r3, [pc, #8]	; (fe8 <SERCOM2_Handler+0xc>)
     fe0:	689b      	ldr	r3, [r3, #8]
     fe2:	2002      	movs	r0, #2
     fe4:	4798      	blx	r3
     fe6:	bd10      	pop	{r4, pc}
     fe8:	20000024 	.word	0x20000024

00000fec <SERCOM3_Handler>:
     fec:	b510      	push	{r4, lr}
     fee:	4b02      	ldr	r3, [pc, #8]	; (ff8 <SERCOM3_Handler+0xc>)
     ff0:	68db      	ldr	r3, [r3, #12]
     ff2:	2003      	movs	r0, #3
     ff4:	4798      	blx	r3
     ff6:	bd10      	pop	{r4, pc}
     ff8:	20000024 	.word	0x20000024

00000ffc <SERCOM4_Handler>:
     ffc:	b510      	push	{r4, lr}
     ffe:	4b02      	ldr	r3, [pc, #8]	; (1008 <SERCOM4_Handler+0xc>)
    1000:	691b      	ldr	r3, [r3, #16]
    1002:	2004      	movs	r0, #4
    1004:	4798      	blx	r3
    1006:	bd10      	pop	{r4, pc}
    1008:	20000024 	.word	0x20000024

0000100c <SERCOM5_Handler>:
    100c:	b510      	push	{r4, lr}
    100e:	4b02      	ldr	r3, [pc, #8]	; (1018 <SERCOM5_Handler+0xc>)
    1010:	695b      	ldr	r3, [r3, #20]
    1012:	2005      	movs	r0, #5
    1014:	4798      	blx	r3
    1016:	bd10      	pop	{r4, pc}
    1018:	20000024 	.word	0x20000024

0000101c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    101c:	4b0c      	ldr	r3, [pc, #48]	; (1050 <cpu_irq_enter_critical+0x34>)
    101e:	681b      	ldr	r3, [r3, #0]
    1020:	2b00      	cmp	r3, #0
    1022:	d106      	bne.n	1032 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1024:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    1028:	2b00      	cmp	r3, #0
    102a:	d007      	beq.n	103c <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    102c:	2200      	movs	r2, #0
    102e:	4b09      	ldr	r3, [pc, #36]	; (1054 <cpu_irq_enter_critical+0x38>)
    1030:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    1032:	4a07      	ldr	r2, [pc, #28]	; (1050 <cpu_irq_enter_critical+0x34>)
    1034:	6813      	ldr	r3, [r2, #0]
    1036:	3301      	adds	r3, #1
    1038:	6013      	str	r3, [r2, #0]
}
    103a:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    103c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    103e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    1042:	2200      	movs	r2, #0
    1044:	4b04      	ldr	r3, [pc, #16]	; (1058 <cpu_irq_enter_critical+0x3c>)
    1046:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    1048:	3201      	adds	r2, #1
    104a:	4b02      	ldr	r3, [pc, #8]	; (1054 <cpu_irq_enter_critical+0x38>)
    104c:	701a      	strb	r2, [r3, #0]
    104e:	e7f0      	b.n	1032 <cpu_irq_enter_critical+0x16>
    1050:	2000003c 	.word	0x2000003c
    1054:	20000040 	.word	0x20000040
    1058:	20000000 	.word	0x20000000

0000105c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    105c:	4b08      	ldr	r3, [pc, #32]	; (1080 <cpu_irq_leave_critical+0x24>)
    105e:	681a      	ldr	r2, [r3, #0]
    1060:	3a01      	subs	r2, #1
    1062:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1064:	681b      	ldr	r3, [r3, #0]
    1066:	2b00      	cmp	r3, #0
    1068:	d109      	bne.n	107e <cpu_irq_leave_critical+0x22>
    106a:	4b06      	ldr	r3, [pc, #24]	; (1084 <cpu_irq_leave_critical+0x28>)
    106c:	781b      	ldrb	r3, [r3, #0]
    106e:	2b00      	cmp	r3, #0
    1070:	d005      	beq.n	107e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    1072:	2201      	movs	r2, #1
    1074:	4b04      	ldr	r3, [pc, #16]	; (1088 <cpu_irq_leave_critical+0x2c>)
    1076:	701a      	strb	r2, [r3, #0]
    1078:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    107c:	b662      	cpsie	i
	}
}
    107e:	4770      	bx	lr
    1080:	2000003c 	.word	0x2000003c
    1084:	20000040 	.word	0x20000040
    1088:	20000000 	.word	0x20000000

0000108c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    108c:	b5f0      	push	{r4, r5, r6, r7, lr}
    108e:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1090:	ac01      	add	r4, sp, #4
    1092:	2501      	movs	r5, #1
    1094:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    1096:	2700      	movs	r7, #0
    1098:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    109a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    109c:	0021      	movs	r1, r4
    109e:	203e      	movs	r0, #62	; 0x3e
    10a0:	4e06      	ldr	r6, [pc, #24]	; (10bc <system_board_init+0x30>)
    10a2:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    10a4:	2280      	movs	r2, #128	; 0x80
    10a6:	05d2      	lsls	r2, r2, #23
    10a8:	4b05      	ldr	r3, [pc, #20]	; (10c0 <system_board_init+0x34>)
    10aa:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    10ac:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    10ae:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    10b0:	0021      	movs	r1, r4
    10b2:	200f      	movs	r0, #15
    10b4:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
    10b6:	b003      	add	sp, #12
    10b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    10ba:	46c0      	nop			; (mov r8, r8)
    10bc:	000010c5 	.word	0x000010c5
    10c0:	41004480 	.word	0x41004480

000010c4 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    10c4:	b500      	push	{lr}
    10c6:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    10c8:	ab01      	add	r3, sp, #4
    10ca:	2280      	movs	r2, #128	; 0x80
    10cc:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    10ce:	780a      	ldrb	r2, [r1, #0]
    10d0:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    10d2:	784a      	ldrb	r2, [r1, #1]
    10d4:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    10d6:	788a      	ldrb	r2, [r1, #2]
    10d8:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    10da:	0019      	movs	r1, r3
    10dc:	4b01      	ldr	r3, [pc, #4]	; (10e4 <port_pin_set_config+0x20>)
    10de:	4798      	blx	r3
}
    10e0:	b003      	add	sp, #12
    10e2:	bd00      	pop	{pc}
    10e4:	00001625 	.word	0x00001625

000010e8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    10e8:	b510      	push	{r4, lr}
	switch (clock_source) {
    10ea:	2808      	cmp	r0, #8
    10ec:	d803      	bhi.n	10f6 <system_clock_source_get_hz+0xe>
    10ee:	0080      	lsls	r0, r0, #2
    10f0:	4b1b      	ldr	r3, [pc, #108]	; (1160 <system_clock_source_get_hz+0x78>)
    10f2:	581b      	ldr	r3, [r3, r0]
    10f4:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    10f6:	2000      	movs	r0, #0
    10f8:	e030      	b.n	115c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    10fa:	4b1a      	ldr	r3, [pc, #104]	; (1164 <system_clock_source_get_hz+0x7c>)
    10fc:	6918      	ldr	r0, [r3, #16]
    10fe:	e02d      	b.n	115c <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1100:	4b19      	ldr	r3, [pc, #100]	; (1168 <system_clock_source_get_hz+0x80>)
    1102:	6a1b      	ldr	r3, [r3, #32]
    1104:	059b      	lsls	r3, r3, #22
    1106:	0f9b      	lsrs	r3, r3, #30
    1108:	4818      	ldr	r0, [pc, #96]	; (116c <system_clock_source_get_hz+0x84>)
    110a:	40d8      	lsrs	r0, r3
    110c:	e026      	b.n	115c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    110e:	4b15      	ldr	r3, [pc, #84]	; (1164 <system_clock_source_get_hz+0x7c>)
    1110:	6958      	ldr	r0, [r3, #20]
    1112:	e023      	b.n	115c <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1114:	4b13      	ldr	r3, [pc, #76]	; (1164 <system_clock_source_get_hz+0x7c>)
    1116:	681b      	ldr	r3, [r3, #0]
			return 0;
    1118:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    111a:	079b      	lsls	r3, r3, #30
    111c:	d51e      	bpl.n	115c <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    111e:	4912      	ldr	r1, [pc, #72]	; (1168 <system_clock_source_get_hz+0x80>)
    1120:	2210      	movs	r2, #16
    1122:	68cb      	ldr	r3, [r1, #12]
    1124:	421a      	tst	r2, r3
    1126:	d0fc      	beq.n	1122 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1128:	4b0e      	ldr	r3, [pc, #56]	; (1164 <system_clock_source_get_hz+0x7c>)
    112a:	681b      	ldr	r3, [r3, #0]
    112c:	075b      	lsls	r3, r3, #29
    112e:	d401      	bmi.n	1134 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    1130:	480f      	ldr	r0, [pc, #60]	; (1170 <system_clock_source_get_hz+0x88>)
    1132:	e013      	b.n	115c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1134:	2000      	movs	r0, #0
    1136:	4b0f      	ldr	r3, [pc, #60]	; (1174 <system_clock_source_get_hz+0x8c>)
    1138:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    113a:	4b0a      	ldr	r3, [pc, #40]	; (1164 <system_clock_source_get_hz+0x7c>)
    113c:	689b      	ldr	r3, [r3, #8]
    113e:	041b      	lsls	r3, r3, #16
    1140:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1142:	4358      	muls	r0, r3
    1144:	e00a      	b.n	115c <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1146:	2350      	movs	r3, #80	; 0x50
    1148:	4a07      	ldr	r2, [pc, #28]	; (1168 <system_clock_source_get_hz+0x80>)
    114a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    114c:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    114e:	075b      	lsls	r3, r3, #29
    1150:	d504      	bpl.n	115c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    1152:	4b04      	ldr	r3, [pc, #16]	; (1164 <system_clock_source_get_hz+0x7c>)
    1154:	68d8      	ldr	r0, [r3, #12]
    1156:	e001      	b.n	115c <system_clock_source_get_hz+0x74>
		return 32768UL;
    1158:	2080      	movs	r0, #128	; 0x80
    115a:	0200      	lsls	r0, r0, #8
	}
}
    115c:	bd10      	pop	{r4, pc}
    115e:	46c0      	nop			; (mov r8, r8)
    1160:	00001cb8 	.word	0x00001cb8
    1164:	20000044 	.word	0x20000044
    1168:	40000800 	.word	0x40000800
    116c:	007a1200 	.word	0x007a1200
    1170:	02dc6c00 	.word	0x02dc6c00
    1174:	00001549 	.word	0x00001549

00001178 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1178:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    117a:	490c      	ldr	r1, [pc, #48]	; (11ac <system_clock_source_osc8m_set_config+0x34>)
    117c:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    117e:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1180:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1182:	7840      	ldrb	r0, [r0, #1]
    1184:	2201      	movs	r2, #1
    1186:	4010      	ands	r0, r2
    1188:	0180      	lsls	r0, r0, #6
    118a:	2640      	movs	r6, #64	; 0x40
    118c:	43b3      	bics	r3, r6
    118e:	4303      	orrs	r3, r0
    1190:	402a      	ands	r2, r5
    1192:	01d2      	lsls	r2, r2, #7
    1194:	2080      	movs	r0, #128	; 0x80
    1196:	4383      	bics	r3, r0
    1198:	4313      	orrs	r3, r2
    119a:	2203      	movs	r2, #3
    119c:	4022      	ands	r2, r4
    119e:	0212      	lsls	r2, r2, #8
    11a0:	4803      	ldr	r0, [pc, #12]	; (11b0 <system_clock_source_osc8m_set_config+0x38>)
    11a2:	4003      	ands	r3, r0
    11a4:	4313      	orrs	r3, r2
    11a6:	620b      	str	r3, [r1, #32]
}
    11a8:	bd70      	pop	{r4, r5, r6, pc}
    11aa:	46c0      	nop			; (mov r8, r8)
    11ac:	40000800 	.word	0x40000800
    11b0:	fffffcff 	.word	0xfffffcff

000011b4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    11b4:	2808      	cmp	r0, #8
    11b6:	d803      	bhi.n	11c0 <system_clock_source_enable+0xc>
    11b8:	0080      	lsls	r0, r0, #2
    11ba:	4b25      	ldr	r3, [pc, #148]	; (1250 <system_clock_source_enable+0x9c>)
    11bc:	581b      	ldr	r3, [r3, r0]
    11be:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    11c0:	2017      	movs	r0, #23
    11c2:	e044      	b.n	124e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    11c4:	4a23      	ldr	r2, [pc, #140]	; (1254 <system_clock_source_enable+0xa0>)
    11c6:	6a13      	ldr	r3, [r2, #32]
    11c8:	2102      	movs	r1, #2
    11ca:	430b      	orrs	r3, r1
    11cc:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    11ce:	2000      	movs	r0, #0
    11d0:	e03d      	b.n	124e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    11d2:	4a20      	ldr	r2, [pc, #128]	; (1254 <system_clock_source_enable+0xa0>)
    11d4:	6993      	ldr	r3, [r2, #24]
    11d6:	2102      	movs	r1, #2
    11d8:	430b      	orrs	r3, r1
    11da:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    11dc:	2000      	movs	r0, #0
		break;
    11de:	e036      	b.n	124e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    11e0:	4a1c      	ldr	r2, [pc, #112]	; (1254 <system_clock_source_enable+0xa0>)
    11e2:	8a13      	ldrh	r3, [r2, #16]
    11e4:	2102      	movs	r1, #2
    11e6:	430b      	orrs	r3, r1
    11e8:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    11ea:	2000      	movs	r0, #0
		break;
    11ec:	e02f      	b.n	124e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    11ee:	4a19      	ldr	r2, [pc, #100]	; (1254 <system_clock_source_enable+0xa0>)
    11f0:	8a93      	ldrh	r3, [r2, #20]
    11f2:	2102      	movs	r1, #2
    11f4:	430b      	orrs	r3, r1
    11f6:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    11f8:	2000      	movs	r0, #0
		break;
    11fa:	e028      	b.n	124e <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    11fc:	4916      	ldr	r1, [pc, #88]	; (1258 <system_clock_source_enable+0xa4>)
    11fe:	680b      	ldr	r3, [r1, #0]
    1200:	2202      	movs	r2, #2
    1202:	4313      	orrs	r3, r2
    1204:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1206:	4b13      	ldr	r3, [pc, #76]	; (1254 <system_clock_source_enable+0xa0>)
    1208:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    120a:	0019      	movs	r1, r3
    120c:	320e      	adds	r2, #14
    120e:	68cb      	ldr	r3, [r1, #12]
    1210:	421a      	tst	r2, r3
    1212:	d0fc      	beq.n	120e <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1214:	4a10      	ldr	r2, [pc, #64]	; (1258 <system_clock_source_enable+0xa4>)
    1216:	6891      	ldr	r1, [r2, #8]
    1218:	4b0e      	ldr	r3, [pc, #56]	; (1254 <system_clock_source_enable+0xa0>)
    121a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    121c:	6852      	ldr	r2, [r2, #4]
    121e:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    1220:	2200      	movs	r2, #0
    1222:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1224:	0019      	movs	r1, r3
    1226:	3210      	adds	r2, #16
    1228:	68cb      	ldr	r3, [r1, #12]
    122a:	421a      	tst	r2, r3
    122c:	d0fc      	beq.n	1228 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    122e:	4b0a      	ldr	r3, [pc, #40]	; (1258 <system_clock_source_enable+0xa4>)
    1230:	681b      	ldr	r3, [r3, #0]
    1232:	b29b      	uxth	r3, r3
    1234:	4a07      	ldr	r2, [pc, #28]	; (1254 <system_clock_source_enable+0xa0>)
    1236:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    1238:	2000      	movs	r0, #0
    123a:	e008      	b.n	124e <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    123c:	4905      	ldr	r1, [pc, #20]	; (1254 <system_clock_source_enable+0xa0>)
    123e:	2244      	movs	r2, #68	; 0x44
    1240:	5c8b      	ldrb	r3, [r1, r2]
    1242:	2002      	movs	r0, #2
    1244:	4303      	orrs	r3, r0
    1246:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    1248:	2000      	movs	r0, #0
		break;
    124a:	e000      	b.n	124e <system_clock_source_enable+0x9a>
		return STATUS_OK;
    124c:	2000      	movs	r0, #0
}
    124e:	4770      	bx	lr
    1250:	00001cdc 	.word	0x00001cdc
    1254:	40000800 	.word	0x40000800
    1258:	20000044 	.word	0x20000044

0000125c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    125c:	b530      	push	{r4, r5, lr}
    125e:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1260:	22c2      	movs	r2, #194	; 0xc2
    1262:	00d2      	lsls	r2, r2, #3
    1264:	4b1a      	ldr	r3, [pc, #104]	; (12d0 <system_clock_init+0x74>)
    1266:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1268:	4a1a      	ldr	r2, [pc, #104]	; (12d4 <system_clock_init+0x78>)
    126a:	6853      	ldr	r3, [r2, #4]
    126c:	211e      	movs	r1, #30
    126e:	438b      	bics	r3, r1
    1270:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    1272:	2301      	movs	r3, #1
    1274:	466a      	mov	r2, sp
    1276:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1278:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    127a:	4d17      	ldr	r5, [pc, #92]	; (12d8 <system_clock_init+0x7c>)
    127c:	b2e0      	uxtb	r0, r4
    127e:	4669      	mov	r1, sp
    1280:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1282:	3401      	adds	r4, #1
    1284:	2c25      	cmp	r4, #37	; 0x25
    1286:	d1f9      	bne.n	127c <system_clock_init+0x20>
	config->run_in_standby  = false;
    1288:	a803      	add	r0, sp, #12
    128a:	2400      	movs	r4, #0
    128c:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    128e:	2501      	movs	r5, #1
    1290:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1292:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1294:	4b11      	ldr	r3, [pc, #68]	; (12dc <system_clock_init+0x80>)
    1296:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1298:	2006      	movs	r0, #6
    129a:	4b11      	ldr	r3, [pc, #68]	; (12e0 <system_clock_init+0x84>)
    129c:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    129e:	4b11      	ldr	r3, [pc, #68]	; (12e4 <system_clock_init+0x88>)
    12a0:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    12a2:	4b11      	ldr	r3, [pc, #68]	; (12e8 <system_clock_init+0x8c>)
    12a4:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    12a6:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    12a8:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    12aa:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    12ac:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    12ae:	466b      	mov	r3, sp
    12b0:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    12b2:	2306      	movs	r3, #6
    12b4:	466a      	mov	r2, sp
    12b6:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    12b8:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    12ba:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    12bc:	4669      	mov	r1, sp
    12be:	2000      	movs	r0, #0
    12c0:	4b0a      	ldr	r3, [pc, #40]	; (12ec <system_clock_init+0x90>)
    12c2:	4798      	blx	r3
    12c4:	2000      	movs	r0, #0
    12c6:	4b0a      	ldr	r3, [pc, #40]	; (12f0 <system_clock_init+0x94>)
    12c8:	4798      	blx	r3
#endif
}
    12ca:	b005      	add	sp, #20
    12cc:	bd30      	pop	{r4, r5, pc}
    12ce:	46c0      	nop			; (mov r8, r8)
    12d0:	40000800 	.word	0x40000800
    12d4:	41004000 	.word	0x41004000
    12d8:	0000152d 	.word	0x0000152d
    12dc:	00001179 	.word	0x00001179
    12e0:	000011b5 	.word	0x000011b5
    12e4:	000012f5 	.word	0x000012f5
    12e8:	40000400 	.word	0x40000400
    12ec:	00001319 	.word	0x00001319
    12f0:	000013d1 	.word	0x000013d1

000012f4 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    12f4:	4a06      	ldr	r2, [pc, #24]	; (1310 <system_gclk_init+0x1c>)
    12f6:	6993      	ldr	r3, [r2, #24]
    12f8:	2108      	movs	r1, #8
    12fa:	430b      	orrs	r3, r1
    12fc:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    12fe:	2201      	movs	r2, #1
    1300:	4b04      	ldr	r3, [pc, #16]	; (1314 <system_gclk_init+0x20>)
    1302:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1304:	0019      	movs	r1, r3
    1306:	780b      	ldrb	r3, [r1, #0]
    1308:	4213      	tst	r3, r2
    130a:	d1fc      	bne.n	1306 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    130c:	4770      	bx	lr
    130e:	46c0      	nop			; (mov r8, r8)
    1310:	40000400 	.word	0x40000400
    1314:	40000c00 	.word	0x40000c00

00001318 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1318:	b570      	push	{r4, r5, r6, lr}
    131a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    131c:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    131e:	780d      	ldrb	r5, [r1, #0]
    1320:	022d      	lsls	r5, r5, #8
    1322:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1324:	784b      	ldrb	r3, [r1, #1]
    1326:	2b00      	cmp	r3, #0
    1328:	d002      	beq.n	1330 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    132a:	2380      	movs	r3, #128	; 0x80
    132c:	02db      	lsls	r3, r3, #11
    132e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1330:	7a4b      	ldrb	r3, [r1, #9]
    1332:	2b00      	cmp	r3, #0
    1334:	d002      	beq.n	133c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1336:	2380      	movs	r3, #128	; 0x80
    1338:	031b      	lsls	r3, r3, #12
    133a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    133c:	6848      	ldr	r0, [r1, #4]
    133e:	2801      	cmp	r0, #1
    1340:	d910      	bls.n	1364 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1342:	1e43      	subs	r3, r0, #1
    1344:	4218      	tst	r0, r3
    1346:	d134      	bne.n	13b2 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1348:	2802      	cmp	r0, #2
    134a:	d930      	bls.n	13ae <system_gclk_gen_set_config+0x96>
    134c:	2302      	movs	r3, #2
    134e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1350:	3201      	adds	r2, #1
						mask <<= 1) {
    1352:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1354:	4298      	cmp	r0, r3
    1356:	d8fb      	bhi.n	1350 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1358:	0212      	lsls	r2, r2, #8
    135a:	4332      	orrs	r2, r6
    135c:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    135e:	2380      	movs	r3, #128	; 0x80
    1360:	035b      	lsls	r3, r3, #13
    1362:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1364:	7a0b      	ldrb	r3, [r1, #8]
    1366:	2b00      	cmp	r3, #0
    1368:	d002      	beq.n	1370 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    136a:	2380      	movs	r3, #128	; 0x80
    136c:	039b      	lsls	r3, r3, #14
    136e:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1370:	4a13      	ldr	r2, [pc, #76]	; (13c0 <system_gclk_gen_set_config+0xa8>)
    1372:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1374:	b25b      	sxtb	r3, r3
    1376:	2b00      	cmp	r3, #0
    1378:	dbfb      	blt.n	1372 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    137a:	4b12      	ldr	r3, [pc, #72]	; (13c4 <system_gclk_gen_set_config+0xac>)
    137c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    137e:	4b12      	ldr	r3, [pc, #72]	; (13c8 <system_gclk_gen_set_config+0xb0>)
    1380:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1382:	4a0f      	ldr	r2, [pc, #60]	; (13c0 <system_gclk_gen_set_config+0xa8>)
    1384:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1386:	b25b      	sxtb	r3, r3
    1388:	2b00      	cmp	r3, #0
    138a:	dbfb      	blt.n	1384 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    138c:	4b0c      	ldr	r3, [pc, #48]	; (13c0 <system_gclk_gen_set_config+0xa8>)
    138e:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1390:	001a      	movs	r2, r3
    1392:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1394:	b25b      	sxtb	r3, r3
    1396:	2b00      	cmp	r3, #0
    1398:	dbfb      	blt.n	1392 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    139a:	4a09      	ldr	r2, [pc, #36]	; (13c0 <system_gclk_gen_set_config+0xa8>)
    139c:	6853      	ldr	r3, [r2, #4]
    139e:	2180      	movs	r1, #128	; 0x80
    13a0:	0249      	lsls	r1, r1, #9
    13a2:	400b      	ands	r3, r1
    13a4:	431d      	orrs	r5, r3
    13a6:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    13a8:	4b08      	ldr	r3, [pc, #32]	; (13cc <system_gclk_gen_set_config+0xb4>)
    13aa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    13ac:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    13ae:	2200      	movs	r2, #0
    13b0:	e7d2      	b.n	1358 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    13b2:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    13b4:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    13b6:	2380      	movs	r3, #128	; 0x80
    13b8:	029b      	lsls	r3, r3, #10
    13ba:	431d      	orrs	r5, r3
    13bc:	e7d2      	b.n	1364 <system_gclk_gen_set_config+0x4c>
    13be:	46c0      	nop			; (mov r8, r8)
    13c0:	40000c00 	.word	0x40000c00
    13c4:	0000101d 	.word	0x0000101d
    13c8:	40000c08 	.word	0x40000c08
    13cc:	0000105d 	.word	0x0000105d

000013d0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    13d0:	b510      	push	{r4, lr}
    13d2:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    13d4:	4a0b      	ldr	r2, [pc, #44]	; (1404 <system_gclk_gen_enable+0x34>)
    13d6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    13d8:	b25b      	sxtb	r3, r3
    13da:	2b00      	cmp	r3, #0
    13dc:	dbfb      	blt.n	13d6 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    13de:	4b0a      	ldr	r3, [pc, #40]	; (1408 <system_gclk_gen_enable+0x38>)
    13e0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    13e2:	4b0a      	ldr	r3, [pc, #40]	; (140c <system_gclk_gen_enable+0x3c>)
    13e4:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    13e6:	4a07      	ldr	r2, [pc, #28]	; (1404 <system_gclk_gen_enable+0x34>)
    13e8:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    13ea:	b25b      	sxtb	r3, r3
    13ec:	2b00      	cmp	r3, #0
    13ee:	dbfb      	blt.n	13e8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    13f0:	4a04      	ldr	r2, [pc, #16]	; (1404 <system_gclk_gen_enable+0x34>)
    13f2:	6851      	ldr	r1, [r2, #4]
    13f4:	2380      	movs	r3, #128	; 0x80
    13f6:	025b      	lsls	r3, r3, #9
    13f8:	430b      	orrs	r3, r1
    13fa:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    13fc:	4b04      	ldr	r3, [pc, #16]	; (1410 <system_gclk_gen_enable+0x40>)
    13fe:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1400:	bd10      	pop	{r4, pc}
    1402:	46c0      	nop			; (mov r8, r8)
    1404:	40000c00 	.word	0x40000c00
    1408:	0000101d 	.word	0x0000101d
    140c:	40000c04 	.word	0x40000c04
    1410:	0000105d 	.word	0x0000105d

00001414 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1414:	b570      	push	{r4, r5, r6, lr}
    1416:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1418:	4a1a      	ldr	r2, [pc, #104]	; (1484 <system_gclk_gen_get_hz+0x70>)
    141a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    141c:	b25b      	sxtb	r3, r3
    141e:	2b00      	cmp	r3, #0
    1420:	dbfb      	blt.n	141a <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1422:	4b19      	ldr	r3, [pc, #100]	; (1488 <system_gclk_gen_get_hz+0x74>)
    1424:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1426:	4b19      	ldr	r3, [pc, #100]	; (148c <system_gclk_gen_get_hz+0x78>)
    1428:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    142a:	4a16      	ldr	r2, [pc, #88]	; (1484 <system_gclk_gen_get_hz+0x70>)
    142c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    142e:	b25b      	sxtb	r3, r3
    1430:	2b00      	cmp	r3, #0
    1432:	dbfb      	blt.n	142c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1434:	4e13      	ldr	r6, [pc, #76]	; (1484 <system_gclk_gen_get_hz+0x70>)
    1436:	6870      	ldr	r0, [r6, #4]
    1438:	04c0      	lsls	r0, r0, #19
    143a:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    143c:	4b14      	ldr	r3, [pc, #80]	; (1490 <system_gclk_gen_get_hz+0x7c>)
    143e:	4798      	blx	r3
    1440:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1442:	4b12      	ldr	r3, [pc, #72]	; (148c <system_gclk_gen_get_hz+0x78>)
    1444:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1446:	6876      	ldr	r6, [r6, #4]
    1448:	02f6      	lsls	r6, r6, #11
    144a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    144c:	4b11      	ldr	r3, [pc, #68]	; (1494 <system_gclk_gen_get_hz+0x80>)
    144e:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1450:	4a0c      	ldr	r2, [pc, #48]	; (1484 <system_gclk_gen_get_hz+0x70>)
    1452:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1454:	b25b      	sxtb	r3, r3
    1456:	2b00      	cmp	r3, #0
    1458:	dbfb      	blt.n	1452 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    145a:	4b0a      	ldr	r3, [pc, #40]	; (1484 <system_gclk_gen_get_hz+0x70>)
    145c:	689c      	ldr	r4, [r3, #8]
    145e:	0224      	lsls	r4, r4, #8
    1460:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1462:	4b0d      	ldr	r3, [pc, #52]	; (1498 <system_gclk_gen_get_hz+0x84>)
    1464:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1466:	2e00      	cmp	r6, #0
    1468:	d107      	bne.n	147a <system_gclk_gen_get_hz+0x66>
    146a:	2c01      	cmp	r4, #1
    146c:	d907      	bls.n	147e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    146e:	0021      	movs	r1, r4
    1470:	0028      	movs	r0, r5
    1472:	4b0a      	ldr	r3, [pc, #40]	; (149c <system_gclk_gen_get_hz+0x88>)
    1474:	4798      	blx	r3
    1476:	0005      	movs	r5, r0
    1478:	e001      	b.n	147e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    147a:	3401      	adds	r4, #1
    147c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    147e:	0028      	movs	r0, r5
    1480:	bd70      	pop	{r4, r5, r6, pc}
    1482:	46c0      	nop			; (mov r8, r8)
    1484:	40000c00 	.word	0x40000c00
    1488:	0000101d 	.word	0x0000101d
    148c:	40000c04 	.word	0x40000c04
    1490:	000010e9 	.word	0x000010e9
    1494:	40000c08 	.word	0x40000c08
    1498:	0000105d 	.word	0x0000105d
    149c:	000019b5 	.word	0x000019b5

000014a0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    14a0:	b510      	push	{r4, lr}
    14a2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    14a4:	4b06      	ldr	r3, [pc, #24]	; (14c0 <system_gclk_chan_enable+0x20>)
    14a6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    14a8:	4b06      	ldr	r3, [pc, #24]	; (14c4 <system_gclk_chan_enable+0x24>)
    14aa:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    14ac:	4a06      	ldr	r2, [pc, #24]	; (14c8 <system_gclk_chan_enable+0x28>)
    14ae:	8853      	ldrh	r3, [r2, #2]
    14b0:	2180      	movs	r1, #128	; 0x80
    14b2:	01c9      	lsls	r1, r1, #7
    14b4:	430b      	orrs	r3, r1
    14b6:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    14b8:	4b04      	ldr	r3, [pc, #16]	; (14cc <system_gclk_chan_enable+0x2c>)
    14ba:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    14bc:	bd10      	pop	{r4, pc}
    14be:	46c0      	nop			; (mov r8, r8)
    14c0:	0000101d 	.word	0x0000101d
    14c4:	40000c02 	.word	0x40000c02
    14c8:	40000c00 	.word	0x40000c00
    14cc:	0000105d 	.word	0x0000105d

000014d0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    14d0:	b510      	push	{r4, lr}
    14d2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    14d4:	4b0f      	ldr	r3, [pc, #60]	; (1514 <system_gclk_chan_disable+0x44>)
    14d6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    14d8:	4b0f      	ldr	r3, [pc, #60]	; (1518 <system_gclk_chan_disable+0x48>)
    14da:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    14dc:	4a0f      	ldr	r2, [pc, #60]	; (151c <system_gclk_chan_disable+0x4c>)
    14de:	8853      	ldrh	r3, [r2, #2]
    14e0:	051b      	lsls	r3, r3, #20
    14e2:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    14e4:	8853      	ldrh	r3, [r2, #2]
    14e6:	490e      	ldr	r1, [pc, #56]	; (1520 <system_gclk_chan_disable+0x50>)
    14e8:	400b      	ands	r3, r1
    14ea:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    14ec:	8853      	ldrh	r3, [r2, #2]
    14ee:	490d      	ldr	r1, [pc, #52]	; (1524 <system_gclk_chan_disable+0x54>)
    14f0:	400b      	ands	r3, r1
    14f2:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    14f4:	0011      	movs	r1, r2
    14f6:	2280      	movs	r2, #128	; 0x80
    14f8:	01d2      	lsls	r2, r2, #7
    14fa:	884b      	ldrh	r3, [r1, #2]
    14fc:	4213      	tst	r3, r2
    14fe:	d1fc      	bne.n	14fa <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1500:	4906      	ldr	r1, [pc, #24]	; (151c <system_gclk_chan_disable+0x4c>)
    1502:	884a      	ldrh	r2, [r1, #2]
    1504:	0203      	lsls	r3, r0, #8
    1506:	4806      	ldr	r0, [pc, #24]	; (1520 <system_gclk_chan_disable+0x50>)
    1508:	4002      	ands	r2, r0
    150a:	4313      	orrs	r3, r2
    150c:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    150e:	4b06      	ldr	r3, [pc, #24]	; (1528 <system_gclk_chan_disable+0x58>)
    1510:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1512:	bd10      	pop	{r4, pc}
    1514:	0000101d 	.word	0x0000101d
    1518:	40000c02 	.word	0x40000c02
    151c:	40000c00 	.word	0x40000c00
    1520:	fffff0ff 	.word	0xfffff0ff
    1524:	ffffbfff 	.word	0xffffbfff
    1528:	0000105d 	.word	0x0000105d

0000152c <system_gclk_chan_set_config>:
{
    152c:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    152e:	780c      	ldrb	r4, [r1, #0]
    1530:	0224      	lsls	r4, r4, #8
    1532:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1534:	4b02      	ldr	r3, [pc, #8]	; (1540 <system_gclk_chan_set_config+0x14>)
    1536:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1538:	b2a4      	uxth	r4, r4
    153a:	4b02      	ldr	r3, [pc, #8]	; (1544 <system_gclk_chan_set_config+0x18>)
    153c:	805c      	strh	r4, [r3, #2]
}
    153e:	bd10      	pop	{r4, pc}
    1540:	000014d1 	.word	0x000014d1
    1544:	40000c00 	.word	0x40000c00

00001548 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1548:	b510      	push	{r4, lr}
    154a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    154c:	4b06      	ldr	r3, [pc, #24]	; (1568 <system_gclk_chan_get_hz+0x20>)
    154e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1550:	4b06      	ldr	r3, [pc, #24]	; (156c <system_gclk_chan_get_hz+0x24>)
    1552:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1554:	4b06      	ldr	r3, [pc, #24]	; (1570 <system_gclk_chan_get_hz+0x28>)
    1556:	885c      	ldrh	r4, [r3, #2]
    1558:	0524      	lsls	r4, r4, #20
    155a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    155c:	4b05      	ldr	r3, [pc, #20]	; (1574 <system_gclk_chan_get_hz+0x2c>)
    155e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1560:	0020      	movs	r0, r4
    1562:	4b05      	ldr	r3, [pc, #20]	; (1578 <system_gclk_chan_get_hz+0x30>)
    1564:	4798      	blx	r3
}
    1566:	bd10      	pop	{r4, pc}
    1568:	0000101d 	.word	0x0000101d
    156c:	40000c02 	.word	0x40000c02
    1570:	40000c00 	.word	0x40000c00
    1574:	0000105d 	.word	0x0000105d
    1578:	00001415 	.word	0x00001415

0000157c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    157c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    157e:	78d3      	ldrb	r3, [r2, #3]
    1580:	2b00      	cmp	r3, #0
    1582:	d135      	bne.n	15f0 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1584:	7813      	ldrb	r3, [r2, #0]
    1586:	2b80      	cmp	r3, #128	; 0x80
    1588:	d029      	beq.n	15de <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    158a:	061b      	lsls	r3, r3, #24
    158c:	2480      	movs	r4, #128	; 0x80
    158e:	0264      	lsls	r4, r4, #9
    1590:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1592:	7854      	ldrb	r4, [r2, #1]
    1594:	2502      	movs	r5, #2
    1596:	43ac      	bics	r4, r5
    1598:	d106      	bne.n	15a8 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    159a:	7894      	ldrb	r4, [r2, #2]
    159c:	2c00      	cmp	r4, #0
    159e:	d120      	bne.n	15e2 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    15a0:	2480      	movs	r4, #128	; 0x80
    15a2:	02a4      	lsls	r4, r4, #10
    15a4:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    15a6:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    15a8:	7854      	ldrb	r4, [r2, #1]
    15aa:	3c01      	subs	r4, #1
    15ac:	2c01      	cmp	r4, #1
    15ae:	d91c      	bls.n	15ea <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    15b0:	040d      	lsls	r5, r1, #16
    15b2:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    15b4:	24a0      	movs	r4, #160	; 0xa0
    15b6:	05e4      	lsls	r4, r4, #23
    15b8:	432c      	orrs	r4, r5
    15ba:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    15bc:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    15be:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    15c0:	24d0      	movs	r4, #208	; 0xd0
    15c2:	0624      	lsls	r4, r4, #24
    15c4:	432c      	orrs	r4, r5
    15c6:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    15c8:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    15ca:	78d4      	ldrb	r4, [r2, #3]
    15cc:	2c00      	cmp	r4, #0
    15ce:	d122      	bne.n	1616 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    15d0:	035b      	lsls	r3, r3, #13
    15d2:	d51c      	bpl.n	160e <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    15d4:	7893      	ldrb	r3, [r2, #2]
    15d6:	2b01      	cmp	r3, #1
    15d8:	d01e      	beq.n	1618 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    15da:	6141      	str	r1, [r0, #20]
    15dc:	e017      	b.n	160e <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    15de:	2300      	movs	r3, #0
    15e0:	e7d7      	b.n	1592 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    15e2:	24c0      	movs	r4, #192	; 0xc0
    15e4:	02e4      	lsls	r4, r4, #11
    15e6:	4323      	orrs	r3, r4
    15e8:	e7dd      	b.n	15a6 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    15ea:	4c0d      	ldr	r4, [pc, #52]	; (1620 <_system_pinmux_config+0xa4>)
    15ec:	4023      	ands	r3, r4
    15ee:	e7df      	b.n	15b0 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    15f0:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    15f2:	040c      	lsls	r4, r1, #16
    15f4:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    15f6:	23a0      	movs	r3, #160	; 0xa0
    15f8:	05db      	lsls	r3, r3, #23
    15fa:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    15fc:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    15fe:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1600:	23d0      	movs	r3, #208	; 0xd0
    1602:	061b      	lsls	r3, r3, #24
    1604:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1606:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1608:	78d3      	ldrb	r3, [r2, #3]
    160a:	2b00      	cmp	r3, #0
    160c:	d103      	bne.n	1616 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    160e:	7853      	ldrb	r3, [r2, #1]
    1610:	3b01      	subs	r3, #1
    1612:	2b01      	cmp	r3, #1
    1614:	d902      	bls.n	161c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1616:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1618:	6181      	str	r1, [r0, #24]
    161a:	e7f8      	b.n	160e <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    161c:	6081      	str	r1, [r0, #8]
}
    161e:	e7fa      	b.n	1616 <_system_pinmux_config+0x9a>
    1620:	fffbffff 	.word	0xfffbffff

00001624 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1624:	b510      	push	{r4, lr}
    1626:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1628:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    162a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    162c:	2900      	cmp	r1, #0
    162e:	d104      	bne.n	163a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1630:	0943      	lsrs	r3, r0, #5
    1632:	01db      	lsls	r3, r3, #7
    1634:	4905      	ldr	r1, [pc, #20]	; (164c <system_pinmux_pin_set_config+0x28>)
    1636:	468c      	mov	ip, r1
    1638:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    163a:	241f      	movs	r4, #31
    163c:	4020      	ands	r0, r4
    163e:	2101      	movs	r1, #1
    1640:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1642:	0018      	movs	r0, r3
    1644:	4b02      	ldr	r3, [pc, #8]	; (1650 <system_pinmux_pin_set_config+0x2c>)
    1646:	4798      	blx	r3
}
    1648:	bd10      	pop	{r4, pc}
    164a:	46c0      	nop			; (mov r8, r8)
    164c:	41004400 	.word	0x41004400
    1650:	0000157d 	.word	0x0000157d

00001654 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1654:	4770      	bx	lr
	...

00001658 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1658:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    165a:	4b05      	ldr	r3, [pc, #20]	; (1670 <system_init+0x18>)
    165c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    165e:	4b05      	ldr	r3, [pc, #20]	; (1674 <system_init+0x1c>)
    1660:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1662:	4b05      	ldr	r3, [pc, #20]	; (1678 <system_init+0x20>)
    1664:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1666:	4b05      	ldr	r3, [pc, #20]	; (167c <system_init+0x24>)
    1668:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    166a:	4b05      	ldr	r3, [pc, #20]	; (1680 <system_init+0x28>)
    166c:	4798      	blx	r3
}
    166e:	bd10      	pop	{r4, pc}
    1670:	0000125d 	.word	0x0000125d
    1674:	0000108d 	.word	0x0000108d
    1678:	00001655 	.word	0x00001655
    167c:	00001655 	.word	0x00001655
    1680:	00001655 	.word	0x00001655

00001684 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1684:	e7fe      	b.n	1684 <Dummy_Handler>
	...

00001688 <Reset_Handler>:
{
    1688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    168a:	4a2a      	ldr	r2, [pc, #168]	; (1734 <Reset_Handler+0xac>)
    168c:	4b2a      	ldr	r3, [pc, #168]	; (1738 <Reset_Handler+0xb0>)
    168e:	429a      	cmp	r2, r3
    1690:	d011      	beq.n	16b6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    1692:	001a      	movs	r2, r3
    1694:	4b29      	ldr	r3, [pc, #164]	; (173c <Reset_Handler+0xb4>)
    1696:	429a      	cmp	r2, r3
    1698:	d20d      	bcs.n	16b6 <Reset_Handler+0x2e>
    169a:	4a29      	ldr	r2, [pc, #164]	; (1740 <Reset_Handler+0xb8>)
    169c:	3303      	adds	r3, #3
    169e:	1a9b      	subs	r3, r3, r2
    16a0:	089b      	lsrs	r3, r3, #2
    16a2:	3301      	adds	r3, #1
    16a4:	009b      	lsls	r3, r3, #2
    16a6:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    16a8:	4823      	ldr	r0, [pc, #140]	; (1738 <Reset_Handler+0xb0>)
    16aa:	4922      	ldr	r1, [pc, #136]	; (1734 <Reset_Handler+0xac>)
    16ac:	588c      	ldr	r4, [r1, r2]
    16ae:	5084      	str	r4, [r0, r2]
    16b0:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    16b2:	429a      	cmp	r2, r3
    16b4:	d1fa      	bne.n	16ac <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    16b6:	4a23      	ldr	r2, [pc, #140]	; (1744 <Reset_Handler+0xbc>)
    16b8:	4b23      	ldr	r3, [pc, #140]	; (1748 <Reset_Handler+0xc0>)
    16ba:	429a      	cmp	r2, r3
    16bc:	d20a      	bcs.n	16d4 <Reset_Handler+0x4c>
    16be:	43d3      	mvns	r3, r2
    16c0:	4921      	ldr	r1, [pc, #132]	; (1748 <Reset_Handler+0xc0>)
    16c2:	185b      	adds	r3, r3, r1
    16c4:	2103      	movs	r1, #3
    16c6:	438b      	bics	r3, r1
    16c8:	3304      	adds	r3, #4
    16ca:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    16cc:	2100      	movs	r1, #0
    16ce:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    16d0:	4293      	cmp	r3, r2
    16d2:	d1fc      	bne.n	16ce <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    16d4:	4a1d      	ldr	r2, [pc, #116]	; (174c <Reset_Handler+0xc4>)
    16d6:	21ff      	movs	r1, #255	; 0xff
    16d8:	4b1d      	ldr	r3, [pc, #116]	; (1750 <Reset_Handler+0xc8>)
    16da:	438b      	bics	r3, r1
    16dc:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    16de:	39fd      	subs	r1, #253	; 0xfd
    16e0:	2390      	movs	r3, #144	; 0x90
    16e2:	005b      	lsls	r3, r3, #1
    16e4:	4a1b      	ldr	r2, [pc, #108]	; (1754 <Reset_Handler+0xcc>)
    16e6:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    16e8:	4a1b      	ldr	r2, [pc, #108]	; (1758 <Reset_Handler+0xd0>)
    16ea:	78d3      	ldrb	r3, [r2, #3]
    16ec:	2503      	movs	r5, #3
    16ee:	43ab      	bics	r3, r5
    16f0:	2402      	movs	r4, #2
    16f2:	4323      	orrs	r3, r4
    16f4:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    16f6:	78d3      	ldrb	r3, [r2, #3]
    16f8:	270c      	movs	r7, #12
    16fa:	43bb      	bics	r3, r7
    16fc:	2608      	movs	r6, #8
    16fe:	4333      	orrs	r3, r6
    1700:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1702:	4b16      	ldr	r3, [pc, #88]	; (175c <Reset_Handler+0xd4>)
    1704:	7b98      	ldrb	r0, [r3, #14]
    1706:	2230      	movs	r2, #48	; 0x30
    1708:	4390      	bics	r0, r2
    170a:	2220      	movs	r2, #32
    170c:	4310      	orrs	r0, r2
    170e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1710:	7b99      	ldrb	r1, [r3, #14]
    1712:	43b9      	bics	r1, r7
    1714:	4331      	orrs	r1, r6
    1716:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1718:	7b9a      	ldrb	r2, [r3, #14]
    171a:	43aa      	bics	r2, r5
    171c:	4322      	orrs	r2, r4
    171e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1720:	4a0f      	ldr	r2, [pc, #60]	; (1760 <Reset_Handler+0xd8>)
    1722:	6853      	ldr	r3, [r2, #4]
    1724:	2180      	movs	r1, #128	; 0x80
    1726:	430b      	orrs	r3, r1
    1728:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    172a:	4b0e      	ldr	r3, [pc, #56]	; (1764 <Reset_Handler+0xdc>)
    172c:	4798      	blx	r3
        main();
    172e:	4b0e      	ldr	r3, [pc, #56]	; (1768 <Reset_Handler+0xe0>)
    1730:	4798      	blx	r3
    1732:	e7fe      	b.n	1732 <Reset_Handler+0xaa>
    1734:	00001d20 	.word	0x00001d20
    1738:	20000000 	.word	0x20000000
    173c:	20000004 	.word	0x20000004
    1740:	20000004 	.word	0x20000004
    1744:	20000004 	.word	0x20000004
    1748:	200000d0 	.word	0x200000d0
    174c:	e000ed00 	.word	0xe000ed00
    1750:	00000000 	.word	0x00000000
    1754:	41007000 	.word	0x41007000
    1758:	41005000 	.word	0x41005000
    175c:	41004800 	.word	0x41004800
    1760:	41004000 	.word	0x41004000
    1764:	00001b21 	.word	0x00001b21
    1768:	00001975 	.word	0x00001975

0000176c <adc_complete_callback>:

//Varives globais
uint16_t result=20;

void adc_complete_callback(const struct adc_module *const module)
{
    176c:	b570      	push	{r4, r5, r6, lr}
    176e:	b082      	sub	sp, #8
	adc_read_buffer_job(&adc_instance, adc_result_buffer, 1);
    1770:	4c1d      	ldr	r4, [pc, #116]	; (17e8 <adc_complete_callback+0x7c>)
    1772:	2201      	movs	r2, #1
    1774:	0021      	movs	r1, r4
    1776:	481d      	ldr	r0, [pc, #116]	; (17ec <adc_complete_callback+0x80>)
    1778:	4b1d      	ldr	r3, [pc, #116]	; (17f0 <adc_complete_callback+0x84>)
    177a:	4798      	blx	r3
	uint8_t valor[6];
	valor[5]='\n';
    177c:	230a      	movs	r3, #10
    177e:	466a      	mov	r2, sp
    1780:	7153      	strb	r3, [r2, #5]
	valor[0]=adc_result_buffer[0]/10000+'0';
    1782:	8824      	ldrh	r4, [r4, #0]
    1784:	4e1b      	ldr	r6, [pc, #108]	; (17f4 <adc_complete_callback+0x88>)
    1786:	491c      	ldr	r1, [pc, #112]	; (17f8 <adc_complete_callback+0x8c>)
    1788:	0020      	movs	r0, r4
    178a:	47b0      	blx	r6
    178c:	3030      	adds	r0, #48	; 0x30
    178e:	466b      	mov	r3, sp
    1790:	7018      	strb	r0, [r3, #0]
	valor[1]=(adc_result_buffer[0]%10000)/1000+'0';
    1792:	4d1a      	ldr	r5, [pc, #104]	; (17fc <adc_complete_callback+0x90>)
    1794:	4918      	ldr	r1, [pc, #96]	; (17f8 <adc_complete_callback+0x8c>)
    1796:	0020      	movs	r0, r4
    1798:	47a8      	blx	r5
    179a:	b288      	uxth	r0, r1
    179c:	21fa      	movs	r1, #250	; 0xfa
    179e:	0089      	lsls	r1, r1, #2
    17a0:	47b0      	blx	r6
    17a2:	3030      	adds	r0, #48	; 0x30
    17a4:	466b      	mov	r3, sp
    17a6:	7058      	strb	r0, [r3, #1]
	valor[2]=(adc_result_buffer[0]%1000)/100+'0';
    17a8:	21fa      	movs	r1, #250	; 0xfa
    17aa:	0089      	lsls	r1, r1, #2
    17ac:	0020      	movs	r0, r4
    17ae:	47a8      	blx	r5
    17b0:	b288      	uxth	r0, r1
    17b2:	2164      	movs	r1, #100	; 0x64
    17b4:	47b0      	blx	r6
    17b6:	3030      	adds	r0, #48	; 0x30
    17b8:	466b      	mov	r3, sp
    17ba:	7098      	strb	r0, [r3, #2]
	valor[3]=(adc_result_buffer[0]%100)/10+'0';
    17bc:	2164      	movs	r1, #100	; 0x64
    17be:	0020      	movs	r0, r4
    17c0:	47a8      	blx	r5
    17c2:	b288      	uxth	r0, r1
    17c4:	210a      	movs	r1, #10
    17c6:	47b0      	blx	r6
    17c8:	3030      	adds	r0, #48	; 0x30
    17ca:	466b      	mov	r3, sp
    17cc:	70d8      	strb	r0, [r3, #3]
	valor[4]=(adc_result_buffer[0]%10)+'0';
    17ce:	210a      	movs	r1, #10
    17d0:	0020      	movs	r0, r4
    17d2:	47a8      	blx	r5
    17d4:	3130      	adds	r1, #48	; 0x30
    17d6:	466b      	mov	r3, sp
    17d8:	7119      	strb	r1, [r3, #4]
	usart_write_buffer_job(&usart_instance,valor,6);
    17da:	2206      	movs	r2, #6
    17dc:	4669      	mov	r1, sp
    17de:	4808      	ldr	r0, [pc, #32]	; (1800 <adc_complete_callback+0x94>)
    17e0:	4b08      	ldr	r3, [pc, #32]	; (1804 <adc_complete_callback+0x98>)
    17e2:	4798      	blx	r3
}
    17e4:	b002      	add	sp, #8
    17e6:	bd70      	pop	{r4, r5, r6, pc}
    17e8:	200000ac 	.word	0x200000ac
    17ec:	200000b0 	.word	0x200000b0
    17f0:	00000659 	.word	0x00000659
    17f4:	000019b5 	.word	0x000019b5
    17f8:	00002710 	.word	0x00002710
    17fc:	00001ac1 	.word	0x00001ac1
    1800:	20000078 	.word	0x20000078
    1804:	00000d99 	.word	0x00000d99

00001808 <setup_adc>:

#define ADC_SAMPLES 1
uint16_t adc_result_buffer[ADC_SAMPLES];
struct adc_module adc_instance;

void setup_adc(){
    1808:	b510      	push	{r4, lr}
    180a:	b08c      	sub	sp, #48	; 0x30

	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    180c:	4668      	mov	r0, sp
    180e:	4b23      	ldr	r3, [pc, #140]	; (189c <setup_adc+0x94>)
    1810:	4798      	blx	r3
	config_adc.clock_source = GCLK_GENERATOR_0;
    1812:	2300      	movs	r3, #0
    1814:	466a      	mov	r2, sp
    1816:	7013      	strb	r3, [r2, #0]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
    1818:	23e0      	movs	r3, #224	; 0xe0
    181a:	00db      	lsls	r3, r3, #3
    181c:	8053      	strh	r3, [r2, #2]
	config_adc.reference = ADC_REFERENCE_INTVCC1;
    181e:	2302      	movs	r3, #2
    1820:	7053      	strb	r3, [r2, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN4;
    1822:	3302      	adds	r3, #2
    1824:	7313      	strb	r3, [r2, #12]
	config_adc.negative_input=ADC_NEGATIVE_INPUT_GND;
    1826:	23c0      	movs	r3, #192	; 0xc0
    1828:	015b      	lsls	r3, r3, #5
    182a:	81d3      	strh	r3, [r2, #14]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
    182c:	2310      	movs	r3, #16
    182e:	7113      	strb	r3, [r2, #4]
	config_adc.reference_compensation_enable = true;
    1830:	3b0f      	subs	r3, #15
    1832:	7593      	strb	r3, [r2, #22]
	adc_init(&adc_instance, ADC, &config_adc);
    1834:	4c1a      	ldr	r4, [pc, #104]	; (18a0 <setup_adc+0x98>)
    1836:	491b      	ldr	r1, [pc, #108]	; (18a4 <setup_adc+0x9c>)
    1838:	0020      	movs	r0, r4
    183a:	4b1b      	ldr	r3, [pc, #108]	; (18a8 <setup_adc+0xa0>)
    183c:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    183e:	6822      	ldr	r2, [r4, #0]
    1840:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    1842:	b25b      	sxtb	r3, r3
    1844:	2b00      	cmp	r3, #0
    1846:	dbfb      	blt.n	1840 <setup_adc+0x38>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1848:	2180      	movs	r1, #128	; 0x80
    184a:	0409      	lsls	r1, r1, #16
    184c:	4b17      	ldr	r3, [pc, #92]	; (18ac <setup_adc+0xa4>)
    184e:	6019      	str	r1, [r3, #0]
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    1850:	230f      	movs	r3, #15
    1852:	7593      	strb	r3, [r2, #22]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    1854:	7613      	strb	r3, [r2, #24]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    1856:	7813      	ldrb	r3, [r2, #0]
    1858:	2102      	movs	r1, #2
    185a:	430b      	orrs	r3, r1
    185c:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
    185e:	4b10      	ldr	r3, [pc, #64]	; (18a0 <setup_adc+0x98>)
    1860:	681a      	ldr	r2, [r3, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1862:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    1864:	b25b      	sxtb	r3, r3
    1866:	2b00      	cmp	r3, #0
    1868:	dbfb      	blt.n	1862 <setup_adc+0x5a>
	adc_enable(&adc_instance);

	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
    186a:	4c0d      	ldr	r4, [pc, #52]	; (18a0 <setup_adc+0x98>)
    186c:	2200      	movs	r2, #0
    186e:	4910      	ldr	r1, [pc, #64]	; (18b0 <setup_adc+0xa8>)
    1870:	0020      	movs	r0, r4
    1872:	4b10      	ldr	r3, [pc, #64]	; (18b4 <setup_adc+0xac>)
    1874:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
    1876:	7ee3      	ldrb	r3, [r4, #27]
    1878:	2201      	movs	r2, #1
    187a:	4313      	orrs	r3, r2
    187c:	76e3      	strb	r3, [r4, #27]
	Adc *const adc_module = module_inst->hw;
    187e:	6822      	ldr	r2, [r4, #0]
    1880:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    1882:	b25b      	sxtb	r3, r3
    1884:	2b00      	cmp	r3, #0
    1886:	dbfb      	blt.n	1880 <setup_adc+0x78>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    1888:	7b13      	ldrb	r3, [r2, #12]
    188a:	2102      	movs	r1, #2
    188c:	430b      	orrs	r3, r1
    188e:	7313      	strb	r3, [r2, #12]
    1890:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    1892:	b25b      	sxtb	r3, r3
    1894:	2b00      	cmp	r3, #0
    1896:	dbfb      	blt.n	1890 <setup_adc+0x88>
	adc_enable_callback(&adc_instance, ADC_CALLBACK_READ_BUFFER);
	adc_start_conversion(&adc_instance);
}
    1898:	b00c      	add	sp, #48	; 0x30
    189a:	bd10      	pop	{r4, pc}
    189c:	00000115 	.word	0x00000115
    18a0:	200000b0 	.word	0x200000b0
    18a4:	42004000 	.word	0x42004000
    18a8:	0000015d 	.word	0x0000015d
    18ac:	e000e100 	.word	0xe000e100
    18b0:	0000176d 	.word	0x0000176d
    18b4:	00000645 	.word	0x00000645

000018b8 <setup_UART>:

struct usart_module usart_instance;
void setup_UART(){
    18b8:	b530      	push	{r4, r5, lr}
    18ba:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    18bc:	2380      	movs	r3, #128	; 0x80
    18be:	05db      	lsls	r3, r3, #23
    18c0:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    18c2:	2300      	movs	r3, #0
    18c4:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    18c6:	22ff      	movs	r2, #255	; 0xff
    18c8:	4669      	mov	r1, sp
    18ca:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    18cc:	2200      	movs	r2, #0
    18ce:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    18d0:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    18d2:	2196      	movs	r1, #150	; 0x96
    18d4:	0189      	lsls	r1, r1, #6
    18d6:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    18d8:	2101      	movs	r1, #1
    18da:	2024      	movs	r0, #36	; 0x24
    18dc:	466c      	mov	r4, sp
    18de:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    18e0:	3001      	adds	r0, #1
    18e2:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    18e4:	3125      	adds	r1, #37	; 0x25
    18e6:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    18e8:	3101      	adds	r1, #1
    18ea:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    18ec:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    18ee:	3105      	adds	r1, #5
    18f0:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    18f2:	3101      	adds	r1, #1
    18f4:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    18f6:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    18f8:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    18fa:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    18fc:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    18fe:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    1900:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    1902:	2313      	movs	r3, #19
    1904:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    1906:	7762      	strb	r2, [r4, #29]
	
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
	config_usart.baudrate = 9600;
	config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    1908:	2380      	movs	r3, #128	; 0x80
    190a:	035b      	lsls	r3, r3, #13
    190c:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    190e:	4b12      	ldr	r3, [pc, #72]	; (1958 <setup_UART+0xa0>)
    1910:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    1912:	4b12      	ldr	r3, [pc, #72]	; (195c <setup_UART+0xa4>)
    1914:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    1916:	2301      	movs	r3, #1
    1918:	425b      	negs	r3, r3
    191a:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    191c:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(&usart_instance,
    191e:	4d10      	ldr	r5, [pc, #64]	; (1960 <setup_UART+0xa8>)
    1920:	4c10      	ldr	r4, [pc, #64]	; (1964 <setup_UART+0xac>)
    1922:	466a      	mov	r2, sp
    1924:	4910      	ldr	r1, [pc, #64]	; (1968 <setup_UART+0xb0>)
    1926:	0028      	movs	r0, r5
    1928:	47a0      	blx	r4
    192a:	2800      	cmp	r0, #0
    192c:	d1f9      	bne.n	1922 <setup_UART+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    192e:	4d0c      	ldr	r5, [pc, #48]	; (1960 <setup_UART+0xa8>)
    1930:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1932:	0020      	movs	r0, r4
    1934:	4b0d      	ldr	r3, [pc, #52]	; (196c <setup_UART+0xb4>)
    1936:	4798      	blx	r3
    1938:	231f      	movs	r3, #31
    193a:	4018      	ands	r0, r3
    193c:	3b1e      	subs	r3, #30
    193e:	4083      	lsls	r3, r0
    1940:	4a0b      	ldr	r2, [pc, #44]	; (1970 <setup_UART+0xb8>)
    1942:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1944:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1946:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1948:	2b00      	cmp	r3, #0
    194a:	d1fc      	bne.n	1946 <setup_UART+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    194c:	6823      	ldr	r3, [r4, #0]
    194e:	2202      	movs	r2, #2
    1950:	4313      	orrs	r3, r2
    1952:	6023      	str	r3, [r4, #0]
	EDBG_CDC_MODULE, &config_usart) != STATUS_OK) {
	}
	usart_enable(&usart_instance);
}
    1954:	b011      	add	sp, #68	; 0x44
    1956:	bd30      	pop	{r4, r5, pc}
    1958:	00160002 	.word	0x00160002
    195c:	00170002 	.word	0x00170002
    1960:	20000078 	.word	0x20000078
    1964:	00000a19 	.word	0x00000a19
    1968:	42001400 	.word	0x42001400
    196c:	00000f8d 	.word	0x00000f8d
    1970:	e000e100 	.word	0xe000e100

00001974 <main>:

int main (void)
{ 		
    1974:	b510      	push	{r4, lr}
	system_init();
    1976:	4b08      	ldr	r3, [pc, #32]	; (1998 <main+0x24>)
    1978:	4798      	blx	r3
	setup_adc();
    197a:	4b08      	ldr	r3, [pc, #32]	; (199c <main+0x28>)
    197c:	4798      	blx	r3
	setup_UART();
    197e:	4b08      	ldr	r3, [pc, #32]	; (19a0 <main+0x2c>)
    1980:	4798      	blx	r3
	cpu_irq_enable();
    1982:	2201      	movs	r2, #1
    1984:	4b07      	ldr	r3, [pc, #28]	; (19a4 <main+0x30>)
    1986:	701a      	strb	r2, [r3, #0]
    1988:	f3bf 8f5f 	dmb	sy
    198c:	b662      	cpsie	i
	system_interrupt_enable_global();
	adc_read_buffer_job(&adc_instance, adc_result_buffer, 1);
    198e:	4906      	ldr	r1, [pc, #24]	; (19a8 <main+0x34>)
    1990:	4806      	ldr	r0, [pc, #24]	; (19ac <main+0x38>)
    1992:	4b07      	ldr	r3, [pc, #28]	; (19b0 <main+0x3c>)
    1994:	4798      	blx	r3
    1996:	e7fe      	b.n	1996 <main+0x22>
    1998:	00001659 	.word	0x00001659
    199c:	00001809 	.word	0x00001809
    19a0:	000018b9 	.word	0x000018b9
    19a4:	20000000 	.word	0x20000000
    19a8:	200000ac 	.word	0x200000ac
    19ac:	200000b0 	.word	0x200000b0
    19b0:	00000659 	.word	0x00000659

000019b4 <__udivsi3>:
    19b4:	2200      	movs	r2, #0
    19b6:	0843      	lsrs	r3, r0, #1
    19b8:	428b      	cmp	r3, r1
    19ba:	d374      	bcc.n	1aa6 <__udivsi3+0xf2>
    19bc:	0903      	lsrs	r3, r0, #4
    19be:	428b      	cmp	r3, r1
    19c0:	d35f      	bcc.n	1a82 <__udivsi3+0xce>
    19c2:	0a03      	lsrs	r3, r0, #8
    19c4:	428b      	cmp	r3, r1
    19c6:	d344      	bcc.n	1a52 <__udivsi3+0x9e>
    19c8:	0b03      	lsrs	r3, r0, #12
    19ca:	428b      	cmp	r3, r1
    19cc:	d328      	bcc.n	1a20 <__udivsi3+0x6c>
    19ce:	0c03      	lsrs	r3, r0, #16
    19d0:	428b      	cmp	r3, r1
    19d2:	d30d      	bcc.n	19f0 <__udivsi3+0x3c>
    19d4:	22ff      	movs	r2, #255	; 0xff
    19d6:	0209      	lsls	r1, r1, #8
    19d8:	ba12      	rev	r2, r2
    19da:	0c03      	lsrs	r3, r0, #16
    19dc:	428b      	cmp	r3, r1
    19de:	d302      	bcc.n	19e6 <__udivsi3+0x32>
    19e0:	1212      	asrs	r2, r2, #8
    19e2:	0209      	lsls	r1, r1, #8
    19e4:	d065      	beq.n	1ab2 <__udivsi3+0xfe>
    19e6:	0b03      	lsrs	r3, r0, #12
    19e8:	428b      	cmp	r3, r1
    19ea:	d319      	bcc.n	1a20 <__udivsi3+0x6c>
    19ec:	e000      	b.n	19f0 <__udivsi3+0x3c>
    19ee:	0a09      	lsrs	r1, r1, #8
    19f0:	0bc3      	lsrs	r3, r0, #15
    19f2:	428b      	cmp	r3, r1
    19f4:	d301      	bcc.n	19fa <__udivsi3+0x46>
    19f6:	03cb      	lsls	r3, r1, #15
    19f8:	1ac0      	subs	r0, r0, r3
    19fa:	4152      	adcs	r2, r2
    19fc:	0b83      	lsrs	r3, r0, #14
    19fe:	428b      	cmp	r3, r1
    1a00:	d301      	bcc.n	1a06 <__udivsi3+0x52>
    1a02:	038b      	lsls	r3, r1, #14
    1a04:	1ac0      	subs	r0, r0, r3
    1a06:	4152      	adcs	r2, r2
    1a08:	0b43      	lsrs	r3, r0, #13
    1a0a:	428b      	cmp	r3, r1
    1a0c:	d301      	bcc.n	1a12 <__udivsi3+0x5e>
    1a0e:	034b      	lsls	r3, r1, #13
    1a10:	1ac0      	subs	r0, r0, r3
    1a12:	4152      	adcs	r2, r2
    1a14:	0b03      	lsrs	r3, r0, #12
    1a16:	428b      	cmp	r3, r1
    1a18:	d301      	bcc.n	1a1e <__udivsi3+0x6a>
    1a1a:	030b      	lsls	r3, r1, #12
    1a1c:	1ac0      	subs	r0, r0, r3
    1a1e:	4152      	adcs	r2, r2
    1a20:	0ac3      	lsrs	r3, r0, #11
    1a22:	428b      	cmp	r3, r1
    1a24:	d301      	bcc.n	1a2a <__udivsi3+0x76>
    1a26:	02cb      	lsls	r3, r1, #11
    1a28:	1ac0      	subs	r0, r0, r3
    1a2a:	4152      	adcs	r2, r2
    1a2c:	0a83      	lsrs	r3, r0, #10
    1a2e:	428b      	cmp	r3, r1
    1a30:	d301      	bcc.n	1a36 <__udivsi3+0x82>
    1a32:	028b      	lsls	r3, r1, #10
    1a34:	1ac0      	subs	r0, r0, r3
    1a36:	4152      	adcs	r2, r2
    1a38:	0a43      	lsrs	r3, r0, #9
    1a3a:	428b      	cmp	r3, r1
    1a3c:	d301      	bcc.n	1a42 <__udivsi3+0x8e>
    1a3e:	024b      	lsls	r3, r1, #9
    1a40:	1ac0      	subs	r0, r0, r3
    1a42:	4152      	adcs	r2, r2
    1a44:	0a03      	lsrs	r3, r0, #8
    1a46:	428b      	cmp	r3, r1
    1a48:	d301      	bcc.n	1a4e <__udivsi3+0x9a>
    1a4a:	020b      	lsls	r3, r1, #8
    1a4c:	1ac0      	subs	r0, r0, r3
    1a4e:	4152      	adcs	r2, r2
    1a50:	d2cd      	bcs.n	19ee <__udivsi3+0x3a>
    1a52:	09c3      	lsrs	r3, r0, #7
    1a54:	428b      	cmp	r3, r1
    1a56:	d301      	bcc.n	1a5c <__udivsi3+0xa8>
    1a58:	01cb      	lsls	r3, r1, #7
    1a5a:	1ac0      	subs	r0, r0, r3
    1a5c:	4152      	adcs	r2, r2
    1a5e:	0983      	lsrs	r3, r0, #6
    1a60:	428b      	cmp	r3, r1
    1a62:	d301      	bcc.n	1a68 <__udivsi3+0xb4>
    1a64:	018b      	lsls	r3, r1, #6
    1a66:	1ac0      	subs	r0, r0, r3
    1a68:	4152      	adcs	r2, r2
    1a6a:	0943      	lsrs	r3, r0, #5
    1a6c:	428b      	cmp	r3, r1
    1a6e:	d301      	bcc.n	1a74 <__udivsi3+0xc0>
    1a70:	014b      	lsls	r3, r1, #5
    1a72:	1ac0      	subs	r0, r0, r3
    1a74:	4152      	adcs	r2, r2
    1a76:	0903      	lsrs	r3, r0, #4
    1a78:	428b      	cmp	r3, r1
    1a7a:	d301      	bcc.n	1a80 <__udivsi3+0xcc>
    1a7c:	010b      	lsls	r3, r1, #4
    1a7e:	1ac0      	subs	r0, r0, r3
    1a80:	4152      	adcs	r2, r2
    1a82:	08c3      	lsrs	r3, r0, #3
    1a84:	428b      	cmp	r3, r1
    1a86:	d301      	bcc.n	1a8c <__udivsi3+0xd8>
    1a88:	00cb      	lsls	r3, r1, #3
    1a8a:	1ac0      	subs	r0, r0, r3
    1a8c:	4152      	adcs	r2, r2
    1a8e:	0883      	lsrs	r3, r0, #2
    1a90:	428b      	cmp	r3, r1
    1a92:	d301      	bcc.n	1a98 <__udivsi3+0xe4>
    1a94:	008b      	lsls	r3, r1, #2
    1a96:	1ac0      	subs	r0, r0, r3
    1a98:	4152      	adcs	r2, r2
    1a9a:	0843      	lsrs	r3, r0, #1
    1a9c:	428b      	cmp	r3, r1
    1a9e:	d301      	bcc.n	1aa4 <__udivsi3+0xf0>
    1aa0:	004b      	lsls	r3, r1, #1
    1aa2:	1ac0      	subs	r0, r0, r3
    1aa4:	4152      	adcs	r2, r2
    1aa6:	1a41      	subs	r1, r0, r1
    1aa8:	d200      	bcs.n	1aac <__udivsi3+0xf8>
    1aaa:	4601      	mov	r1, r0
    1aac:	4152      	adcs	r2, r2
    1aae:	4610      	mov	r0, r2
    1ab0:	4770      	bx	lr
    1ab2:	e7ff      	b.n	1ab4 <__udivsi3+0x100>
    1ab4:	b501      	push	{r0, lr}
    1ab6:	2000      	movs	r0, #0
    1ab8:	f000 f806 	bl	1ac8 <__aeabi_idiv0>
    1abc:	bd02      	pop	{r1, pc}
    1abe:	46c0      	nop			; (mov r8, r8)

00001ac0 <__aeabi_uidivmod>:
    1ac0:	2900      	cmp	r1, #0
    1ac2:	d0f7      	beq.n	1ab4 <__udivsi3+0x100>
    1ac4:	e776      	b.n	19b4 <__udivsi3>
    1ac6:	4770      	bx	lr

00001ac8 <__aeabi_idiv0>:
    1ac8:	4770      	bx	lr
    1aca:	46c0      	nop			; (mov r8, r8)

00001acc <__aeabi_lmul>:
    1acc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ace:	46ce      	mov	lr, r9
    1ad0:	4647      	mov	r7, r8
    1ad2:	0415      	lsls	r5, r2, #16
    1ad4:	0c2d      	lsrs	r5, r5, #16
    1ad6:	002e      	movs	r6, r5
    1ad8:	b580      	push	{r7, lr}
    1ada:	0407      	lsls	r7, r0, #16
    1adc:	0c14      	lsrs	r4, r2, #16
    1ade:	0c3f      	lsrs	r7, r7, #16
    1ae0:	4699      	mov	r9, r3
    1ae2:	0c03      	lsrs	r3, r0, #16
    1ae4:	437e      	muls	r6, r7
    1ae6:	435d      	muls	r5, r3
    1ae8:	4367      	muls	r7, r4
    1aea:	4363      	muls	r3, r4
    1aec:	197f      	adds	r7, r7, r5
    1aee:	0c34      	lsrs	r4, r6, #16
    1af0:	19e4      	adds	r4, r4, r7
    1af2:	469c      	mov	ip, r3
    1af4:	42a5      	cmp	r5, r4
    1af6:	d903      	bls.n	1b00 <__aeabi_lmul+0x34>
    1af8:	2380      	movs	r3, #128	; 0x80
    1afa:	025b      	lsls	r3, r3, #9
    1afc:	4698      	mov	r8, r3
    1afe:	44c4      	add	ip, r8
    1b00:	464b      	mov	r3, r9
    1b02:	4351      	muls	r1, r2
    1b04:	4343      	muls	r3, r0
    1b06:	0436      	lsls	r6, r6, #16
    1b08:	0c36      	lsrs	r6, r6, #16
    1b0a:	0c25      	lsrs	r5, r4, #16
    1b0c:	0424      	lsls	r4, r4, #16
    1b0e:	4465      	add	r5, ip
    1b10:	19a4      	adds	r4, r4, r6
    1b12:	1859      	adds	r1, r3, r1
    1b14:	1949      	adds	r1, r1, r5
    1b16:	0020      	movs	r0, r4
    1b18:	bc0c      	pop	{r2, r3}
    1b1a:	4690      	mov	r8, r2
    1b1c:	4699      	mov	r9, r3
    1b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001b20 <__libc_init_array>:
    1b20:	b570      	push	{r4, r5, r6, lr}
    1b22:	2600      	movs	r6, #0
    1b24:	4d0c      	ldr	r5, [pc, #48]	; (1b58 <__libc_init_array+0x38>)
    1b26:	4c0d      	ldr	r4, [pc, #52]	; (1b5c <__libc_init_array+0x3c>)
    1b28:	1b64      	subs	r4, r4, r5
    1b2a:	10a4      	asrs	r4, r4, #2
    1b2c:	42a6      	cmp	r6, r4
    1b2e:	d109      	bne.n	1b44 <__libc_init_array+0x24>
    1b30:	2600      	movs	r6, #0
    1b32:	f000 f8e5 	bl	1d00 <_init>
    1b36:	4d0a      	ldr	r5, [pc, #40]	; (1b60 <__libc_init_array+0x40>)
    1b38:	4c0a      	ldr	r4, [pc, #40]	; (1b64 <__libc_init_array+0x44>)
    1b3a:	1b64      	subs	r4, r4, r5
    1b3c:	10a4      	asrs	r4, r4, #2
    1b3e:	42a6      	cmp	r6, r4
    1b40:	d105      	bne.n	1b4e <__libc_init_array+0x2e>
    1b42:	bd70      	pop	{r4, r5, r6, pc}
    1b44:	00b3      	lsls	r3, r6, #2
    1b46:	58eb      	ldr	r3, [r5, r3]
    1b48:	4798      	blx	r3
    1b4a:	3601      	adds	r6, #1
    1b4c:	e7ee      	b.n	1b2c <__libc_init_array+0xc>
    1b4e:	00b3      	lsls	r3, r6, #2
    1b50:	58eb      	ldr	r3, [r5, r3]
    1b52:	4798      	blx	r3
    1b54:	3601      	adds	r6, #1
    1b56:	e7f2      	b.n	1b3e <__libc_init_array+0x1e>
    1b58:	00001d0c 	.word	0x00001d0c
    1b5c:	00001d0c 	.word	0x00001d0c
    1b60:	00001d0c 	.word	0x00001d0c
    1b64:	00001d10 	.word	0x00001d10

00001b68 <memcpy>:
    1b68:	2300      	movs	r3, #0
    1b6a:	b510      	push	{r4, lr}
    1b6c:	429a      	cmp	r2, r3
    1b6e:	d100      	bne.n	1b72 <memcpy+0xa>
    1b70:	bd10      	pop	{r4, pc}
    1b72:	5ccc      	ldrb	r4, [r1, r3]
    1b74:	54c4      	strb	r4, [r0, r3]
    1b76:	3301      	adds	r3, #1
    1b78:	e7f8      	b.n	1b6c <memcpy+0x4>
    1b7a:	0000      	movs	r0, r0
    1b7c:	00000326 	.word	0x00000326
    1b80:	00000572 	.word	0x00000572
    1b84:	00000572 	.word	0x00000572
    1b88:	00000572 	.word	0x00000572
    1b8c:	00000572 	.word	0x00000572
    1b90:	00000572 	.word	0x00000572
    1b94:	00000572 	.word	0x00000572
    1b98:	00000572 	.word	0x00000572
    1b9c:	00000572 	.word	0x00000572
    1ba0:	00000572 	.word	0x00000572
    1ba4:	00000572 	.word	0x00000572
    1ba8:	00000572 	.word	0x00000572
    1bac:	00000572 	.word	0x00000572
    1bb0:	00000572 	.word	0x00000572
    1bb4:	00000572 	.word	0x00000572
    1bb8:	00000572 	.word	0x00000572
    1bbc:	0000030e 	.word	0x0000030e
    1bc0:	00000572 	.word	0x00000572
    1bc4:	00000572 	.word	0x00000572
    1bc8:	00000572 	.word	0x00000572
    1bcc:	00000572 	.word	0x00000572
    1bd0:	00000572 	.word	0x00000572
    1bd4:	00000572 	.word	0x00000572
    1bd8:	00000572 	.word	0x00000572
    1bdc:	00000572 	.word	0x00000572
    1be0:	00000572 	.word	0x00000572
    1be4:	00000572 	.word	0x00000572
    1be8:	00000572 	.word	0x00000572
    1bec:	00000572 	.word	0x00000572
    1bf0:	00000572 	.word	0x00000572
    1bf4:	00000572 	.word	0x00000572
    1bf8:	00000572 	.word	0x00000572
    1bfc:	0000031e 	.word	0x0000031e
    1c00:	00000572 	.word	0x00000572
    1c04:	00000572 	.word	0x00000572
    1c08:	00000572 	.word	0x00000572
    1c0c:	00000572 	.word	0x00000572
    1c10:	00000572 	.word	0x00000572
    1c14:	00000572 	.word	0x00000572
    1c18:	00000572 	.word	0x00000572
    1c1c:	00000572 	.word	0x00000572
    1c20:	00000572 	.word	0x00000572
    1c24:	00000572 	.word	0x00000572
    1c28:	00000572 	.word	0x00000572
    1c2c:	00000572 	.word	0x00000572
    1c30:	00000572 	.word	0x00000572
    1c34:	00000572 	.word	0x00000572
    1c38:	00000572 	.word	0x00000572
    1c3c:	00000316 	.word	0x00000316
    1c40:	0000032e 	.word	0x0000032e
    1c44:	000002f6 	.word	0x000002f6
    1c48:	00000306 	.word	0x00000306
    1c4c:	000002fe 	.word	0x000002fe
    1c50:	00000002 	.word	0x00000002
    1c54:	00000003 	.word	0x00000003
    1c58:	00000028 	.word	0x00000028
    1c5c:	00000029 	.word	0x00000029
    1c60:	00000004 	.word	0x00000004
    1c64:	00000005 	.word	0x00000005
    1c68:	00000006 	.word	0x00000006
    1c6c:	00000007 	.word	0x00000007
    1c70:	00000020 	.word	0x00000020
    1c74:	00000021 	.word	0x00000021
    1c78:	00000022 	.word	0x00000022
    1c7c:	00000023 	.word	0x00000023
    1c80:	00000024 	.word	0x00000024
    1c84:	00000025 	.word	0x00000025
    1c88:	00000026 	.word	0x00000026
    1c8c:	00000027 	.word	0x00000027
    1c90:	00000008 	.word	0x00000008
    1c94:	00000009 	.word	0x00000009
    1c98:	0000000a 	.word	0x0000000a
    1c9c:	0000000b 	.word	0x0000000b
    1ca0:	42000800 	.word	0x42000800
    1ca4:	42000c00 	.word	0x42000c00
    1ca8:	42001000 	.word	0x42001000
    1cac:	42001400 	.word	0x42001400
    1cb0:	42001800 	.word	0x42001800
    1cb4:	42001c00 	.word	0x42001c00
    1cb8:	000010fa 	.word	0x000010fa
    1cbc:	000010f6 	.word	0x000010f6
    1cc0:	000010f6 	.word	0x000010f6
    1cc4:	00001158 	.word	0x00001158
    1cc8:	00001158 	.word	0x00001158
    1ccc:	0000110e 	.word	0x0000110e
    1cd0:	00001100 	.word	0x00001100
    1cd4:	00001114 	.word	0x00001114
    1cd8:	00001146 	.word	0x00001146
    1cdc:	000011e0 	.word	0x000011e0
    1ce0:	000011c0 	.word	0x000011c0
    1ce4:	000011c0 	.word	0x000011c0
    1ce8:	0000124c 	.word	0x0000124c
    1cec:	000011d2 	.word	0x000011d2
    1cf0:	000011ee 	.word	0x000011ee
    1cf4:	000011c4 	.word	0x000011c4
    1cf8:	000011fc 	.word	0x000011fc
    1cfc:	0000123c 	.word	0x0000123c

00001d00 <_init>:
    1d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1d02:	46c0      	nop			; (mov r8, r8)
    1d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1d06:	bc08      	pop	{r3}
    1d08:	469e      	mov	lr, r3
    1d0a:	4770      	bx	lr

00001d0c <__init_array_start>:
    1d0c:	000000dd 	.word	0x000000dd

00001d10 <_fini>:
    1d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1d12:	46c0      	nop			; (mov r8, r8)
    1d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1d16:	bc08      	pop	{r3}
    1d18:	469e      	mov	lr, r3
    1d1a:	4770      	bx	lr

00001d1c <__fini_array_start>:
    1d1c:	000000b5 	.word	0x000000b5
