
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Victoria Biliouris/ip_repo/i2s_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Victoria Biliouris/ip_repo/adau_controller_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 389.270 ; gain = 73.813
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_adau_controller_0_0' [C:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.runs/synth_1/.Xil/Vivado-17260-DESKTOP-TCE5RUO/realtime/design_1_adau_controller_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_adau_controller_0_0' (1#1) [C:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.runs/synth_1/.Xil/Vivado-17260-DESKTOP-TCE5RUO/realtime/design_1_adau_controller_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.runs/synth_1/.Xil/Vivado-17260-DESKTOP-TCE5RUO/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (2#1) [C:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.runs/synth_1/.Xil/Vivado-17260-DESKTOP-TCE5RUO/realtime/design_1_clk_wiz_0_0_stub.v:5]
ERROR: [Synth 8-439] module 'design_1_i2s_data_0_0' not found [C:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/hdl/design_1.v:230]
ERROR: [Synth 8-285] failed synthesizing module 'design_1' [C:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_wrapper' [C:/Users/Victoria Biliouris/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 428.594 ; gain = 113.137
---------------------------------------------------------------------------------
RTL Elaboration failed
11 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 01:37:16 2020...
