
pcmap.h,5369
#define ADRSPC_END	37,1150
#define ADRSPC_PROM	38,1220
#define ADRSPC_PROM_SPC_SIZ	39,1274
#define ADRSPC_PCMCIA_ATTR 40,1354
#define ADRSPC_PCMCIA_ATSPC_SIZ 41,1434
#define ADRSPC_PCMCIA_MEM 42,1512
#define ADRSPC_PCMCIA_MSPC_SIZ 44,1679
#define ADRSPC_RAM	45,1734
#define ADRSPC_RAM_SPC_SIZ	46,1785
#define ADRSPC_PCMCIA_REGS	47,1862
#define ADRSPC_PCMCIA_RGSPC_SIZ	48,1937
#define ADRSPC_PCMCIA_IO	49,2036
#define ADRSPC_PCMCIA_IOSPC_SIZ	50,2103
#define ADRSPC_NVRAM 51,2196
#define ADRSPC_NVRAM_SPC_SIZ 52,2259
#define ADRSPC_QUICC_DPRAM	53,2343
#define ADRSPC_QUICC_REGB	54,2423
#define ADRSPC_BAD_ADDR 55,2509
#define ADRSPC_NVRAM 60,2635
#define NVRAM_MAGIC_OFFSET 61,2705
#define NVRAM_START_OFFSET 62,2785
#define SYSTEM_CLOCK	65,2923
#define ADRSPC_SYS_VECT	66,2989
#define MONITOR_FREE_MEM_BASE 67,3081
#define MONITOR_STACK 68,3178
#define MONITOR_TMP_STACK 69,3232
#define CLPD6720_DATA_16_REGISTER 70,3312
#define CLPD6720_INDEX_REGISTER 71,3394
#define CLPD6720_DATA_REGISTER 72,3474
#define QUICC_MBAR_VALUE 74,3616
#define QUICC_MCR_INIT_VAL 75,3707
#define QUICC_MODCLK1_1_VAL	76,3792
#define QUICC_PEPAR_VAL	77,3859
#define QUICC_AVR_VAL	78,3928
#define QUICC_SWIV_VAL 79,3980
#define QUICC_SDCR_VAL 80,4061
#define QUICC_GMR_1M_VAL 81,4143
#define QUICC_GMR_4M_VAL 82,4237
#define QUICC_BR0_VAL	83,4327
#define QUICC_OR0_VAL	84,4400
#define QUICC_BR1_VAL	85,4481
#define QUICC_OR1_4MEG_VAL	86,4534
#define QUICC_OR1_8MEG_VAL	87,4622
#define QUICC_OR1_16MEG_VAL	88,4710
#define QUICC_BR2_VAL 89,4800
#define QUICC_OR2_VAL 90,4873
#define QUICC_BR3_VAL	91,4942
#define QUICC_OR3_VAL	92,5010
#define QUICC_BR4_VAL 93,5061
#define QUICC_OR4_VAL 94,5120
#define QUICC_BR5_VAL 95,5214
#define QUICC_OR5_VAL 96,5272
#define QUICC_BR6_VAL 97,5365
#define QUICC_OR6_VAL 98,5422
#define QUICC_BR7_VAL 99,5511
#define QUICC_OR7_32K_VAL 100,5596
#define QUICC_OR7_8K_VAL 101,5680
#define QUICC_CICR_VAL	102,5764
#define QUICC_SYPCR_VAL 108,5998
#define QUICC_SYPCR_NWD_VAL 115,6261
#define ENET_SCC_IDX 118,6400
#define ISDN_B_CHAN1_SCC_IDX 119,6467
#define ISDN_D_CHAN_SCC_IDX 120,6539
#define ISDN_B_CHAN2_SCC_IDX 121,6609
#define CONSOLE_SMC_IDX 124,6717
#define PIT_VECTOR_NUM 125,6797
#define MON_CON_RX_BD_IDX 128,6916
#define MON_CON_TX_BD_IDX 129,6998
#define MON_SPI_RX_BD_IDX 130,7083
#define MON_SPI_TX_BD_IDX 131,7141
#define SAP_QU_PT_A_PAR_TESTCON 137,7290
#define SAP_QU_PT_A_PAR_ID_RCLK 138,7382
#define SAP_QU_PT_A_PAR_ID_TCLK 139,7455
#define SAP_QU_PT_A_PAR_ET_TCLK 140,7528
#define SAP_QU_PT_A_PAR_ET_RCLK 141,7595
#define SAP_QU_PT_A_PAR_IB_CLK 142,7662
#define SAP_QU_PT_A_PAR_IB_RDAT 143,7732
#define SAP_QU_PT_A_PAR_IB_TDAT 144,7809
#define SAP_QU_PT_A_PAR_ID_TDAT 145,7887
#define SAP_QU_PT_A_PAR_ID_RDAT 146,7965
#define SAP_QU_PT_A_PAR_ET_FDX 147,8042
#define SAP_QU_PT_A_PAR_CON_DTR 148,8117
#define SAP_QU_PT_A_PAR_ET_TDAT 149,8200
#define SAP_QU_PT_A_PAR_ET_RDAT 150,8272
#define SAP_QU_PT_A_PAR_INIT 152,8344
#define SAP_QU_PT_A_DIR_INIT 153,8419
#define SAP_QU_PT_A_ODR_INIT 154,8489
#define SAP_QU_PT_B_PAR_RUNLED 157,8604
#define SAP_QU_PT_B_PAR_HWREV3 158,8683
#define SAP_QU_PT_B_PAR_HWREV2 159,8751
#define SAP_QU_PT_B_PAR_HWREV1 160,8819
#define SAP_QU_PT_B_PAR_HWREV0 161,8887
#define SAP_QU_PT_B_PAR_10B_POL 162,8955
#define SAP_QU_PT_B_PAR_WRX_LED 163,9021
#define SAP_QU_PT_B_PAR_WTX_LED 164,9092
#define SAP_QU_PT_B_PAR_10B_AUT 165,9163
#define SAP_QU_PT_B_PAR_ET_LOOP 166,9230
#define SAP_QU_PT_B_PAR_CON_RXD 167,9297
#define SAP_QU_PT_B_PAR_CON_TXD 168,9364
#define SAP_QU_PT_B_PAR_ET_JABR 169,9431
#define SAP_QU_PT_B_PAR_ISDN_CS 170,9503
#define SAP_QU_PT_B_PAR_SPI_SDI 171,9569
#define SAP_QU_PT_B_PAR_SPI_SDO 172,9637
#define SAP_QU_PT_B_PAR_SPI_CLK 173,9706
#define SAP_QU_PT_B_PAR_NV_SEL 174,9765
#define SAP_QU_PT_B_PAR_INIT 176,9828
#define SAP_QU_PT_B_DIR_INIT 177,9903
#define SAP_QU_PT_B_ODR_INIT 178,9973
#define SAP_QU_PT_B_HWREV_MASK 179,10044
#define SAP_QU_PT_B_HWREV(SAP_QU_PT_B_HWREV181,10188
#define SAP_QU_PT_C_PAR_I_FSA 184,10302
#define SAP_QU_PT_C_PAR_TPSQEL 185,10373
#define SAP_QU_PT_C_PAR_TPAPCE 186,10441
#define SAP_QU_PT_C_PAR_CON_DSR 187,10510
#define SAP_QU_PT_C_PAR_SIMM_3 189,10605
#define SAP_QU_PT_C_PAR_ET_RENA 190,10670
#define SAP_QU_PT_C_PAR_ET_CLSN 191,10744
#define SAP_QU_PT_C_PAR_SIMM_2 192,10812
#define SAP_QU_PT_C_PAR_SIMM_1 193,10877
#define SAP_QU_PT_C_PAR_SIMM_0 194,10942
#define SAP_QU_PT_C_PAR_ET_TENA 195,11007
#define SAP_QU_PT_C_PAR_INIT 197,11081
#define SAP_QU_PT_C_DIR_INIT 198,11156
#define SAP_QU_PT_C_SO_INIT 199,11226
#define CAT_QU_PT_A_PAR_INIT 203,11328
#define CAT_QU_PT_A_DIR_INIT 204,11403
#define CAT_QU_PT_A_ODR_INIT 205,11473
#define CAT_QU_PT_B_PAR_INIT 207,11546
#define CAT_QU_PT_B_DIR_INIT 208,11621
#define CAT_QU_PT_B_ODR_INIT 209,11691
#define CAT_QU_PT_C_PAR_INIT 211,11763
#define CAT_QU_PT_C_DIR_INIT 212,11838
#define CAT_QU_PT_C_SO_INIT 213,11908
#define FLASH_BASE_UMI 218,12043
#define QUICC_UMI_OR5_VAL 219,12082
#define QU_PT_C_FIXED_VPP_CTRL_UMI 220,12150
#define QU_PT_C_FIXED_VPP_CTRL_HANA 224,12249
#define FLASH_BASE_FIXED 230,12420
#define QUICC_FIXED_BR5_VAL 231,12466
#define QUICC_FIXED_OR5_VAL 232,12522
#define ADRSPC_FLASH_BASE 234,12571
#define ADRSPC_FLASH_END 235,12617
