// Seed: 2739050668
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_24;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_15;
  assign id_1[1] = id_4;
  reg  id_16;
  wire id_17;
  tri0 id_18;
  assign id_3 = id_8;
  wire id_19;
  wire id_20;
  always @(1 or posedge !id_3) begin : LABEL_0
    id_16 <= id_11[1 : 1'b0==1] + id_8;
  end
  module_0 modCall_1 (
      id_20,
      id_15,
      id_20,
      id_4,
      id_6,
      id_20,
      id_19,
      id_2,
      id_20,
      id_17,
      id_15,
      id_19,
      id_3,
      id_19,
      id_17,
      id_8,
      id_20,
      id_13,
      id_7,
      id_15,
      id_17,
      id_17,
      id_17
  );
  assign id_2[1!=1'b0] = id_18 ? 1 : id_4 ? id_4 : id_6;
endmodule
