<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: cpu/nrf52/include/periph_cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:25 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('nrf52_2include_2periph__cpu_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">periph_cpu.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__nrf52.html">Nordic nRF52 MCU</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>nRF52 specific definitions for handling peripherals  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>nRF52 specific definitions for handling peripherals </p>
<dl class="section author"><dt>Author</dt><dd>Hauke Petersen <a href="#" onclick="location.href='mai'+'lto:'+'hau'+'ke'+'.pe'+'te'+'rse'+'n@'+'fu-'+'be'+'rli'+'n.'+'de'; return false;">hauke<span class="obfuscator">.nosp@m.</span>.pet<span class="obfuscator">.nosp@m.</span>ersen<span class="obfuscator">.nosp@m.</span>@fu-<span class="obfuscator">.nosp@m.</span>berli<span class="obfuscator">.nosp@m.</span>n.de</a> </dd>
<dd>
Philipp-Alexander Blum <a href="#" onclick="location.href='mai'+'lto:'+'phi'+'li'+'pp-'+'bl'+'um@'+'ja'+'kik'+'u.'+'de'; return false;">phili<span class="obfuscator">.nosp@m.</span>pp-b<span class="obfuscator">.nosp@m.</span>lum@j<span class="obfuscator">.nosp@m.</span>akik<span class="obfuscator">.nosp@m.</span>u.de</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="nrf52_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>
</div><div class="textblock"><code>#include &quot;periph_cpu_common.h&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_cpu.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="nrf52_2include_2periph__cpu_8h__incl.svg" width="190" height="131"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="nrf52_2include_2periph__cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="memitem:afc465f12242e68f6c3695caa3ba0a169" id="r_afc465f12242e68f6c3695caa3ba0a169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc465f12242e68f6c3695caa3ba0a169">CLOCK_CORECLOCK</a>&#160;&#160;&#160;(64000000U)</td></tr>
<tr class="memdesc:afc465f12242e68f6c3695caa3ba0a169"><td class="mdescLeft">&#160;</td><td class="mdescRight">System core clock speed, fixed to 64MHz for all NRF52x CPUs.  <br /></td></tr>
<tr class="separator:afc465f12242e68f6c3695caa3ba0a169"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Peripheral clock speed (fixed to 16MHz for nRF52 based CPUs)</h2></td></tr>
<tr class="memitem:ab27691583b1a6b3095e4426e8523e954" id="r_ab27691583b1a6b3095e4426e8523e954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab27691583b1a6b3095e4426e8523e954">PERIPH_CLOCK</a>&#160;&#160;&#160;(16000000U)</td></tr>
<tr class="separator:ab27691583b1a6b3095e4426e8523e954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0c741db24aa2ccded869ba53f6a302" id="r_a2f0c741db24aa2ccded869ba53f6a302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f0c741db24aa2ccded869ba53f6a302">ADC_NUMOF</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memdesc:a2f0c741db24aa2ccded869ba53f6a302"><td class="mdescLeft">&#160;</td><td class="mdescRight">The nRF52 family of CPUs provides a fixed number of 9 ADC lines.  <br /></td></tr>
<tr class="separator:a2f0c741db24aa2ccded869ba53f6a302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d6c77df27eaeba19a369cec7754bb30" id="r_a7d6c77df27eaeba19a369cec7754bb30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d6c77df27eaeba19a369cec7754bb30">UART_TXBUF_SIZE</a>&#160;&#160;&#160;(64)</td></tr>
<tr class="memdesc:a7d6c77df27eaeba19a369cec7754bb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the UART TX buffer for non-blocking mode.  <br /></td></tr>
<tr class="separator:a7d6c77df27eaeba19a369cec7754bb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a3be2d66956bd67c0b66c32d8b30f17" id="r_a9a3be2d66956bd67c0b66c32d8b30f17"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="#a9a3be2d66956bd67c0b66c32d8b30f17a7d8a6d6505b0654ad7af44d549392516">NRF52_AIN0</a> = 0
, <a class="el" href="#a9a3be2d66956bd67c0b66c32d8b30f17a7f12fce52b36e7bebd1a90b69d6bbd2c">NRF52_AIN1</a> = 1
, <a class="el" href="#a9a3be2d66956bd67c0b66c32d8b30f17a4b47df322eb44f6aeaac38c3157332c1">NRF52_AIN2</a> = 2
, <a class="el" href="#a9a3be2d66956bd67c0b66c32d8b30f17aa28b23ba837e9e7508c5837ab06dd5a9">NRF52_AIN3</a> = 3
, <br />
&#160;&#160;<a class="el" href="#a9a3be2d66956bd67c0b66c32d8b30f17a8c76437be012f9778c81dfe0dfd96f5a">NRF52_AIN4</a> = 4
, <a class="el" href="#a9a3be2d66956bd67c0b66c32d8b30f17adcd0f69a94f72ecaefe111cc556a17ab">NRF52_AIN5</a> = 5
, <a class="el" href="#a9a3be2d66956bd67c0b66c32d8b30f17a671ed4777b8a34db7e33edcacae6c705">NRF52_AIN6</a> = 6
, <a class="el" href="#a9a3be2d66956bd67c0b66c32d8b30f17acac5953d119e4b3d32814a599400b7e2">NRF52_AIN7</a> = 7
, <br />
&#160;&#160;<a class="el" href="#a9a3be2d66956bd67c0b66c32d8b30f17aa75e405cfd0772c9ed403068fe380bde">NRF52_VDD</a> = 8
<br />
 }</td></tr>
<tr class="memdesc:a9a3be2d66956bd67c0b66c32d8b30f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">nRF52 specific naming of ADC lines (for convenience)  <a href="#a9a3be2d66956bd67c0b66c32d8b30f17">More...</a><br /></td></tr>
<tr class="separator:a9a3be2d66956bd67c0b66c32d8b30f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d66493ff64294cb45ee0b5e34d3ca73" id="r_a5d66493ff64294cb45ee0b5e34d3ca73"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d66493ff64294cb45ee0b5e34d3ca73">spi_twi_irq_cb_t</a>) (void *arg)</td></tr>
<tr class="memdesc:a5d66493ff64294cb45ee0b5e34d3ca73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common SPI/I2C interrupt callback.  <br /></td></tr>
<tr class="separator:a5d66493ff64294cb45ee0b5e34d3ca73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8565a1676ba53831f10fdf59117e0e05" id="r_a8565a1676ba53831f10fdf59117e0e05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8565a1676ba53831f10fdf59117e0e05">spi_twi_irq_register_spi</a> (NRF_SPIM_Type *bus, <a class="el" href="#a5d66493ff64294cb45ee0b5e34d3ca73">spi_twi_irq_cb_t</a> cb, void *arg)</td></tr>
<tr class="memdesc:a8565a1676ba53831f10fdf59117e0e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register a SPI IRQ handler for a shared I2C/SPI irq vector.  <br /></td></tr>
<tr class="separator:a8565a1676ba53831f10fdf59117e0e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a3007f4f21a176008a909a56c38a1b" id="r_a19a3007f4f21a176008a909a56c38a1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19a3007f4f21a176008a909a56c38a1b">spi_twi_irq_register_i2c</a> (NRF_TWIM_Type *bus, <a class="el" href="#a5d66493ff64294cb45ee0b5e34d3ca73">spi_twi_irq_cb_t</a> cb, void *arg)</td></tr>
<tr class="memdesc:a19a3007f4f21a176008a909a56c38a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register a I2C IRQ handler for a shared I2C/SPI irq vector.  <br /></td></tr>
<tr class="separator:a19a3007f4f21a176008a909a56c38a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa4cc49aa16ef8bd38d019a95560dd65" id="r_aaa4cc49aa16ef8bd38d019a95560dd65"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa4cc49aa16ef8bd38d019a95560dd65">nrf5x_i2c_acquire</a> (NRF_TWIM_Type *bus, <a class="el" href="#a5d66493ff64294cb45ee0b5e34d3ca73">spi_twi_irq_cb_t</a> cb, void *arg)</td></tr>
<tr class="memdesc:aaa4cc49aa16ef8bd38d019a95560dd65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acquire the shared I2C/SPI peripheral in I2C mode.  <br /></td></tr>
<tr class="separator:aaa4cc49aa16ef8bd38d019a95560dd65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af575e35f42deab21bf603e8e2d6f2bfc" id="r_af575e35f42deab21bf603e8e2d6f2bfc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af575e35f42deab21bf603e8e2d6f2bfc">nrf5x_i2c_release</a> (NRF_TWIM_Type *bus)</td></tr>
<tr class="memdesc:af575e35f42deab21bf603e8e2d6f2bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release the shared I2C/SPI peripheral in I2C mode.  <br /></td></tr>
<tr class="separator:af575e35f42deab21bf603e8e2d6f2bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41917a2be3f63474430bb57a4242beee" id="r_a41917a2be3f63474430bb57a4242beee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41917a2be3f63474430bb57a4242beee">nrf5x_spi_acquire</a> (NRF_SPIM_Type *bus, <a class="el" href="#a5d66493ff64294cb45ee0b5e34d3ca73">spi_twi_irq_cb_t</a> cb, void *arg)</td></tr>
<tr class="memdesc:a41917a2be3f63474430bb57a4242beee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acquire the shared I2C/SPI peripheral in SPI mode.  <br /></td></tr>
<tr class="separator:a41917a2be3f63474430bb57a4242beee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365aa4ba166c294cb63edd596f40b889" id="r_a365aa4ba166c294cb63edd596f40b889"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a365aa4ba166c294cb63edd596f40b889">nrf5x_spi_release</a> (NRF_SPIM_Type *bus)</td></tr>
<tr class="memdesc:a365aa4ba166c294cb63edd596f40b889"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acquire the shared I2C/SPI peripheral in SPI mode.  <br /></td></tr>
<tr class="separator:a365aa4ba166c294cb63edd596f40b889"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2f0c741db24aa2ccded869ba53f6a302" name="a2f0c741db24aa2ccded869ba53f6a302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f0c741db24aa2ccded869ba53f6a302">&#9670;&#160;</a></span>ADC_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_NUMOF&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The nRF52 family of CPUs provides a fixed number of 9 ADC lines. </p>

<p class="definition">Definition at line <a class="el" href="nrf52_2include_2periph__cpu_8h_source.html#l00046">46</a> of file <a class="el" href="nrf52_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="afc465f12242e68f6c3695caa3ba0a169" name="afc465f12242e68f6c3695caa3ba0a169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc465f12242e68f6c3695caa3ba0a169">&#9670;&#160;</a></span>CLOCK_CORECLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCK_CORECLOCK&#160;&#160;&#160;(64000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System core clock speed, fixed to 64MHz for all NRF52x CPUs. </p>

<p class="definition">Definition at line <a class="el" href="nrf52_2include_2periph__cpu_8h_source.html#l00033">33</a> of file <a class="el" href="nrf52_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ab27691583b1a6b3095e4426e8523e954" name="ab27691583b1a6b3095e4426e8523e954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab27691583b1a6b3095e4426e8523e954">&#9670;&#160;</a></span>PERIPH_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_CLOCK&#160;&#160;&#160;(16000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="nrf52_2include_2periph__cpu_8h_source.html#l00038">38</a> of file <a class="el" href="nrf52_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a7d6c77df27eaeba19a369cec7754bb30" name="a7d6c77df27eaeba19a369cec7754bb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d6c77df27eaeba19a369cec7754bb30">&#9670;&#160;</a></span>UART_TXBUF_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXBUF_SIZE&#160;&#160;&#160;(64)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Size of the UART TX buffer for non-blocking mode. </p>

<p class="definition">Definition at line <a class="el" href="nrf52_2include_2periph__cpu_8h_source.html#l00088">88</a> of file <a class="el" href="nrf52_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a5d66493ff64294cb45ee0b5e34d3ca73" name="a5d66493ff64294cb45ee0b5e34d3ca73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d66493ff64294cb45ee0b5e34d3ca73">&#9670;&#160;</a></span>spi_twi_irq_cb_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* spi_twi_irq_cb_t) (void *arg)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Common SPI/I2C interrupt callback. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">arg</td><td>Opaque context pointer </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="nrf52_2include_2periph__cpu_8h_source.html#l00096">96</a> of file <a class="el" href="nrf52_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a9a3be2d66956bd67c0b66c32d8b30f17" name="a9a3be2d66956bd67c0b66c32d8b30f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a3be2d66956bd67c0b66c32d8b30f17">&#9670;&#160;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>nRF52 specific naming of ADC lines (for convenience) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9a3be2d66956bd67c0b66c32d8b30f17a7d8a6d6505b0654ad7af44d549392516" name="a9a3be2d66956bd67c0b66c32d8b30f17a7d8a6d6505b0654ad7af44d549392516"></a>NRF52_AIN0&#160;</td><td class="fielddoc"><p>Analog Input 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9a3be2d66956bd67c0b66c32d8b30f17a7f12fce52b36e7bebd1a90b69d6bbd2c" name="a9a3be2d66956bd67c0b66c32d8b30f17a7f12fce52b36e7bebd1a90b69d6bbd2c"></a>NRF52_AIN1&#160;</td><td class="fielddoc"><p>Analog Input 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9a3be2d66956bd67c0b66c32d8b30f17a4b47df322eb44f6aeaac38c3157332c1" name="a9a3be2d66956bd67c0b66c32d8b30f17a4b47df322eb44f6aeaac38c3157332c1"></a>NRF52_AIN2&#160;</td><td class="fielddoc"><p>Analog Input 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9a3be2d66956bd67c0b66c32d8b30f17aa28b23ba837e9e7508c5837ab06dd5a9" name="a9a3be2d66956bd67c0b66c32d8b30f17aa28b23ba837e9e7508c5837ab06dd5a9"></a>NRF52_AIN3&#160;</td><td class="fielddoc"><p>Analog Input 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9a3be2d66956bd67c0b66c32d8b30f17a8c76437be012f9778c81dfe0dfd96f5a" name="a9a3be2d66956bd67c0b66c32d8b30f17a8c76437be012f9778c81dfe0dfd96f5a"></a>NRF52_AIN4&#160;</td><td class="fielddoc"><p>Analog Input 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9a3be2d66956bd67c0b66c32d8b30f17adcd0f69a94f72ecaefe111cc556a17ab" name="a9a3be2d66956bd67c0b66c32d8b30f17adcd0f69a94f72ecaefe111cc556a17ab"></a>NRF52_AIN5&#160;</td><td class="fielddoc"><p>Analog Input 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9a3be2d66956bd67c0b66c32d8b30f17a671ed4777b8a34db7e33edcacae6c705" name="a9a3be2d66956bd67c0b66c32d8b30f17a671ed4777b8a34db7e33edcacae6c705"></a>NRF52_AIN6&#160;</td><td class="fielddoc"><p>Analog Input 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9a3be2d66956bd67c0b66c32d8b30f17acac5953d119e4b3d32814a599400b7e2" name="a9a3be2d66956bd67c0b66c32d8b30f17acac5953d119e4b3d32814a599400b7e2"></a>NRF52_AIN7&#160;</td><td class="fielddoc"><p>Analog Input 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9a3be2d66956bd67c0b66c32d8b30f17aa75e405cfd0772c9ed403068fe380bde" name="a9a3be2d66956bd67c0b66c32d8b30f17aa75e405cfd0772c9ed403068fe380bde"></a>NRF52_VDD&#160;</td><td class="fielddoc"><p>VDD, not useful if VDD is reference... </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="nrf52_2include_2periph__cpu_8h_source.html#l00052">52</a> of file <a class="el" href="nrf52_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aaa4cc49aa16ef8bd38d019a95560dd65" name="aaa4cc49aa16ef8bd38d019a95560dd65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa4cc49aa16ef8bd38d019a95560dd65">&#9670;&#160;</a></span>nrf5x_i2c_acquire()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void nrf5x_i2c_acquire </td>
          <td>(</td>
          <td class="paramtype">NRF_TWIM_Type *</td>          <td class="paramname"><span class="paramname"><em>bus</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="#a5d66493ff64294cb45ee0b5e34d3ca73">spi_twi_irq_cb_t</a></td>          <td class="paramname"><span class="paramname"><em>cb</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *</td>          <td class="paramname"><span class="paramname"><em>arg</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acquire the shared I2C/SPI peripheral in I2C mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus</td><td>bus to acquire exclusive access on </td></tr>
    <tr><td class="paramname">cb</td><td>ISR handler to call on IRQ </td></tr>
    <tr><td class="paramname">arg</td><td>ISR handler argument </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af575e35f42deab21bf603e8e2d6f2bfc" name="af575e35f42deab21bf603e8e2d6f2bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af575e35f42deab21bf603e8e2d6f2bfc">&#9670;&#160;</a></span>nrf5x_i2c_release()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void nrf5x_i2c_release </td>
          <td>(</td>
          <td class="paramtype">NRF_TWIM_Type *</td>          <td class="paramname"><span class="paramname"><em>bus</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Release the shared I2C/SPI peripheral in I2C mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus</td><td>bus to release exclusive access on </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a41917a2be3f63474430bb57a4242beee" name="a41917a2be3f63474430bb57a4242beee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41917a2be3f63474430bb57a4242beee">&#9670;&#160;</a></span>nrf5x_spi_acquire()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void nrf5x_spi_acquire </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *</td>          <td class="paramname"><span class="paramname"><em>bus</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="#a5d66493ff64294cb45ee0b5e34d3ca73">spi_twi_irq_cb_t</a></td>          <td class="paramname"><span class="paramname"><em>cb</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *</td>          <td class="paramname"><span class="paramname"><em>arg</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acquire the shared I2C/SPI peripheral in SPI mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus</td><td>bus to release exclusive access on </td></tr>
    <tr><td class="paramname">cb</td><td>ISR handler to call on IRQ </td></tr>
    <tr><td class="paramname">arg</td><td>ISR handler argument </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a365aa4ba166c294cb63edd596f40b889" name="a365aa4ba166c294cb63edd596f40b889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365aa4ba166c294cb63edd596f40b889">&#9670;&#160;</a></span>nrf5x_spi_release()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void nrf5x_spi_release </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *</td>          <td class="paramname"><span class="paramname"><em>bus</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acquire the shared I2C/SPI peripheral in SPI mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus</td><td>bus to release exclusive access on </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a19a3007f4f21a176008a909a56c38a1b" name="a19a3007f4f21a176008a909a56c38a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19a3007f4f21a176008a909a56c38a1b">&#9670;&#160;</a></span>spi_twi_irq_register_i2c()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_twi_irq_register_i2c </td>
          <td>(</td>
          <td class="paramtype">NRF_TWIM_Type *</td>          <td class="paramname"><span class="paramname"><em>bus</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="#a5d66493ff64294cb45ee0b5e34d3ca73">spi_twi_irq_cb_t</a></td>          <td class="paramname"><span class="paramname"><em>cb</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *</td>          <td class="paramname"><span class="paramname"><em>arg</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register a I2C IRQ handler for a shared I2C/SPI irq vector. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus</td><td>bus to register the IRQ handler on </td></tr>
    <tr><td class="paramname">cb</td><td>callback to call on IRQ </td></tr>
    <tr><td class="paramname">arg</td><td>Argument to pass to the handler </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8565a1676ba53831f10fdf59117e0e05" name="a8565a1676ba53831f10fdf59117e0e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8565a1676ba53831f10fdf59117e0e05">&#9670;&#160;</a></span>spi_twi_irq_register_spi()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_twi_irq_register_spi </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *</td>          <td class="paramname"><span class="paramname"><em>bus</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="#a5d66493ff64294cb45ee0b5e34d3ca73">spi_twi_irq_cb_t</a></td>          <td class="paramname"><span class="paramname"><em>cb</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *</td>          <td class="paramname"><span class="paramname"><em>arg</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register a SPI IRQ handler for a shared I2C/SPI irq vector. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus</td><td>bus to register the IRQ handler on </td></tr>
    <tr><td class="paramname">cb</td><td>callback to call on IRQ </td></tr>
    <tr><td class="paramname">arg</td><td>Argument to pass to the handler </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
