Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Sep 13 11:57:51 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Func_test1_wrapper_timing_summary_routed.rpt -pb Func_test1_wrapper_timing_summary_routed.pb -rpx Func_test1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Func_test1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.229        0.000                      0                 3287        0.054        0.000                      0                 3287       41.160        0.000                       0                  1193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        74.229        0.000                      0                 3005        0.054        0.000                      0                 3005       41.160        0.000                       0                  1193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             78.874        0.000                      0                  282        0.470        0.000                      0                  282  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       74.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.229ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 2.594ns (28.435%)  route 6.529ns (71.565%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 88.310 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.739     5.283    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X15Y107        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.419     5.702 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.848     6.550    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.362 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.362    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.601 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9/O[2]
                         net (fo=72, routed)          1.809     9.410    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9_n_5
    SLICE_X25Y108        LUT6 (Prop_lut6_I4_O)        0.301     9.711 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152/O
                         net (fo=2, routed)           0.994    10.706    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152_n_0
    SLICE_X25Y107        LUT6 (Prop_lut6_I1_O)        0.124    10.830 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25/O
                         net (fo=2, routed)           0.753    11.583    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25_n_0
    SLICE_X16Y107        LUT6 (Prop_lut6_I5_O)        0.124    11.707 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12/O
                         net (fo=4, routed)           1.296    13.003    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_5/O
                         net (fo=1, routed)           0.473    13.600    Func_test1_i/TM_packet_sender_0/U0/in16[4]
    SLICE_X15Y103        LUT3 (Prop_lut3_I2_O)        0.119    13.719 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_2/O
                         net (fo=1, routed)           0.355    14.074    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_2_n_0
    SLICE_X14Y103        LUT4 (Prop_lut4_I0_O)        0.332    14.406 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    14.406    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1_n_0
    SLICE_X14Y103        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.615    88.310    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X14Y103        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/C
                         clock pessimism              0.279    88.589    
                         clock uncertainty           -0.035    88.554    
    SLICE_X14Y103        FDRE (Setup_fdre_C_D)        0.081    88.635    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         88.635    
                         arrival time                         -14.406    
  -------------------------------------------------------------------
                         slack                                 74.229    

Slack (MET) :             74.318ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.032ns  (logic 2.391ns (26.474%)  route 6.641ns (73.526%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 88.310 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.739     5.283    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X15Y107        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.419     5.702 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.848     6.550    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.362 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.362    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.601 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9/O[2]
                         net (fo=72, routed)          1.809     9.410    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9_n_5
    SLICE_X25Y108        LUT6 (Prop_lut6_I4_O)        0.301     9.711 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152/O
                         net (fo=2, routed)           0.994    10.706    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152_n_0
    SLICE_X25Y107        LUT6 (Prop_lut6_I1_O)        0.124    10.830 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25/O
                         net (fo=2, routed)           0.748    11.578    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25_n_0
    SLICE_X16Y107        LUT6 (Prop_lut6_I1_O)        0.124    11.702 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12/O
                         net (fo=3, routed)           1.031    12.733    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.124    12.857 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_5/O
                         net (fo=1, routed)           0.787    13.645    Func_test1_i/TM_packet_sender_0/U0/in16[0]
    SLICE_X15Y103        LUT3 (Prop_lut3_I2_O)        0.124    13.769 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2/O
                         net (fo=1, routed)           0.422    14.191    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2_n_0
    SLICE_X14Y103        LUT4 (Prop_lut4_I0_O)        0.124    14.315 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_1/O
                         net (fo=1, routed)           0.000    14.315    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_1_n_0
    SLICE_X14Y103        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.615    88.310    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X14Y103        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/C
                         clock pessimism              0.279    88.589    
                         clock uncertainty           -0.035    88.554    
    SLICE_X14Y103        FDRE (Setup_fdre_C_D)        0.079    88.633    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         88.633    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                 74.318    

Slack (MET) :             74.353ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 2.623ns (29.318%)  route 6.324ns (70.682%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 88.310 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.739     5.283    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X15Y107        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.419     5.702 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.848     6.550    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.362 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.362    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.601 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9/O[2]
                         net (fo=72, routed)          1.809     9.410    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9_n_5
    SLICE_X25Y108        LUT6 (Prop_lut6_I4_O)        0.301     9.711 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152/O
                         net (fo=2, routed)           0.994    10.706    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152_n_0
    SLICE_X25Y107        LUT6 (Prop_lut6_I1_O)        0.124    10.830 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25/O
                         net (fo=2, routed)           0.753    11.583    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25_n_0
    SLICE_X16Y107        LUT6 (Prop_lut6_I5_O)        0.124    11.707 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12/O
                         net (fo=4, routed)           0.805    12.512    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I5_O)        0.124    12.636 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_5/O
                         net (fo=1, routed)           0.564    13.200    Func_test1_i/TM_packet_sender_0/U0/in16[5]
    SLICE_X13Y104        LUT3 (Prop_lut3_I2_O)        0.153    13.353 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_2/O
                         net (fo=1, routed)           0.550    13.903    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_2_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I0_O)        0.327    14.230 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    14.230    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1_n_0
    SLICE_X15Y104        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.615    88.310    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X15Y104        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/C
                         clock pessimism              0.279    88.589    
                         clock uncertainty           -0.035    88.554    
    SLICE_X15Y104        FDRE (Setup_fdre_C_D)        0.029    88.583    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         88.583    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                 74.353    

Slack (MET) :             74.356ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.992ns  (logic 3.090ns (34.366%)  route 5.902ns (65.634%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 88.310 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.739     5.283    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X15Y107        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.419     5.702 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.848     6.550    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.362 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.362    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.685 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9/O[1]
                         net (fo=72, routed)          1.548     9.233    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9_n_6
    SLICE_X25Y106        LUT6 (Prop_lut6_I2_O)        0.306     9.539 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_338/O
                         net (fo=1, routed)           0.000     9.539    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_338_n_0
    SLICE_X25Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     9.751 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_138/O
                         net (fo=1, routed)           0.000     9.751    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_138_n_0
    SLICE_X25Y106        MUXF8 (Prop_muxf8_I1_O)      0.094     9.845 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_56/O
                         net (fo=3, routed)           1.270    11.114    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_56_n_0
    SLICE_X17Y106        LUT6 (Prop_lut6_I1_O)        0.316    11.430 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_12/O
                         net (fo=4, routed)           1.267    12.698    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_12_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I0_O)        0.124    12.822 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_5/O
                         net (fo=1, routed)           0.667    13.489    Func_test1_i/TM_packet_sender_0/U0/in16[3]
    SLICE_X13Y103        LUT3 (Prop_lut3_I2_O)        0.152    13.641 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_2/O
                         net (fo=1, routed)           0.302    13.943    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_2_n_0
    SLICE_X14Y103        LUT4 (Prop_lut4_I0_O)        0.332    14.275 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    14.275    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1_n_0
    SLICE_X14Y103        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.615    88.310    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X14Y103        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/C
                         clock pessimism              0.279    88.589    
                         clock uncertainty           -0.035    88.554    
    SLICE_X14Y103        FDRE (Setup_fdre_C_D)        0.077    88.631    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         88.631    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                 74.356    

Slack (MET) :             74.407ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 2.856ns (31.937%)  route 6.087ns (68.063%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 88.310 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.739     5.283    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X15Y107        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.419     5.702 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.848     6.550    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.362 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.362    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.601 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9/O[2]
                         net (fo=72, routed)          1.807     9.408    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9_n_5
    SLICE_X25Y108        LUT5 (Prop_lut5_I3_O)        0.331     9.739 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_149/O
                         net (fo=1, routed)           0.802    10.541    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_149_n_0
    SLICE_X25Y107        LUT6 (Prop_lut6_I0_O)        0.327    10.868 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_61/O
                         net (fo=1, routed)           0.963    11.831    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_61_n_0
    SLICE_X16Y107        LUT6 (Prop_lut6_I0_O)        0.124    11.955 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_20/O
                         net (fo=1, routed)           0.568    12.523    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_20_n_0
    SLICE_X15Y105        LUT6 (Prop_lut6_I3_O)        0.124    12.647 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_8/O
                         net (fo=1, routed)           0.782    13.429    Func_test1_i/TM_packet_sender_0/U0/in16[7]
    SLICE_X15Y104        LUT3 (Prop_lut3_I2_O)        0.153    13.582 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3/O
                         net (fo=1, routed)           0.317    13.898    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3_n_0
    SLICE_X14Y103        LUT3 (Prop_lut3_I0_O)        0.327    14.225 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_2/O
                         net (fo=1, routed)           0.000    14.225    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_2_n_0
    SLICE_X14Y103        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.615    88.310    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X14Y103        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/C
                         clock pessimism              0.279    88.589    
                         clock uncertainty           -0.035    88.554    
    SLICE_X14Y103        FDRE (Setup_fdre_C_D)        0.079    88.633    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         88.633    
                         arrival time                         -14.226    
  -------------------------------------------------------------------
                         slack                                 74.407    

Slack (MET) :             74.573ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.391ns (27.399%)  route 6.336ns (72.601%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 88.310 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.739     5.283    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X15Y107        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.419     5.702 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.848     6.550    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.362 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.362    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.601 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9/O[2]
                         net (fo=72, routed)          1.809     9.410    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9_n_5
    SLICE_X25Y108        LUT6 (Prop_lut6_I4_O)        0.301     9.711 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152/O
                         net (fo=2, routed)           0.994    10.706    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152_n_0
    SLICE_X25Y107        LUT6 (Prop_lut6_I1_O)        0.124    10.830 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25/O
                         net (fo=2, routed)           0.748    11.578    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25_n_0
    SLICE_X16Y107        LUT6 (Prop_lut6_I1_O)        0.124    11.702 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12/O
                         net (fo=3, routed)           1.176    12.878    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.124    13.002 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_5/O
                         net (fo=1, routed)           0.473    13.476    Func_test1_i/TM_packet_sender_0/U0/in16[2]
    SLICE_X13Y103        LUT3 (Prop_lut3_I2_O)        0.124    13.600 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2/O
                         net (fo=1, routed)           0.286    13.886    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2_n_0
    SLICE_X15Y103        LUT4 (Prop_lut4_I0_O)        0.124    14.010 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_1/O
                         net (fo=1, routed)           0.000    14.010    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_1_n_0
    SLICE_X15Y103        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.615    88.310    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X15Y103        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/C
                         clock pessimism              0.279    88.589    
                         clock uncertainty           -0.035    88.554    
    SLICE_X15Y103        FDRE (Setup_fdre_C_D)        0.029    88.583    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         88.583    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                 74.573    

Slack (MET) :             75.320ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.391ns (29.955%)  route 5.591ns (70.045%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 88.310 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.739     5.283    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X15Y107        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.419     5.702 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.848     6.550    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.362 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.362    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.601 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9/O[2]
                         net (fo=72, routed)          1.809     9.410    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9_n_5
    SLICE_X25Y108        LUT6 (Prop_lut6_I4_O)        0.301     9.711 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152/O
                         net (fo=2, routed)           0.994    10.706    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152_n_0
    SLICE_X25Y107        LUT6 (Prop_lut6_I1_O)        0.124    10.830 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25/O
                         net (fo=2, routed)           0.753    11.583    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25_n_0
    SLICE_X16Y107        LUT6 (Prop_lut6_I5_O)        0.124    11.707 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12/O
                         net (fo=4, routed)           0.772    12.479    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12_n_0
    SLICE_X15Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.603 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_5/O
                         net (fo=1, routed)           0.263    12.866    Func_test1_i/TM_packet_sender_0/U0/in16[6]
    SLICE_X15Y104        LUT3 (Prop_lut3_I2_O)        0.124    12.990 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2/O
                         net (fo=1, routed)           0.151    13.141    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I0_O)        0.124    13.265 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_1/O
                         net (fo=1, routed)           0.000    13.265    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_1_n_0
    SLICE_X15Y104        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.615    88.310    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X15Y104        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/C
                         clock pessimism              0.279    88.589    
                         clock uncertainty           -0.035    88.554    
    SLICE_X15Y104        FDRE (Setup_fdre_C_D)        0.031    88.585    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         88.585    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                 75.320    

Slack (MET) :             75.349ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 3.294ns (42.566%)  route 4.445ns (57.434%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 88.309 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.739     5.283    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X15Y107        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.419     5.702 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.848     6.550    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.362 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.362    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.479    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.596    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_16_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.713    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.830 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.830    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_27_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.947    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_26_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.270 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_17/O[1]
                         net (fo=1, routed)           0.997     9.267    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_17_n_6
    SLICE_X13Y111        LUT2 (Prop_lut2_I0_O)        0.306     9.573 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_9/O
                         net (fo=1, routed)           0.000     9.573    Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_9_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.109 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_3/CO[2]
                         net (fo=2, routed)           0.997    11.106    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_3_n_1
    SLICE_X12Y104        LUT6 (Prop_lut6_I2_O)        0.313    11.419 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_1/O
                         net (fo=33, routed)          1.603    13.022    Func_test1_i/TM_packet_sender_0/U0/bit_cnt
    SLICE_X10Y108        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.614    88.309    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X10Y108        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[10]/C
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X10Y108        FDRE (Setup_fdre_C_CE)      -0.169    88.371    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         88.371    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                 75.349    

Slack (MET) :             75.370ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 3.776ns (47.635%)  route 4.151ns (52.365%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 88.305 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.739     5.283    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X15Y107        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.419     5.702 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.848     6.550    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.362 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.362    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.479    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.596    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_16_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.713    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.830 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.830    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_27_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.947    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_26_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.270 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_17/O[1]
                         net (fo=1, routed)           0.997     9.267    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_17_n_6
    SLICE_X13Y111        LUT2 (Prop_lut2_I0_O)        0.306     9.573 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_9/O
                         net (fo=1, routed)           0.000     9.573    Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_9_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.109 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_3/CO[2]
                         net (fo=2, routed)           0.709    10.818    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[31]_i_3_n_1
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.313    11.131 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           1.163    12.294    Func_test1_i/TM_packet_sender_0/U0/state__0
    SLICE_X13Y114        LUT5 (Prop_lut5_I4_O)        0.150    12.444 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.434    12.878    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X13Y114        LUT2 (Prop_lut2_I1_O)        0.332    13.210 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.210    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X13Y114        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.610    88.305    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X13Y114        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.279    88.584    
                         clock uncertainty           -0.035    88.549    
    SLICE_X13Y114        FDRE (Setup_fdre_C_D)        0.031    88.580    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         88.580    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                 75.370    

Slack (MET) :             75.435ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.864ns  (logic 2.854ns (36.290%)  route 5.010ns (63.710%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 88.310 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.739     5.283    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X15Y107        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.419     5.702 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.848     6.550    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.362 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.362    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.685 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9/O[1]
                         net (fo=72, routed)          1.548     9.233    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9_n_6
    SLICE_X25Y106        LUT6 (Prop_lut6_I2_O)        0.306     9.539 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_338/O
                         net (fo=1, routed)           0.000     9.539    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_338_n_0
    SLICE_X25Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     9.751 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_138/O
                         net (fo=1, routed)           0.000     9.751    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_138_n_0
    SLICE_X25Y106        MUXF8 (Prop_muxf8_I1_O)      0.094     9.845 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_56/O
                         net (fo=3, routed)           1.231    11.076    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_56_n_0
    SLICE_X17Y106        LUT6 (Prop_lut6_I3_O)        0.316    11.392 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_12/O
                         net (fo=2, routed)           0.966    12.358    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_12_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.482 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_5/O
                         net (fo=1, routed)           0.263    12.745    Func_test1_i/TM_packet_sender_0/U0/in16[1]
    SLICE_X13Y104        LUT3 (Prop_lut3_I2_O)        0.124    12.869 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_2/O
                         net (fo=1, routed)           0.154    13.023    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_2_n_0
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.124    13.147 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    13.147    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1_n_0
    SLICE_X13Y104        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.615    88.310    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X13Y104        FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/C
                         clock pessimism              0.279    88.589    
                         clock uncertainty           -0.035    88.554    
    SLICE_X13Y104        FDRE (Setup_fdre_C_D)        0.029    88.583    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         88.583    
                         arrival time                         -13.147    
  -------------------------------------------------------------------
                         slack                                 75.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Func_test1_i/I2C_full_sensor_data_0/U0/o_i2c_data_wr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/I2Cmod_0/U0/data_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.657%)  route 0.203ns (61.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.641     1.545    Func_test1_i/I2C_full_sensor_data_0/U0/clk
    SLICE_X33Y111        FDRE                                         r  Func_test1_i/I2C_full_sensor_data_0/U0/o_i2c_data_wr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.128     1.673 r  Func_test1_i/I2C_full_sensor_data_0/U0/o_i2c_data_wr_reg[6]/Q
                         net (fo=3, routed)           0.203     1.876    Func_test1_i/I2Cmod_0/U0/data_wr[6]
    SLICE_X36Y111        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.914     2.064    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X36Y111        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_tx_reg[6]/C
                         clock pessimism             -0.255     1.809    
    SLICE_X36Y111        FDRE (Hold_fdre_C_D)         0.013     1.822    Func_test1_i/I2Cmod_0/U0/data_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.642     1.546    Func_test1_i/I2C_full_sensor_data_0/U0/clk
    SLICE_X33Y109        FDRE                                         r  Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDRE (Prop_fdre_C_Q)         0.141     1.687 r  Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.056     1.743    Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg_n_0_[8]
    SLICE_X33Y109        FDRE                                         r  Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.915     2.065    Func_test1_i/I2C_full_sensor_data_0/U0/clk
    SLICE_X33Y109        FDRE                                         r  Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.518     1.546    
    SLICE_X33Y109        FDRE (Hold_fdre_C_D)         0.066     1.612    Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Func_test1_i/Write6_0/U0/write_data_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.184ns (30.950%)  route 0.411ns (69.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.562     1.466    Func_test1_i/Write6_0/U0/sysclk
    SLICE_X31Y99         FDPE                                         r  Func_test1_i/Write6_0/U0/write_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  Func_test1_i/Write6_0/U0/write_data_reg[9]/Q
                         net (fo=3, routed)           0.411     2.017    Func_test1_i/RW_ROUTER4_0/U0/DQ_o_write[9]
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.043     2.060 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o[9]_i_1/O
                         net (fo=1, routed)           0.000     2.060    Func_test1_i/RW_ROUTER4_0/U0/DQ_o[9]_i_1_n_0
    SLICE_X31Y100        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.917     2.067    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X31Y100        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[9]/C
                         clock pessimism             -0.250     1.816    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.107     1.923    Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.642     1.546    Func_test1_i/I2C_full_sensor_data_0/U0/clk
    SLICE_X33Y109        FDRE                                         r  Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDRE (Prop_fdre_C_Q)         0.141     1.687 r  Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           0.068     1.755    Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg_n_0_[6]
    SLICE_X33Y109        FDRE                                         r  Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.915     2.065    Func_test1_i/I2C_full_sensor_data_0/U0/clk
    SLICE_X33Y109        FDRE                                         r  Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.518     1.546    
    SLICE_X33Y109        FDRE (Hold_fdre_C_D)         0.070     1.616    Func_test1_i/I2C_full_sensor_data_0/U0/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Func_test1_i/Write6_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.644     1.548    Func_test1_i/Write6_0/U0/sysclk
    SLICE_X31Y102        FDCE                                         r  Func_test1_i/Write6_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  Func_test1_i/Write6_0/U0/A_reg[0]/Q
                         net (fo=1, routed)           0.087     1.776    Func_test1_i/RW_ROUTER4_0/U0/A_write[0]
    SLICE_X30Y102        LUT3 (Prop_lut3_I1_O)        0.045     1.821 r  Func_test1_i/RW_ROUTER4_0/U0/A[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    Func_test1_i/RW_ROUTER4_0/U0/p_1_in[0]
    SLICE_X30Y102        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.917     2.067    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X30Y102        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[0]/C
                         clock pessimism             -0.505     1.561    
    SLICE_X30Y102        FDRE (Hold_fdre_C_D)         0.120     1.681    Func_test1_i/RW_ROUTER4_0/U0/A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Func_test1_i/I2C_full_sensor_data_0/U0/rtc_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.330%)  route 0.059ns (29.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.641     1.545    Func_test1_i/I2C_full_sensor_data_0/U0/clk
    SLICE_X29Y110        FDRE                                         r  Func_test1_i/I2C_full_sensor_data_0/U0/rtc_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.141     1.686 r  Func_test1_i/I2C_full_sensor_data_0/U0/rtc_data_reg[17]/Q
                         net (fo=1, routed)           0.059     1.746    Func_test1_i/I2C_full_sensor_data_0/U0/rtc_data[17]
    SLICE_X28Y110        FDRE                                         r  Func_test1_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.915     2.065    Func_test1_i/I2C_full_sensor_data_0/U0/clk
    SLICE_X28Y110        FDRE                                         r  Func_test1_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[17]/C
                         clock pessimism             -0.506     1.558    
    SLICE_X28Y110        FDRE (Hold_fdre_C_D)         0.047     1.605    Func_test1_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Func_test1_i/Write6_0/U0/WE_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/WE_n_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.644     1.548    Func_test1_i/Write6_0/U0/sysclk
    SLICE_X31Y101        FDPE                                         r  Func_test1_i/Write6_0/U0/WE_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  Func_test1_i/Write6_0/U0/WE_n_reg/Q
                         net (fo=2, routed)           0.098     1.787    Func_test1_i/RW_ROUTER4_0/U0/WE_n_write
    SLICE_X30Y101        LUT3 (Prop_lut3_I2_O)        0.048     1.835 r  Func_test1_i/RW_ROUTER4_0/U0/WE_n_i_1/O
                         net (fo=1, routed)           0.000     1.835    Func_test1_i/RW_ROUTER4_0/U0/WE_n_i_1_n_0
    SLICE_X30Y101        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/WE_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.917     2.067    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X30Y101        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/WE_n_reg/C
                         clock pessimism             -0.505     1.561    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.131     1.692    Func_test1_i/RW_ROUTER4_0/U0/WE_n_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Func_test1_i/Read6_0/U0/BF_data_buf_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[170]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.665%)  route 0.117ns (45.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.645     1.549    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X25Y102        FDRE                                         r  Func_test1_i/Read6_0/U0/BF_data_buf_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y102        FDRE (Prop_fdre_C_Q)         0.141     1.690 r  Func_test1_i/Read6_0/U0/BF_data_buf_reg[29]/Q
                         net (fo=1, routed)           0.117     1.807    Func_test1_i/BF_Data_Collector_Dr_0/U0/i_BF_data[29]
    SLICE_X22Y103        FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.919     2.069    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X22Y103        FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[170]/C
                         clock pessimism             -0.483     1.585    
    SLICE_X22Y103        FDCE (Hold_fdce_C_D)         0.076     1.661    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[170]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Func_test1_i/Read6_0/U0/A_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Read6_0/U0/BF_data_buf_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.644     1.548    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X27Y103        FDCE                                         r  Func_test1_i/Read6_0/U0/A_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  Func_test1_i/Read6_0/U0/A_buf_reg[2]/Q
                         net (fo=1, routed)           0.099     1.788    Func_test1_i/Read6_0/U0/in13[27]
    SLICE_X25Y104        FDRE                                         r  Func_test1_i/Read6_0/U0/BF_data_buf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.918     2.068    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X25Y104        FDRE                                         r  Func_test1_i/Read6_0/U0/BF_data_buf_reg[27]/C
                         clock pessimism             -0.503     1.564    
    SLICE_X25Y104        FDRE (Hold_fdre_C_D)         0.075     1.639    Func_test1_i/Read6_0/U0/BF_data_buf_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[196]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_formatter_0/U0/BF_packet_reg[196]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.192ns (69.331%)  route 0.085ns (30.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.644     1.548    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X18Y110        FDRE                                         r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[196]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[196]/Q
                         net (fo=1, routed)           0.085     1.774    Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg_n_0_[196]
    SLICE_X19Y110        LUT2 (Prop_lut2_I0_O)        0.051     1.825 r  Func_test1_i/BF_formatter_0/U0/BF_packet[196]_i_1/O
                         net (fo=1, routed)           0.000     1.825    Func_test1_i/BF_formatter_0/U0/BF_packet[196]_i_1_n_0
    SLICE_X19Y110        FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.917     2.067    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X19Y110        FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[196]/C
                         clock pessimism             -0.505     1.561    
    SLICE_X19Y110        FDRE (Hold_fdre_C_D)         0.107     1.668    Func_test1_i/BF_formatter_0/U0/BF_packet_reg[196]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[141]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X22Y103  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[150]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X22Y103  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[151]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X25Y103  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[152]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X22Y103  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[153]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[141]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[141]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[141]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[141]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X20Y113  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.874ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.606ns (17.148%)  route 2.928ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.735     5.279    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.735 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         1.714     7.449    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y98         LUT1 (Prop_lut1_I0_O)        0.150     7.599 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.214     8.813    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X34Y83         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.427    88.121    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y83         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/C
                         clock pessimism              0.186    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X34Y83         FDPE (Recov_fdpe_C_PRE)     -0.585    87.687    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]
  -------------------------------------------------------------------
                         required time                         87.687    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 78.874    

Slack (MET) :             78.874ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[10]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.606ns (17.148%)  route 2.928ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.735     5.279    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.735 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         1.714     7.449    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y98         LUT1 (Prop_lut1_I0_O)        0.150     7.599 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.214     8.813    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X34Y83         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.427    88.121    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y83         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[10]/C
                         clock pessimism              0.186    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X34Y83         FDPE (Recov_fdpe_C_PRE)     -0.585    87.687    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[10]
  -------------------------------------------------------------------
                         required time                         87.687    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 78.874    

Slack (MET) :             78.874ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[14]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.606ns (17.148%)  route 2.928ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.735     5.279    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.735 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         1.714     7.449    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y98         LUT1 (Prop_lut1_I0_O)        0.150     7.599 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.214     8.813    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X34Y83         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.427    88.121    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y83         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[14]/C
                         clock pessimism              0.186    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X34Y83         FDPE (Recov_fdpe_C_PRE)     -0.585    87.687    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[14]
  -------------------------------------------------------------------
                         required time                         87.687    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 78.874    

Slack (MET) :             78.874ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.606ns (17.148%)  route 2.928ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.735     5.279    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.735 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         1.714     7.449    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y98         LUT1 (Prop_lut1_I0_O)        0.150     7.599 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.214     8.813    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X34Y83         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.427    88.121    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y83         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/C
                         clock pessimism              0.186    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X34Y83         FDPE (Recov_fdpe_C_PRE)     -0.585    87.687    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[4]
  -------------------------------------------------------------------
                         required time                         87.687    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 78.874    

Slack (MET) :             78.916ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[11]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.606ns (17.148%)  route 2.928ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.735     5.279    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.735 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         1.714     7.449    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y98         LUT1 (Prop_lut1_I0_O)        0.150     7.599 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.214     8.813    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X34Y83         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.427    88.121    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y83         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[11]/C
                         clock pessimism              0.186    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X34Y83         FDPE (Recov_fdpe_C_PRE)     -0.543    87.729    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[11]
  -------------------------------------------------------------------
                         required time                         87.729    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 78.916    

Slack (MET) :             78.916ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[15]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.606ns (17.148%)  route 2.928ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.735     5.279    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.735 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         1.714     7.449    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y98         LUT1 (Prop_lut1_I0_O)        0.150     7.599 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.214     8.813    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X34Y83         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.427    88.121    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y83         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[15]/C
                         clock pessimism              0.186    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X34Y83         FDPE (Recov_fdpe_C_PRE)     -0.543    87.729    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[15]
  -------------------------------------------------------------------
                         required time                         87.729    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 78.916    

Slack (MET) :             78.916ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.606ns (17.148%)  route 2.928ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.735     5.279    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.735 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         1.714     7.449    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y98         LUT1 (Prop_lut1_I0_O)        0.150     7.599 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.214     8.813    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X34Y83         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.427    88.121    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y83         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[1]/C
                         clock pessimism              0.186    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X34Y83         FDPE (Recov_fdpe_C_PRE)     -0.543    87.729    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[1]
  -------------------------------------------------------------------
                         required time                         87.729    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 78.916    

Slack (MET) :             78.916ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.606ns (17.148%)  route 2.928ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.735     5.279    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.735 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         1.714     7.449    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y98         LUT1 (Prop_lut1_I0_O)        0.150     7.599 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.214     8.813    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X34Y83         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.427    88.121    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y83         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[5]/C
                         clock pessimism              0.186    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X34Y83         FDPE (Recov_fdpe_C_PRE)     -0.543    87.729    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[5]
  -------------------------------------------------------------------
                         required time                         87.729    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 78.916    

Slack (MET) :             79.016ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[12]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.606ns (17.860%)  route 2.787ns (82.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.735     5.279    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.735 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         1.714     7.449    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y98         LUT1 (Prop_lut1_I0_O)        0.150     7.599 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.073     8.672    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X34Y84         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.428    88.122    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y84         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[12]/C
                         clock pessimism              0.186    88.308    
                         clock uncertainty           -0.035    88.273    
    SLICE_X34Y84         FDPE (Recov_fdpe_C_PRE)     -0.585    87.688    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[12]
  -------------------------------------------------------------------
                         required time                         87.688    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                 79.016    

Slack (MET) :             79.016ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.606ns (17.860%)  route 2.787ns (82.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.735     5.279    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.735 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         1.714     7.449    Func_test1_i/RW_ROUTER4_0/U0/reset_n
    SLICE_X34Y98         LUT1 (Prop_lut1_I0_O)        0.150     7.599 f  Func_test1_i/RW_ROUTER4_0/U0/led1_i_1/O
                         net (fo=17, routed)          1.073     8.672    Func_test1_i/RW_ROUTER4_0/U0/p_0_in
    SLICE_X34Y84         FDPE                                         f  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.428    88.122    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y84         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/C
                         clock pessimism              0.186    88.308    
                         clock uncertainty           -0.035    88.273    
    SLICE_X34Y84         FDPE (Recov_fdpe_C_PRE)     -0.585    87.688    Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]
  -------------------------------------------------------------------
                         required time                         87.688    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                 79.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rd_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.642     1.546    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.687 f  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         0.275     1.962    Func_test1_i/I2Cmod_0/U0/reset_n
    SLICE_X30Y112        FDCE                                         f  Func_test1_i/I2Cmod_0/U0/data_rd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.912     2.062    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X30Y112        FDCE                                         r  Func_test1_i/I2Cmod_0/U0/data_rd_reg[0]/C
                         clock pessimism             -0.502     1.559    
    SLICE_X30Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.492    Func_test1_i/I2Cmod_0/U0/data_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rd_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.642     1.546    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.687 f  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         0.275     1.962    Func_test1_i/I2Cmod_0/U0/reset_n
    SLICE_X30Y112        FDCE                                         f  Func_test1_i/I2Cmod_0/U0/data_rd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.912     2.062    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X30Y112        FDCE                                         r  Func_test1_i/I2Cmod_0/U0/data_rd_reg[1]/C
                         clock pessimism             -0.502     1.559    
    SLICE_X30Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.492    Func_test1_i/I2Cmod_0/U0/data_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rd_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.642     1.546    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.687 f  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         0.275     1.962    Func_test1_i/I2Cmod_0/U0/reset_n
    SLICE_X30Y112        FDCE                                         f  Func_test1_i/I2Cmod_0/U0/data_rd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.912     2.062    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X30Y112        FDCE                                         r  Func_test1_i/I2Cmod_0/U0/data_rd_reg[2]/C
                         clock pessimism             -0.502     1.559    
    SLICE_X30Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.492    Func_test1_i/I2Cmod_0/U0/data_rd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rd_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.642     1.546    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.687 f  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         0.275     1.962    Func_test1_i/I2Cmod_0/U0/reset_n
    SLICE_X30Y112        FDCE                                         f  Func_test1_i/I2Cmod_0/U0/data_rd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.912     2.062    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X30Y112        FDCE                                         r  Func_test1_i/I2Cmod_0/U0/data_rd_reg[3]/C
                         clock pessimism             -0.502     1.559    
    SLICE_X30Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.492    Func_test1_i/I2Cmod_0/U0/data_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rd_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.642     1.546    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.687 f  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         0.275     1.962    Func_test1_i/I2Cmod_0/U0/reset_n
    SLICE_X30Y112        FDCE                                         f  Func_test1_i/I2Cmod_0/U0/data_rd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.912     2.062    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X30Y112        FDCE                                         r  Func_test1_i/I2Cmod_0/U0/data_rd_reg[4]/C
                         clock pessimism             -0.502     1.559    
    SLICE_X30Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.492    Func_test1_i/I2Cmod_0/U0/data_rd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rd_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.642     1.546    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.687 f  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         0.275     1.962    Func_test1_i/I2Cmod_0/U0/reset_n
    SLICE_X30Y112        FDCE                                         f  Func_test1_i/I2Cmod_0/U0/data_rd_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.912     2.062    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X30Y112        FDCE                                         r  Func_test1_i/I2Cmod_0/U0/data_rd_reg[6]/C
                         clock pessimism             -0.502     1.559    
    SLICE_X30Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.492    Func_test1_i/I2Cmod_0/U0/data_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rd_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.642     1.546    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.687 f  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         0.275     1.962    Func_test1_i/I2Cmod_0/U0/reset_n
    SLICE_X30Y112        FDCE                                         f  Func_test1_i/I2Cmod_0/U0/data_rd_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.912     2.062    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X30Y112        FDCE                                         r  Func_test1_i/I2Cmod_0/U0/data_rd_reg[7]/C
                         clock pessimism             -0.502     1.559    
    SLICE_X30Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.492    Func_test1_i/I2Cmod_0/U0/data_rd_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/I2Cmod_0/U0/busy_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.943%)  route 0.330ns (70.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.642     1.546    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.687 f  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         0.330     2.017    Func_test1_i/I2Cmod_0/U0/reset_n
    SLICE_X35Y110        FDPE                                         f  Func_test1_i/I2Cmod_0/U0/busy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.914     2.064    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X35Y110        FDPE                                         r  Func_test1_i/I2Cmod_0/U0/busy_reg/C
                         clock pessimism             -0.483     1.580    
    SLICE_X35Y110        FDPE (Remov_fdpe_C_PRE)     -0.095     1.485    Func_test1_i/I2Cmod_0/U0/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rd_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.002%)  route 0.329ns (69.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.642     1.546    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.687 f  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         0.329     2.016    Func_test1_i/I2Cmod_0/U0/reset_n
    SLICE_X31Y111        FDCE                                         f  Func_test1_i/I2Cmod_0/U0/data_rd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.914     2.064    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X31Y111        FDCE                                         r  Func_test1_i/I2Cmod_0/U0/data_rd_reg[5]/C
                         clock pessimism             -0.502     1.561    
    SLICE_X31Y111        FDCE (Remov_fdce_C_CLR)     -0.092     1.469    Func_test1_i/I2Cmod_0/U0/data_rd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.713%)  route 0.387ns (73.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.642     1.546    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.687 f  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=104, routed)         0.387     2.074    Func_test1_i/I2Cmod_0/U0/reset_n
    SLICE_X34Y112        FDCE                                         f  Func_test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.912     2.062    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X34Y112        FDCE                                         r  Func_test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.483     1.578    
    SLICE_X34Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.511    Func_test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.563    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.568ns  (logic 3.987ns (41.675%)  route 5.581ns (58.325%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.737     5.281    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X32Y100        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.456     5.737 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[14]/Q
                         net (fo=1, routed)           5.581    11.318    gen_iobuf[14].iobuf_inst/I
    U7                   OBUFT (Prop_obuft_I_O)       3.531    14.849 r  gen_iobuf[14].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.849    DQ[14]
    U7                                                                r  DQ[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/WE_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            WE_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.559ns  (logic 4.185ns (43.775%)  route 5.375ns (56.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.737     5.281    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X30Y101        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/WE_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.478     5.759 r  Func_test1_i/RW_ROUTER4_0/U0/WE_n_reg/Q
                         net (fo=1, routed)           5.375    11.134    WE_n_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.707    14.840 r  WE_n_OBUF_inst/O
                         net (fo=0)                   0.000    14.840    WE_n
    V8                                                                r  WE_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.325ns  (logic 3.960ns (42.469%)  route 5.365ns (57.531%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.737     5.281    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X31Y100        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.456     5.737 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[8]/Q
                         net (fo=1, routed)           5.365    11.102    gen_iobuf[8].iobuf_inst/I
    V5                   OBUFT (Prop_obuft_I_O)       3.504    14.606 r  gen_iobuf[8].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.606    DQ[8]
    V5                                                                r  DQ[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.243ns  (logic 4.093ns (44.282%)  route 5.150ns (55.718%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.737     5.281    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X31Y100        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419     5.700 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[7]/Q
                         net (fo=1, routed)           5.150    10.850    gen_iobuf[7].iobuf_inst/I
    U4                   OBUFT (Prop_obuft_I_O)       3.674    14.524 r  gen_iobuf[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.524    DQ[7]
    U4                                                                r  DQ[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.204ns  (logic 4.101ns (44.558%)  route 5.103ns (55.442%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.737     5.281    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X31Y100        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419     5.700 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[9]/Q
                         net (fo=1, routed)           5.103    10.803    gen_iobuf[9].iobuf_inst/I
    W4                   OBUFT (Prop_obuft_I_O)       3.682    14.485 r  gen_iobuf[9].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.485    DQ[9]
    W4                                                                r  DQ[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.343ns  (logic 4.038ns (43.217%)  route 5.305ns (56.783%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.553     5.097    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y99         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518     5.615 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[10]/Q
                         net (fo=1, routed)           5.305    10.920    gen_iobuf[10].iobuf_inst/I
    U5                   OBUFT (Prop_obuft_I_O)       3.520    14.440 r  gen_iobuf[10].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.440    DQ[10]
    U5                                                                r  DQ[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/CE_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CE_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.106ns  (logic 4.053ns (44.511%)  route 5.053ns (55.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.737     5.281    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X30Y101        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/CE_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.518     5.799 r  Func_test1_i/RW_ROUTER4_0/U0/CE_n_reg/Q
                         net (fo=1, routed)           5.053    10.852    CE_n_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.387 r  CE_n_OBUF_inst/O
                         net (fo=0)                   0.000    14.387    CE_n
    U8                                                                r  CE_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.086ns  (logic 3.985ns (43.860%)  route 5.101ns (56.140%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.737     5.281    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X32Y100        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.456     5.737 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[12]/Q
                         net (fo=1, routed)           5.101    10.838    gen_iobuf[12].iobuf_inst/I
    W6                   OBUFT (Prop_obuft_I_O)       3.529    14.367 r  gen_iobuf[12].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.367    DQ[12]
    W6                                                                r  DQ[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.214ns  (logic 4.168ns (45.238%)  route 5.046ns (54.762%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.553     5.097    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X34Y99         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.478     5.575 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[5]/Q
                         net (fo=1, routed)           5.046    10.620    gen_iobuf[5].iobuf_inst/I
    W5                   OBUFT (Prop_obuft_I_O)       3.690    14.310 r  gen_iobuf[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.310    DQ[5]
    W5                                                                r  DQ[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.853ns  (logic 4.103ns (46.341%)  route 4.751ns (53.659%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.737     5.281    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X32Y100        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.419     5.700 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_o_reg[15]/Q
                         net (fo=1, routed)           4.751    10.451    gen_iobuf[15].iobuf_inst/I
    W7                   OBUFT (Prop_obuft_I_O)       3.684    14.134 r  gen_iobuf[15].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.134    DQ[15]
    W7                                                                r  DQ[15] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Func_test1_i/BF_Data_Collector_Dr_0/U0/led1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.375ns (62.700%)  route 0.818ns (37.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.640     1.544    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X24Y113        FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y113        FDCE (Prop_fdce_C_Q)         0.128     1.672 r  Func_test1_i/BF_Data_Collector_Dr_0/U0/led1_reg/Q
                         net (fo=2, routed)           0.818     2.490    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.247     3.738 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.738    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.407ns (59.514%)  route 0.957ns (40.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.644     1.548    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X30Y102        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.148     1.696 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[1]/Q
                         net (fo=1, routed)           0.957     2.653    A_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         1.259     3.912 r  A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.912    A[1]
    H1                                                                r  A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.353ns (56.971%)  route 1.022ns (43.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.643     1.547    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X35Y101        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[10]/Q
                         net (fo=1, routed)           1.022     2.710    A_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         1.212     3.923 r  A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.923    A[10]
    M1                                                                r  A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.409ns (59.276%)  route 0.968ns (40.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.644     1.548    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X30Y102        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.148     1.696 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[7]/Q
                         net (fo=1, routed)           0.968     2.664    A_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         1.261     3.925 r  A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.925    A[7]
    K2                                                                r  A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/Read6_0/U0/led0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.350ns (56.713%)  route 1.030ns (43.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.644     1.548    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X24Y103        FDCE                                         r  Func_test1_i/Read6_0/U0/led0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  Func_test1_i/Read6_0/U0/led0_reg/Q
                         net (fo=2, routed)           1.030     2.720    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.929 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.929    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.370ns (57.271%)  route 1.022ns (42.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.644     1.548    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X30Y102        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.164     1.712 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]/Q
                         net (fo=1, routed)           1.022     2.734    A_OBUF[6]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.940 r  A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.940    A[6]
    J1                                                                r  A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.363ns (56.793%)  route 1.037ns (43.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.643     1.547    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X35Y101        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[8]/Q
                         net (fo=1, routed)           1.037     2.725    A_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.948 r  A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.948    A[8]
    L1                                                                r  A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.398ns (58.074%)  route 1.009ns (41.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.643     1.547    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X35Y101        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.128     1.675 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]/Q
                         net (fo=1, routed)           1.009     2.684    A_OBUF[9]
    L2                   OBUF (Prop_obuf_I_O)         1.270     3.954 r  A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.954    A[9]
    L2                                                                r  A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.010ns (41.876%)  route 1.402ns (58.124%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.640     1.544    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X35Y111        FDCE                                         r  Func_test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y111        FDCE (Prop_fdce_C_Q)         0.141     1.685 r  Func_test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.230     1.915    Func_test1_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[8]
    SLICE_X33Y112        LUT4 (Prop_lut4_I1_O)        0.045     1.960 r  Func_test1_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           1.172     3.132    SDA_iobuf/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.956 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.956    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.352ns (55.652%)  route 1.077ns (44.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.643     1.547    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X35Y101        FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[14]/Q
                         net (fo=1, routed)           1.077     2.765    A_OBUF[14]
    N1                   OBUF (Prop_obuf_I_O)         1.211     3.976 r  A_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.976    A[14]
    N1                                                                r  A[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DQ[14]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.025ns  (logic 1.477ns (24.508%)  route 4.549ns (75.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  DQ[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[14].iobuf_inst/IO
    U7                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  gen_iobuf[14].iobuf_inst/IBUF/O
                         net (fo=1, routed)           4.549     6.025    Func_test1_i/Read6_0/U0/DQ_i[14]
    SLICE_X25Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.613     4.978    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X25Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[14]/C

Slack:                    inf
  Source:                 DQ[10]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.465ns (24.692%)  route 4.468ns (75.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  DQ[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[10].iobuf_inst/IO
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  gen_iobuf[10].iobuf_inst/IBUF/O
                         net (fo=1, routed)           4.468     5.933    Func_test1_i/Read6_0/U0/DQ_i[10]
    SLICE_X24Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.613     4.978    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X24Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[10]/C

Slack:                    inf
  Source:                 DQ[8]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.931ns  (logic 1.450ns (24.440%)  route 4.482ns (75.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  DQ[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[8].iobuf_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  gen_iobuf[8].iobuf_inst/IBUF/O
                         net (fo=1, routed)           4.482     5.931    Func_test1_i/Read6_0/U0/DQ_i[8]
    SLICE_X25Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.613     4.978    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X25Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[8]/C

Slack:                    inf
  Source:                 DQ[15]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.822ns  (logic 1.456ns (25.008%)  route 4.366ns (74.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  DQ[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[15].iobuf_inst/IO
    W7                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  gen_iobuf[15].iobuf_inst/IBUF/O
                         net (fo=1, routed)           4.366     5.822    Func_test1_i/Read6_0/U0/DQ_i[15]
    SLICE_X25Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.613     4.978    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X25Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[15]/C

Slack:                    inf
  Source:                 DQ[12]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.748ns  (logic 1.474ns (25.648%)  route 4.274ns (74.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  DQ[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[12].iobuf_inst/IO
    W6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  gen_iobuf[12].iobuf_inst/IBUF/O
                         net (fo=1, routed)           4.274     5.748    Func_test1_i/Read6_0/U0/DQ_i[12]
    SLICE_X24Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.613     4.978    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X24Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[12]/C

Slack:                    inf
  Source:                 DQ[5]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.732ns  (logic 1.458ns (25.444%)  route 4.273ns (74.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  DQ[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[5].iobuf_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen_iobuf[5].iobuf_inst/IBUF/O
                         net (fo=1, routed)           4.273     5.732    Func_test1_i/Read6_0/U0/DQ_i[5]
    SLICE_X25Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.613     4.978    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X25Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[5]/C

Slack:                    inf
  Source:                 DQ[9]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.714ns  (logic 1.456ns (25.473%)  route 4.258ns (74.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  DQ[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[9].iobuf_inst/IO
    W4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  gen_iobuf[9].iobuf_inst/IBUF/O
                         net (fo=1, routed)           4.258     5.714    Func_test1_i/Read6_0/U0/DQ_i[9]
    SLICE_X25Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.613     4.978    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X25Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[9]/C

Slack:                    inf
  Source:                 DQ[11]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.676ns  (logic 1.448ns (25.511%)  route 4.228ns (74.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  DQ[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[11].iobuf_inst/IO
    U2                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  gen_iobuf[11].iobuf_inst/IBUF/O
                         net (fo=1, routed)           4.228     5.676    Func_test1_i/Read6_0/U0/DQ_i[11]
    SLICE_X25Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.613     4.978    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X25Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[11]/C

Slack:                    inf
  Source:                 DQ[6]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.644ns  (logic 1.468ns (26.013%)  route 4.176ns (73.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  DQ[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[6].iobuf_inst/IO
    V4                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  gen_iobuf[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           4.176     5.644    Func_test1_i/Read6_0/U0/DQ_i[6]
    SLICE_X25Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.613     4.978    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X25Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[6]/C

Slack:                    inf
  Source:                 DQ[1]
                            (input port)
  Destination:            Func_test1_i/Read6_0/U0/data_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.603ns  (logic 1.469ns (26.214%)  route 4.134ns (73.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  DQ[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[1].iobuf_inst/IO
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  gen_iobuf[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           4.134     5.603    Func_test1_i/Read6_0/U0/DQ_i[1]
    SLICE_X24Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.613     4.978    Func_test1_i/Read6_0/U0/sysclk
    SLICE_X24Y100        FDRE                                         r  Func_test1_i/Read6_0/U0/data_buf_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Func_test1_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.231ns (22.208%)  route 0.809ns (77.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.809     1.040    Func_test1_i/Switchmod_0/U0/i_signal
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.915     2.065    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Func_test1_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.276ns (23.485%)  route 0.899ns (76.515%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.899     1.130    Func_test1_i/Switchmod_0/U0/i_signal
    SLICE_X32Y107        LUT3 (Prop_lut3_I0_O)        0.045     1.175 r  Func_test1_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     1.175    Func_test1_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.915     2.065    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Func_test1_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.277ns (21.379%)  route 1.019ns (78.621%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.899     1.130    Func_test1_i/Switchmod_0/U0/i_signal
    SLICE_X32Y107        LUT3 (Prop_lut3_I1_O)        0.046     1.176 r  Func_test1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=1, routed)           0.119     1.296    Func_test1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.915     2.065    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X32Y107        FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.270ns (20.701%)  route 1.034ns (79.299%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.034     1.259    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X31Y112        LUT5 (Prop_lut5_I0_O)        0.045     1.304 r  Func_test1_i/I2Cmod_0/U0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     1.304    Func_test1_i/I2Cmod_0/U0/data_rx[3]_i_1_n_0
    SLICE_X31Y112        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.912     2.062    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X31Y112        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.269ns (20.351%)  route 1.052ns (79.649%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_iobuf/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  SCL_iobuf/IBUF/O
                         net (fo=1, routed)           1.052     1.275    Func_test1_i/I2Cmod_0/U0/scl_i
    SLICE_X30Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.320 r  Func_test1_i/I2Cmod_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     1.320    Func_test1_i/I2Cmod_0/U0/stretch_i_1_n_0
    SLICE_X30Y97         FDCE                                         r  Func_test1_i/I2Cmod_0/U0/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.830     1.980    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X30Y97         FDCE                                         r  Func_test1_i/I2Cmod_0/U0/stretch_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.270ns (20.109%)  route 1.073ns (79.891%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.073     1.298    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X32Y112        LUT5 (Prop_lut5_I0_O)        0.045     1.343 r  Func_test1_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.343    Func_test1_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X32Y112        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.912     2.062    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X32Y112        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.270ns (20.107%)  route 1.073ns (79.893%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.073     1.298    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X32Y112        LUT5 (Prop_lut5_I0_O)        0.045     1.343 r  Func_test1_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.343    Func_test1_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X32Y112        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.912     2.062    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X32Y112        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[1]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.344ns  (logic 0.270ns (20.092%)  route 1.074ns (79.908%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.074     1.299    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.045     1.344 r  Func_test1_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.344    Func_test1_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X32Y112        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.912     2.062    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X32Y112        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.270ns (19.603%)  route 1.107ns (80.397%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.107     1.332    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X31Y112        LUT5 (Prop_lut5_I0_O)        0.045     1.377 r  Func_test1_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     1.377    Func_test1_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X31Y112        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.912     2.062    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X31Y112        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[2]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.270ns (18.707%)  route 1.173ns (81.293%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.173     1.398    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X31Y112        LUT5 (Prop_lut5_I0_O)        0.045     1.443 r  Func_test1_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     1.443    Func_test1_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X31Y112        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.912     2.062    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X31Y112        FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[6]/C





