# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do load_sim.tcl
# obj/default/runtime/sim
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
#  ld
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:56 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -work error_adapter_0 
# -- Compiling module nios_sd_loader_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	nios_sd_loader_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 15:07:56 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:56 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_mm_interconnect_0_avalon_st_adapter.vhd -work avalon_st_adapter 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nios_sd_loader_mm_interconnect_0_avalon_st_adapter
# -- Compiling architecture rtl of nios_sd_loader_mm_interconnect_0_avalon_st_adapter
# End time: 15:07:56 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:56 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_mm_interconnect_0_rsp_mux_001.sv -work rsp_mux_001 
# -- Compiling module nios_sd_loader_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	nios_sd_loader_mm_interconnect_0_rsp_mux_001
# End time: 15:07:56 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:56 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_merlin_arbitrator.sv -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 15:07:57 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:57 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_mm_interconnect_0_rsp_mux.sv -work rsp_mux 
# -- Compiling module nios_sd_loader_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	nios_sd_loader_mm_interconnect_0_rsp_mux
# End time: 15:07:57 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:57 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_merlin_arbitrator.sv -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 15:07:57 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:57 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_mm_interconnect_0_rsp_demux.sv -work rsp_demux 
# -- Compiling module nios_sd_loader_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	nios_sd_loader_mm_interconnect_0_rsp_demux
# End time: 15:07:57 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:57 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_mm_interconnect_0_cmd_mux_001.sv -work cmd_mux_001 
# -- Compiling module nios_sd_loader_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	nios_sd_loader_mm_interconnect_0_cmd_mux_001
# End time: 15:07:57 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:57 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_merlin_arbitrator.sv -work cmd_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 15:07:58 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:58 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_mm_interconnect_0_cmd_mux.sv -work cmd_mux 
# -- Compiling module nios_sd_loader_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	nios_sd_loader_mm_interconnect_0_cmd_mux
# End time: 15:07:58 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:58 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_merlin_arbitrator.sv -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 15:07:58 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:58 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_mm_interconnect_0_cmd_demux_001.sv -work cmd_demux_001 
# -- Compiling module nios_sd_loader_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	nios_sd_loader_mm_interconnect_0_cmd_demux_001
# End time: 15:07:58 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:58 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_mm_interconnect_0_cmd_demux.sv -work cmd_demux 
# -- Compiling module nios_sd_loader_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	nios_sd_loader_mm_interconnect_0_cmd_demux
# End time: 15:07:59 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:59 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_mm_interconnect_0_router_003.sv -work router_003 
# -- Compiling module nios_sd_loader_mm_interconnect_0_router_003_default_decode
# -- Compiling module nios_sd_loader_mm_interconnect_0_router_003
# 
# Top level modules:
# 	nios_sd_loader_mm_interconnect_0_router_003
# End time: 15:07:59 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:00 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_mm_interconnect_0_router_002.sv -work router_002 
# -- Compiling module nios_sd_loader_mm_interconnect_0_router_002_default_decode
# -- Compiling module nios_sd_loader_mm_interconnect_0_router_002
# 
# Top level modules:
# 	nios_sd_loader_mm_interconnect_0_router_002
# End time: 15:08:00 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:00 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_mm_interconnect_0_router_001.sv -work router_001 
# -- Compiling module nios_sd_loader_mm_interconnect_0_router_001_default_decode
# -- Compiling module nios_sd_loader_mm_interconnect_0_router_001
# 
# Top level modules:
# 	nios_sd_loader_mm_interconnect_0_router_001
# End time: 15:08:00 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:00 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_mm_interconnect_0_router.sv -work router 
# -- Compiling module nios_sd_loader_mm_interconnect_0_router_default_decode
# -- Compiling module nios_sd_loader_mm_interconnect_0_router
# 
# Top level modules:
# 	nios_sd_loader_mm_interconnect_0_router
# End time: 15:08:00 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:00 on Jun 23,2023
# vlog -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 15:08:00 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:00 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_merlin_slave_agent.sv -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 15:08:01 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:01 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 15:08:01 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:01 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_merlin_master_agent.sv -work cpu_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 15:08:01 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:01 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_merlin_slave_translator.sv -work jtag_uart_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 15:08:01 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:01 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_merlin_master_translator.sv -work cpu_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 15:08:02 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:02 on Jun 23,2023
# vlog -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v -work cpu 
# -- Compiling module nios_sd_loader_cpu_cpu_register_bank_a_module
# -- Compiling module nios_sd_loader_cpu_cpu_register_bank_b_module
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_oci_debug
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_oci_break
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_oci_xbrk
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_oci_dbrk
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_oci_itrace
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_oci_td_mode
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_oci_dtrace
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_oci_fifo
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_oci_pib
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_oci_im
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_performance_monitors
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_avalon_reg
# -- Compiling module nios_sd_loader_cpu_cpu_ociram_sp_ram_module
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_ocimem
# -- Compiling module nios_sd_loader_cpu_cpu_nios2_oci
# -- Compiling module nios_sd_loader_cpu_cpu
# 
# Top level modules:
# 	nios_sd_loader_cpu_cpu_nios2_performance_monitors
# 	nios_sd_loader_cpu_cpu
# End time: 15:08:02 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:02 on Jun 23,2023
# vlog -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module nios_sd_loader_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios_sd_loader_cpu_cpu_debug_slave_sysclk
# End time: 15:08:02 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:02 on Jun 23,2023
# vlog -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module nios_sd_loader_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios_sd_loader_cpu_cpu_debug_slave_tck
# End time: 15:08:03 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:03 on Jun 23,2023
# vlog -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module nios_sd_loader_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios_sd_loader_cpu_cpu_debug_slave_wrapper
# End time: 15:08:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:03 on Jun 23,2023
# vlog -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu_test_bench.v -work cpu 
# -- Compiling module nios_sd_loader_cpu_cpu_test_bench
# 
# Top level modules:
# 	nios_sd_loader_cpu_cpu_test_bench
# End time: 15:08:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:03 on Jun 23,2023
# vlog -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 15:08:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:03 on Jun 23,2023
# vlog -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 15:08:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:03 on Jun 23,2023
# vlog -reportprogress 300 -sv H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_irq_mapper.sv -work irq_mapper 
# -- Compiling module nios_sd_loader_irq_mapper
# 
# Top level modules:
# 	nios_sd_loader_irq_mapper
# End time: 15:08:03 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:04 on Jun 23,2023
# vlog -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module nios_sd_loader_mm_interconnect_0
# 
# Top level modules:
# 	nios_sd_loader_mm_interconnect_0
# End time: 15:08:04 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:05 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_timer.vhd -work timer 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity nios_sd_loader_timer
# -- Compiling architecture europa of nios_sd_loader_timer
# End time: 15:08:05 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:05 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_sd_dat.vhd -work sd_dat 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity nios_sd_loader_sd_dat
# -- Compiling architecture europa of nios_sd_loader_sd_dat
# End time: 15:08:05 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:05 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_sd_cmd.vhd -work sd_cmd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity nios_sd_loader_sd_cmd
# -- Compiling architecture europa of nios_sd_loader_sd_cmd
# End time: 15:08:06 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:06 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_onchip_memory.vhd -work onchip_memory 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity nios_sd_loader_onchip_memory
# -- Compiling architecture europa of nios_sd_loader_onchip_memory
# End time: 15:08:06 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:06 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_ledg_pio.vhd -work ledg_pio 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity nios_sd_loader_ledg_pio
# -- Compiling architecture europa of nios_sd_loader_ledg_pio
# End time: 15:08:06 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:06 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_jtag_uart.vhd -work jtag_uart 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity nios_sd_loader_jtag_uart_sim_scfifo_w
# -- Compiling architecture europa of nios_sd_loader_jtag_uart_sim_scfifo_w
# -- Compiling entity nios_sd_loader_jtag_uart_scfifo_w
# -- Compiling architecture europa of nios_sd_loader_jtag_uart_scfifo_w
# -- Compiling entity nios_sd_loader_jtag_uart_sim_scfifo_r
# -- Compiling architecture europa of nios_sd_loader_jtag_uart_sim_scfifo_r
# -- Compiling entity nios_sd_loader_jtag_uart_scfifo_r
# -- Compiling architecture europa of nios_sd_loader_jtag_uart_scfifo_r
# -- Compiling entity nios_sd_loader_jtag_uart
# -- Compiling architecture europa of nios_sd_loader_jtag_uart
# End time: 15:08:07 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:07 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_data.vhd -work data 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity nios_sd_loader_data
# -- Compiling architecture europa of nios_sd_loader_data
# End time: 15:08:07 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:07 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_ctrl_bus.vhd -work ctrl_bus 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity nios_sd_loader_ctrl_bus
# -- Compiling architecture europa of nios_sd_loader_ctrl_bus
# End time: 15:08:07 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:07 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cmd_ack.vhd -work cpu_cmd_ack 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity nios_sd_loader_cpu_cmd_ack
# -- Compiling architecture europa of nios_sd_loader_cpu_cmd_ack
# End time: 15:08:08 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:08 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cmd.vhd -work cpu_cmd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity nios_sd_loader_cpu_cmd
# -- Compiling architecture europa of nios_sd_loader_cpu_cmd
# End time: 15:08:08 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:08 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_address.vhd -work cpu_address 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity nios_sd_loader_cpu_address
# -- Compiling architecture europa of nios_sd_loader_cpu_address
# End time: 15:08:08 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:08 on Jun 23,2023
# vlog -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu.v -work cpu 
# -- Compiling module nios_sd_loader_cpu
# 
# Top level modules:
# 	nios_sd_loader_cpu
# End time: 15:08:08 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:08 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_bus_req_n.vhd -work bus_req_n 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity nios_sd_loader_bus_req_n
# -- Compiling architecture europa of nios_sd_loader_bus_req_n
# End time: 15:08:09 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:09 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_bus_ack_n.vhd -work bus_ack_n 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity nios_sd_loader_bus_ack_n
# -- Compiling architecture europa of nios_sd_loader_bus_ack_n
# End time: 15:08:09 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:09 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_address.vhd -work address 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity nios_sd_loader_address
# -- Compiling architecture europa of nios_sd_loader_address
# End time: 15:08:09 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:09 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0010_vhdl_pkg.vhd -work nios_sd_loader_inst_sd_dat_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_conduit_bfm_0010_vhdl_pkg
# ** Warning: H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0010_vhdl_pkg.vhd(50): (vcom-1236) Shared variables must be of a protected type.
# -- Compiling package body altera_conduit_bfm_0010_vhdl_pkg
# -- Loading package altera_conduit_bfm_0010_vhdl_pkg
# End time: 15:08:09 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:09 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0010.vhd -work nios_sd_loader_inst_sd_dat_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_conduit_bfm_0010_vhdl_pkg
# -- Compiling entity altera_conduit_bfm_0010
# -- Compiling architecture altera_conduit_bfm_0010_arch of altera_conduit_bfm_0010
# End time: 15:08:10 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:10 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0009_vhdl_pkg.vhd -work nios_sd_loader_inst_sd_cmd_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_conduit_bfm_0009_vhdl_pkg
# ** Warning: H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0009_vhdl_pkg.vhd(50): (vcom-1236) Shared variables must be of a protected type.
# -- Compiling package body altera_conduit_bfm_0009_vhdl_pkg
# -- Loading package altera_conduit_bfm_0009_vhdl_pkg
# End time: 15:08:10 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:10 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0009.vhd -work nios_sd_loader_inst_sd_cmd_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_conduit_bfm_0009_vhdl_pkg
# -- Compiling entity altera_conduit_bfm_0009
# -- Compiling architecture altera_conduit_bfm_0009_arch of altera_conduit_bfm_0009
# End time: 15:08:10 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:10 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_avalon_reset_source.vhd -work nios_sd_loader_inst_reset_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity altera_avalon_reset_source
# -- Compiling architecture behavioral of altera_avalon_reset_source
# End time: 15:08:10 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:10 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0008_vhdl_pkg.vhd -work nios_sd_loader_inst_ledg_pio_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_conduit_bfm_0008_vhdl_pkg
# -- Compiling package body altera_conduit_bfm_0008_vhdl_pkg
# -- Loading package altera_conduit_bfm_0008_vhdl_pkg
# End time: 15:08:10 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:10 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0008.vhd -work nios_sd_loader_inst_ledg_pio_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_conduit_bfm_0008_vhdl_pkg
# -- Compiling entity altera_conduit_bfm_0008
# -- Compiling architecture altera_conduit_bfm_0008_arch of altera_conduit_bfm_0008
# End time: 15:08:10 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:10 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0007_vhdl_pkg.vhd -work nios_sd_loader_inst_data_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_conduit_bfm_0007_vhdl_pkg
# ** Warning: H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0007_vhdl_pkg.vhd(50): (vcom-1236) Shared variables must be of a protected type.
# -- Compiling package body altera_conduit_bfm_0007_vhdl_pkg
# -- Loading package altera_conduit_bfm_0007_vhdl_pkg
# End time: 15:08:11 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:11 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0007.vhd -work nios_sd_loader_inst_data_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_conduit_bfm_0007_vhdl_pkg
# -- Compiling entity altera_conduit_bfm_0007
# -- Compiling architecture altera_conduit_bfm_0007_arch of altera_conduit_bfm_0007
# End time: 15:08:12 on Jun 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:12 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0006_vhdl_pkg.vhd -work nios_sd_loader_inst_ctrl_bus_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_conduit_bfm_0006_vhdl_pkg
# -- Compiling package body altera_conduit_bfm_0006_vhdl_pkg
# -- Loading package altera_conduit_bfm_0006_vhdl_pkg
# End time: 15:08:12 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:12 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0006.vhd -work nios_sd_loader_inst_ctrl_bus_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_conduit_bfm_0006_vhdl_pkg
# -- Compiling entity altera_conduit_bfm_0006
# -- Compiling architecture altera_conduit_bfm_0006_arch of altera_conduit_bfm_0006
# End time: 15:08:12 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:12 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0005_vhdl_pkg.vhd -work nios_sd_loader_inst_cpu_cmd_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_conduit_bfm_0005_vhdl_pkg
# ** Warning: H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0005_vhdl_pkg.vhd(49): (vcom-1236) Shared variables must be of a protected type.
# -- Compiling package body altera_conduit_bfm_0005_vhdl_pkg
# -- Loading package altera_conduit_bfm_0005_vhdl_pkg
# End time: 15:08:12 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:12 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0005.vhd -work nios_sd_loader_inst_cpu_cmd_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_conduit_bfm_0005_vhdl_pkg
# -- Compiling entity altera_conduit_bfm_0005
# -- Compiling architecture altera_conduit_bfm_0005_arch of altera_conduit_bfm_0005
# End time: 15:08:12 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:12 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0004_vhdl_pkg.vhd -work nios_sd_loader_inst_cpu_address_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_conduit_bfm_0004_vhdl_pkg
# ** Warning: H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0004_vhdl_pkg.vhd(49): (vcom-1236) Shared variables must be of a protected type.
# -- Compiling package body altera_conduit_bfm_0004_vhdl_pkg
# -- Loading package altera_conduit_bfm_0004_vhdl_pkg
# End time: 15:08:12 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:13 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0004.vhd -work nios_sd_loader_inst_cpu_address_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_conduit_bfm_0004_vhdl_pkg
# -- Compiling entity altera_conduit_bfm_0004
# -- Compiling architecture altera_conduit_bfm_0004_arch of altera_conduit_bfm_0004
# End time: 15:08:13 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:13 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_avalon_clock_source.vhd -work nios_sd_loader_inst_clk_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity altera_avalon_clock_source
# -- Compiling architecture behavioral of altera_avalon_clock_source
# End time: 15:08:13 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:13 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0003_vhdl_pkg.vhd -work nios_sd_loader_inst_bus_req_n_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_conduit_bfm_0003_vhdl_pkg
# -- Compiling package body altera_conduit_bfm_0003_vhdl_pkg
# -- Loading package altera_conduit_bfm_0003_vhdl_pkg
# End time: 15:08:13 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:13 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0003.vhd -work nios_sd_loader_inst_bus_req_n_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_conduit_bfm_0003_vhdl_pkg
# -- Compiling entity altera_conduit_bfm_0003
# -- Compiling architecture altera_conduit_bfm_0003_arch of altera_conduit_bfm_0003
# End time: 15:08:13 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:13 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0002_vhdl_pkg.vhd -work nios_sd_loader_inst_bus_ack_n_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_conduit_bfm_0002_vhdl_pkg
# ** Warning: H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0002_vhdl_pkg.vhd(49): (vcom-1236) Shared variables must be of a protected type.
# -- Compiling package body altera_conduit_bfm_0002_vhdl_pkg
# -- Loading package altera_conduit_bfm_0002_vhdl_pkg
# End time: 15:08:13 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:13 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_0002.vhd -work nios_sd_loader_inst_bus_ack_n_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_conduit_bfm_0002_vhdl_pkg
# -- Compiling entity altera_conduit_bfm_0002
# -- Compiling architecture altera_conduit_bfm_0002_arch of altera_conduit_bfm_0002
# End time: 15:08:13 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:14 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm_vhdl_pkg.vhd -work nios_sd_loader_inst_address_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_conduit_bfm_vhdl_pkg
# -- Compiling package body altera_conduit_bfm_vhdl_pkg
# -- Loading package altera_conduit_bfm_vhdl_pkg
# End time: 15:08:14 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:14 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/altera_conduit_bfm.vhd -work nios_sd_loader_inst_address_external_connection_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_conduit_bfm_vhdl_pkg
# -- Compiling entity altera_conduit_bfm
# -- Compiling architecture altera_conduit_bfm_arch of altera_conduit_bfm
# End time: 15:08:14 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:14 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader.vhd -work nios_sd_loader_inst 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nios_sd_loader
# -- Compiling architecture rtl of nios_sd_loader
# End time: 15:08:14 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:14 on Jun 23,2023
# vcom -reportprogress 300 H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/nios_sd_loader_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nios_sd_loader_tb
# -- Compiling architecture rtl of nios_sd_loader_tb
# End time: 15:08:14 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab
# vsim -t ps -L work -L work_lib -L error_adapter_0 -L avalon_st_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux -L cmd_mux_001 -L cmd_mux -L cmd_demux_001 -L cmd_demux -L router_003 -L router_002 -L router_001 -L router -L jtag_uart_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_avalon_jtag_slave_agent -L cpu_data_master_agent -L jtag_uart_avalon_jtag_slave_translator -L cpu_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_0 -L timer -L sd_dat -L sd_cmd -L onchip_memory -L ledg_pio -L jtag_uart -L data -L ctrl_bus -L cpu_cmd_ack -L cpu_cmd -L cpu_address -L bus_req_n -L bus_ack_n -L address -L nios_sd_loader_inst_sd_dat_external_connection_bfm -L nios_sd_loader_inst_sd_cmd_external_connection_bfm -L nios_sd_loader_inst_reset_bfm -L nios_sd_loader_inst_ledg_pio_external_connection_bfm -L nios_sd_loader_inst_data_external_connection_bfm -L nios_sd_loader_inst_ctrl_bus_external_connection_bfm -L nios_sd_loader_inst_cpu_cmd_external_connection_bfm -L nios_sd_loader_inst_cpu_address_external_connection_bfm -L nios_sd_loader_inst_clk_bfm -L nios_sd_loader_inst_bus_req_n_external_connection_bfm -L nios_sd_loader_inst_bus_ack_n_external_connection_bfm -L nios_sd_loader_inst_address_external_connection_bfm -L nios_sd_loader_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive nios_sd_loader_tb 
# Start time: 15:08:14 on Jun 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.nios_sd_loader_tb(rtl)
# Loading nios_sd_loader_inst.nios_sd_loader(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera.altera_europa_support_lib(body)
# Loading altera_mf.altera_mf_components
# Loading address.nios_sd_loader_address(europa)
# Loading bus_ack_n.nios_sd_loader_bus_ack_n(europa)
# Loading bus_req_n.nios_sd_loader_bus_req_n(europa)
# Loading cpu.nios_sd_loader_cpu
# Loading cpu.nios_sd_loader_cpu_cpu
# Loading cpu.nios_sd_loader_cpu_cpu_test_bench
# Loading cpu.nios_sd_loader_cpu_cpu_register_bank_a_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.nios_sd_loader_cpu_cpu_register_bank_b_module
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_oci
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_oci_break
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_oci_xbrk
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_oci_dbrk
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_oci_itrace
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_oci_dtrace
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_oci_td_mode
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_oci_fifo
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_oci_pib
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_oci_im
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_avalon_reg
# Loading cpu.nios_sd_loader_cpu_cpu_nios2_ocimem
# Loading cpu.nios_sd_loader_cpu_cpu_ociram_sp_ram_module
# Loading cpu.nios_sd_loader_cpu_cpu_debug_slave_wrapper
# Loading cpu.nios_sd_loader_cpu_cpu_debug_slave_tck
# Loading cpu.nios_sd_loader_cpu_cpu_debug_slave_sysclk
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading cpu_address.nios_sd_loader_cpu_address(europa)
# Loading cpu_cmd.nios_sd_loader_cpu_cmd(europa)
# Loading cpu_cmd_ack.nios_sd_loader_cpu_cmd_ack(europa)
# Loading ctrl_bus.nios_sd_loader_ctrl_bus(europa)
# Loading data.nios_sd_loader_data(europa)
# Loading jtag_uart.nios_sd_loader_jtag_uart(europa)
# Loading jtag_uart.nios_sd_loader_jtag_uart_scfifo_w(europa)
# Loading jtag_uart.nios_sd_loader_jtag_uart_sim_scfifo_w(europa)
# Loading jtag_uart.nios_sd_loader_jtag_uart_scfifo_r(europa)
# Loading jtag_uart.nios_sd_loader_jtag_uart_sim_scfifo_r(europa)
# Loading ledg_pio.nios_sd_loader_ledg_pio(europa)
# Loading onchip_memory.nios_sd_loader_onchip_memory(europa)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading sd_cmd.nios_sd_loader_sd_cmd(europa)
# Loading sd_dat.nios_sd_loader_sd_dat(europa)
# Loading timer.nios_sd_loader_timer(europa)
# Loading mm_interconnect_0.nios_sd_loader_mm_interconnect_0
# Loading sv_std.std
# Loading cpu_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading cpu_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading jtag_uart_avalon_jtag_slave_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading router.nios_sd_loader_mm_interconnect_0_router
# Loading router.nios_sd_loader_mm_interconnect_0_router_default_decode
# Loading router_001.nios_sd_loader_mm_interconnect_0_router_001
# Loading router_001.nios_sd_loader_mm_interconnect_0_router_001_default_decode
# Loading router_002.nios_sd_loader_mm_interconnect_0_router_002
# Loading router_002.nios_sd_loader_mm_interconnect_0_router_002_default_decode
# Loading router_003.nios_sd_loader_mm_interconnect_0_router_003
# Loading router_003.nios_sd_loader_mm_interconnect_0_router_003_default_decode
# Loading cmd_demux.nios_sd_loader_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.nios_sd_loader_mm_interconnect_0_cmd_demux_001
# Loading cmd_mux.nios_sd_loader_mm_interconnect_0_cmd_mux
# Loading cmd_mux_001.nios_sd_loader_mm_interconnect_0_cmd_mux_001
# Loading cmd_mux_001.altera_merlin_arbitrator
# Loading cmd_mux_001.altera_merlin_arb_adder
# Loading rsp_demux.nios_sd_loader_mm_interconnect_0_rsp_demux
# Loading rsp_mux.nios_sd_loader_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.nios_sd_loader_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading avalon_st_adapter.nios_sd_loader_mm_interconnect_0_avalon_st_adapter(rtl)
# Loading error_adapter_0.nios_sd_loader_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading irq_mapper.nios_sd_loader_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading rst_controller.altera_reset_synchronizer
# Loading nios_sd_loader_inst_address_external_connection_bfm.altera_conduit_bfm_vhdl_pkg(body)
# Loading nios_sd_loader_inst_address_external_connection_bfm.altera_conduit_bfm(altera_conduit_bfm_arch)
# Loading nios_sd_loader_inst_bus_ack_n_external_connection_bfm.altera_conduit_bfm_0002_vhdl_pkg(body)
# Loading nios_sd_loader_inst_bus_ack_n_external_connection_bfm.altera_conduit_bfm_0002(altera_conduit_bfm_0002_arch)
# Loading nios_sd_loader_inst_bus_req_n_external_connection_bfm.altera_conduit_bfm_0003_vhdl_pkg(body)
# Loading nios_sd_loader_inst_bus_req_n_external_connection_bfm.altera_conduit_bfm_0003(altera_conduit_bfm_0003_arch)
# Loading nios_sd_loader_inst_clk_bfm.altera_avalon_clock_source(behavioral)
# Loading nios_sd_loader_inst_cpu_address_external_connection_bfm.altera_conduit_bfm_0004_vhdl_pkg(body)
# Loading nios_sd_loader_inst_cpu_address_external_connection_bfm.altera_conduit_bfm_0004(altera_conduit_bfm_0004_arch)
# Loading nios_sd_loader_inst_cpu_cmd_external_connection_bfm.altera_conduit_bfm_0005_vhdl_pkg(body)
# Loading nios_sd_loader_inst_cpu_cmd_external_connection_bfm.altera_conduit_bfm_0005(altera_conduit_bfm_0005_arch)
# Loading nios_sd_loader_inst_ctrl_bus_external_connection_bfm.altera_conduit_bfm_0006_vhdl_pkg(body)
# Loading nios_sd_loader_inst_ctrl_bus_external_connection_bfm.altera_conduit_bfm_0006(altera_conduit_bfm_0006_arch)
# Loading nios_sd_loader_inst_data_external_connection_bfm.altera_conduit_bfm_0007_vhdl_pkg(body)
# Loading nios_sd_loader_inst_data_external_connection_bfm.altera_conduit_bfm_0007(altera_conduit_bfm_0007_arch)
# Loading nios_sd_loader_inst_ledg_pio_external_connection_bfm.altera_conduit_bfm_0008_vhdl_pkg(body)
# Loading nios_sd_loader_inst_ledg_pio_external_connection_bfm.altera_conduit_bfm_0008(altera_conduit_bfm_0008_arch)
# Loading nios_sd_loader_inst_reset_bfm.altera_avalon_reset_source(behavioral)
# Loading nios_sd_loader_inst_sd_cmd_external_connection_bfm.altera_conduit_bfm_0009_vhdl_pkg(body)
# Loading nios_sd_loader_inst_sd_cmd_external_connection_bfm.altera_conduit_bfm_0009(altera_conduit_bfm_0009_arch)
# Loading nios_sd_loader_inst_sd_dat_external_connection_bfm.altera_conduit_bfm_0010_vhdl_pkg(body)
# Loading nios_sd_loader_inst_sd_dat_external_connection_bfm.altera_conduit_bfm_0010(altera_conduit_bfm_0010_arch)
# ** Warning: (vsim-3017) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios_sd_loader_tb/nios_sd_loader_inst/cpu/cpu/nios_sd_loader_cpu_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios_sd_loader_tb/nios_sd_loader_inst/cpu/cpu/nios_sd_loader_cpu_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /nios_sd_loader_tb/nios_sd_loader_inst/cpu/cpu/the_nios_sd_loader_cpu_cpu_nios2_oci/the_nios_sd_loader_cpu_cpu_nios2_oci_itrace File: H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v
# ** Warning: (vsim-3017) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios_sd_loader_tb/nios_sd_loader_inst/cpu/cpu/the_nios_sd_loader_cpu_cpu_nios2_oci/the_nios_sd_loader_cpu_cpu_nios2_ocimem/nios_sd_loader_cpu_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/nios_sd_loader/testbench/nios_sd_loader_tb/simulation/submodules/nios_sd_loader_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: Design size of 21793 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#  
do H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/tb/z.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:12 on Jun 23,2023
# vcom -reportprogress 300 -work work H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/constants.vhd 
# ** Error (suppressible): (vcom-19) Failed to access library './libraries/work/' at "./libraries/work/".
# No such file or directory. (errno = ENOENT)
# End time: 15:14:12 on Jun 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro H:\MI13D\TFM\TFM-SPEC\04-SD_impl\project\tb\z.do line 7
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work "H:/MI13D/TFM/TFM-SPEC/04-SD_impl/project/constants.vhd""
# End time: 16:53:39 on Jun 23,2023, Elapsed time: 1:45:25
# Errors: 3, Warnings: 56
