@article{Oldridge2005AMemories,
    title = {{A novel FPGA architecture supporting wide, shallow memories}},
    year = {2005},
    journal = {IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
    author = {Oldridge, S W and Wilton, S J E},
    number = {6},
    pages = {758--762},
    volume = {13},
    doi = {10.1109/TVLSI.2005.848817}
}

@phdthesis{Wilton1997ArchitecturesMemory,
    title = {{Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memory}},
    year = {1997},
    author = {Wilton, Steven Joseph Edward},
    publisher = {University of Toronto},
    address = {CAN},
    isbn = {0612280829}
}

@inproceedings{Lemieux2004DirectionalInterconnect,
    title = {{Directional and single-driver wires in FPGA interconnect}},
    year = {2004},
    booktitle = {Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)},
    author = {Lemieux, G and Lee, E and Tom, M and Yu, A},
    number = {},
    pages = {41--48},
    volume = {},
    doi = {10.1109/FPT.2004.1393249}
}

@article{Yu2017FPGATargetability,
    title = {{FPGA with Improved Routability and Robustness in 130nm CMOS with Open-Source CAD Targetability}},
    year = {2017},
    author = {Yu, Guanshun and Cheng, Tom and Kettlewell, Blayne and Liew, Harrison and Seok, Mingoo and Kinget, Peter},
    month = {1},
    pages = {}
}

@article{Murray2020VTRModelling,
    title = {{VTR 8: High-Performance CAD and Customizable FPGA Architecture Modelling}},
    year = {2020},
    journal = {ACM Trans. Reconfigurable Technol. Syst.},
    author = {Murray, Kevin E and Petelin, Oleg and Zhong, Sheng and Wang, Jia Min and Eldafrawy, Mohamed and Legault, Jean-Philippe and Sha, Eugene and Graham, Aaron G and Wu, Jean and Walker, Matthew J P and Zeng, Hanqing and Patros, Panagiotis and Luu, Jason and Kent, Kenneth B and Betz, Vaughn},
    number = {2},
    month = {6},
    volume = {13},
    publisher = {Association for Computing Machinery},
    url = {https://doi.org/10.1145/3388617},
    address = {New York, NY, USA},
    doi = {10.1145/3388617},
    issn = {1936-7406},
    keywords = {Computer aided design (CAD), electronic design automation (EDA), field programmable gate array (FPGA), packing, placement, routing, verilog to routing (VTR), versatile place and route (VPR)}
}