From 3ab8196db7b4b1d1dfd34352ab675900488448c0 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Ren=C3=AA=20de=20Souza=20Pinto?= <rene@renesp.com.br>
Date: Wed, 31 May 2023 13:09:19 +0200
Subject: [PATCH 24/24] arm: imx8mp: Enable hardware TPM on phyBOARD-Pollux
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

- Add nodes related to ECSPI1 and TPM
- Enale SPI and TPM drivers on default config (phycore-imx8mp)

DTS code was based on DTS files from the following repository:

Repository: git://git.phytec.de/linux-imx
Revision: 452fa7e700fe953808d1c7a781fec6829f554333

Signed-off-by: RenÃª de Souza Pinto <rene@renesp.com.br>
---
 arch/arm/dts/imx8mp-phyboard-pollux-rdk.dts | 43 +++++++++++++++++++++
 configs/phycore-imx8mp_defconfig            |  5 +++
 2 files changed, 48 insertions(+)

diff --git a/arch/arm/dts/imx8mp-phyboard-pollux-rdk.dts b/arch/arm/dts/imx8mp-phyboard-pollux-rdk.dts
index 5f66e1a5fe0..83d2c676940 100644
--- a/arch/arm/dts/imx8mp-phyboard-pollux-rdk.dts
+++ b/arch/arm/dts/imx8mp-phyboard-pollux-rdk.dts
@@ -35,6 +35,7 @@
 
 	chosen {
 		stdout-path = &uart1;
+		spi1 = &ecspi1;
 	};
 
 	reg_usdhc2_vmmc: regulator-usdhc2 {
@@ -220,4 +221,46 @@
 			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT	0xc1
 		>;
 	};
+
+	pinctrl_ecspi1: ecspi1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI1_MISO__ECSPI1_MISO	0x80
+			MX8MP_IOMUXC_ECSPI1_MOSI__ECSPI1_MOSI	0x80
+			MX8MP_IOMUXC_ECSPI1_SCLK__ECSPI1_SCLK	0x80
+		>;
+	};
+
+	pinctrl_ecspi1_cs: ecspi1csgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI1_SS0__GPIO5_IO09	0x00
+		>;
+	};
+
+	pinctrl_tpm: tpmgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI1_RXC__GPIO4_IO01	0x140
+		>;
+	};
+};
+
+/* TPM */
+&ecspi1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>;
+	status = "okay";
+
+	tpm: tpm_tis@0 {
+		compatible = "tcg,tpm_tis-spi";
+		interrupts = <1 IRQ_TYPE_LEVEL_LOW>;
+		interrupt-parent = <&gpio4>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tpm>;
+		reg = <0>;
+		spi-max-frequency = <38000000>;
+		status = "okay";
+	};
 };
diff --git a/configs/phycore-imx8mp_defconfig b/configs/phycore-imx8mp_defconfig
index 68048bf5ed9..7b1c95ed520 100644
--- a/configs/phycore-imx8mp_defconfig
+++ b/configs/phycore-imx8mp_defconfig
@@ -115,3 +115,8 @@ CONFIG_SYSINFO=y
 CONFIG_SYSINFO_SMBIOS=y
 CONFIG_OPTEE_FIRMWARE_SET=y
 CONFIG_OPTEE_FIRMWARE="tee.bin"
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_MXC_SPI=y
+CONFIG_TPM=y
+CONFIG_TPM2_TIS_SPI=y
-- 
2.39.2

