{
    "NameTable": {
        "ALU": [
            "ALU",
            "trjvP",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "PEModules": [],
    "MlibObjs": {},
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 7393,
                "mode": 4,
                "checksum": 0,
                "out": "objs/amcQw_d.o"
            }
        },
        "ALU": {
            "trjvP_d": {
                "mod": "ALU",
                "bytes": 11421,
                "out": "trjvP_d.o",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.2/_prev_archive_1.a"
            }
        }
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.040908,
            "ru_stime_sec": 0.027588999999999999,
            "ru_maxrss_kb": 52120,
            "ru_minflt": 12847,
            "ru_majflt": 0,
            "ru_nivcsw": 32,
            "ru_nvcsw": 213
        },
        "nQuads": 132,
        "ru_childs_end": {
            "ru_utime_sec": 0.00075199999999999996,
            "ru_stime_sec": 0.0022569999999999999,
            "ru_maxrss_kb": 15260,
            "ru_minflt": 593,
            "ru_majflt": 0,
            "ru_nivcsw": 2,
            "ru_nvcsw": 5
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "nMops": 346,
        "totalObjSize": 88600,
        "outputSizePerQuad": 671.0,
        "ru_self_end": {
            "ru_utime_sec": 0.047506,
            "ru_stime_sec": 0.032962999999999999,
            "ru_maxrss_kb": 56800,
            "ru_minflt": 14910,
            "ru_majflt": 0,
            "ru_nivcsw": 46,
            "ru_nvcsw": 290
        },
        "Frontend(%)": 86.111228055403529,
        "CodeGen(%)": 13.888771944596471
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 88600
    },
    "LVLData": [
        "SIM"
    ],
    "CurCompileModules": [
        "...MASTER...",
        "ALU"
    ],
    "CompileProcesses": [
        "cgproc.10738.json"
    ],
    "CompileStatus": "Successful",
    "Misc": {
        "cwd": "/home/ugrads/d/delrod19/ecen350/git/Lab07/p3",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "csrc_abs": "/home/ugrads/d/delrod19/ecen350/git/Lab07/p3/csrc",
        "daidir_abs": "/home/ugrads/d/delrod19/ecen350/git/Lab07/p3/simv.daidir",
        "daidir": "simv.daidir",
        "archive_dir": "archive.2"
    }
}