<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab9Exp4BasicMachine.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="DivBy2ClkHz.vhf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="basicMachine.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="basicMachine.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="basicMachine.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="basicMachine.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="basicMachine.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="basicMachine.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="basicMachine.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="basicMachine.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="basicMachine.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="basicMachine.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="basicMachine.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basicMachine.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="basicMachine.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="basicMachine.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="basicMachine.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="basicMachine.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="basicMachine.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="basicMachine.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="basicMachine.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="basicMachine.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="basicMachine.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="basicMachine.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="basicMachine_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="basicMachine_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="basicMachine_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="basicMachine_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="basicMachine_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="basicMachine_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basicMachine_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basicMachine_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="basicMachine_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="basicMachine_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basicMachine_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="basicMachine_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="basicMachine_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="basicMachine_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basicMachine_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basicMachine_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="basicmachine.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="basicmachine.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="basicmachine.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="booboo_en.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="booboo_st.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ranger_en.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ranger_rd.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="snaggle_rx.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="snaggle_tx.vhf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="yogi_et.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="yogi_st.vhf"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1541894378" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1541894378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541915046" xil_pn:in_ck="2470739479191855679" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2091388530589073569" xil_pn:start_ts="1541915041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DivBy2ClkHz.vhf"/>
      <outfile xil_pn:name="basicMachine.vhf"/>
      <outfile xil_pn:name="booboo_en.vhf"/>
      <outfile xil_pn:name="booboo_st.vhf"/>
      <outfile xil_pn:name="ranger_en.vhf"/>
      <outfile xil_pn:name="ranger_rd.vhf"/>
      <outfile xil_pn:name="snaggle_rx.vhf"/>
      <outfile xil_pn:name="snaggle_tx.vhf"/>
      <outfile xil_pn:name="yogi_et.vhf"/>
      <outfile xil_pn:name="yogi_st.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1541894388" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7130533750742603247" xil_pn:start_ts="1541894388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541894388" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1541894388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541894388" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2476490091572255139" xil_pn:start_ts="1541894388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541894388" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1541894388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541894388" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2530244746560400327" xil_pn:start_ts="1541894388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541915065" xil_pn:in_ck="-1861028560384181747" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1263938005847247173" xil_pn:start_ts="1541915046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="basicMachine.jhd"/>
      <outfile xil_pn:name="basicMachine.lso"/>
      <outfile xil_pn:name="basicMachine.ngc"/>
      <outfile xil_pn:name="basicMachine.ngr"/>
      <outfile xil_pn:name="basicMachine.prj"/>
      <outfile xil_pn:name="basicMachine.stx"/>
      <outfile xil_pn:name="basicMachine.syr"/>
      <outfile xil_pn:name="basicMachine.xst"/>
      <outfile xil_pn:name="basicMachine_vhdl.prj"/>
      <outfile xil_pn:name="basicMachine_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1541916467" xil_pn:in_ck="-988065421601673117" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8003087868455153895" xil_pn:start_ts="1541916467">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541916488" xil_pn:in_ck="3004041803149106560" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-799403512952714980" xil_pn:start_ts="1541916467">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="basicMachine.bld"/>
      <outfile xil_pn:name="basicMachine.ngd"/>
      <outfile xil_pn:name="basicMachine_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1541916509" xil_pn:in_ck="-821287292064088191" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1541916488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="basicMachine.pcf"/>
      <outfile xil_pn:name="basicMachine_map.map"/>
      <outfile xil_pn:name="basicMachine_map.mrp"/>
      <outfile xil_pn:name="basicMachine_map.ncd"/>
      <outfile xil_pn:name="basicMachine_map.ngm"/>
      <outfile xil_pn:name="basicMachine_map.xrpt"/>
      <outfile xil_pn:name="basicMachine_summary.xml"/>
      <outfile xil_pn:name="basicMachine_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1541916533" xil_pn:in_ck="-6449285541800324838" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1541916509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="basicMachine.ncd"/>
      <outfile xil_pn:name="basicMachine.pad"/>
      <outfile xil_pn:name="basicMachine.par"/>
      <outfile xil_pn:name="basicMachine.ptwx"/>
      <outfile xil_pn:name="basicMachine.unroutes"/>
      <outfile xil_pn:name="basicMachine.xpi"/>
      <outfile xil_pn:name="basicMachine_pad.csv"/>
      <outfile xil_pn:name="basicMachine_pad.txt"/>
      <outfile xil_pn:name="basicMachine_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1541916550" xil_pn:in_ck="-988065421601680742" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1541916533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="basicMachine.ut"/>
      <outfile xil_pn:name="basicmachine.bgn"/>
      <outfile xil_pn:name="basicmachine.bit"/>
      <outfile xil_pn:name="basicmachine.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1541916581" xil_pn:in_ck="-939054894073231228" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1541916550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541916533" xil_pn:in_ck="6060063285919725309" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1541916527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="basicMachine.twr"/>
      <outfile xil_pn:name="basicMachine.twx"/>
    </transform>
  </transforms>

</generated_project>
