Classic Timing Analyzer report for MY_ADD4
Thu Nov 15 11:03:21 2018
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.965 ns   ; CI   ; CO ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 11.965 ns       ; CI   ; CO   ;
; N/A   ; None              ; 11.886 ns       ; CI   ; Y[0] ;
; N/A   ; None              ; 11.860 ns       ; CI   ; Y[3] ;
; N/A   ; None              ; 11.789 ns       ; CI   ; Y[2] ;
; N/A   ; None              ; 11.728 ns       ; CI   ; Y[1] ;
; N/A   ; None              ; 7.464 ns        ; B[3] ; CO   ;
; N/A   ; None              ; 7.175 ns        ; A[1] ; CO   ;
; N/A   ; None              ; 7.160 ns        ; A[0] ; CO   ;
; N/A   ; None              ; 7.070 ns        ; A[1] ; Y[3] ;
; N/A   ; None              ; 7.055 ns        ; A[0] ; Y[3] ;
; N/A   ; None              ; 7.047 ns        ; B[3] ; Y[3] ;
; N/A   ; None              ; 7.044 ns        ; B[1] ; CO   ;
; N/A   ; None              ; 7.004 ns        ; B[0] ; CO   ;
; N/A   ; None              ; 6.999 ns        ; A[1] ; Y[2] ;
; N/A   ; None              ; 6.984 ns        ; A[0] ; Y[2] ;
; N/A   ; None              ; 6.939 ns        ; B[1] ; Y[3] ;
; N/A   ; None              ; 6.923 ns        ; A[0] ; Y[1] ;
; N/A   ; None              ; 6.899 ns        ; B[0] ; Y[3] ;
; N/A   ; None              ; 6.868 ns        ; B[1] ; Y[2] ;
; N/A   ; None              ; 6.829 ns        ; A[2] ; CO   ;
; N/A   ; None              ; 6.828 ns        ; B[0] ; Y[2] ;
; N/A   ; None              ; 6.799 ns        ; B[2] ; CO   ;
; N/A   ; None              ; 6.768 ns        ; A[3] ; CO   ;
; N/A   ; None              ; 6.767 ns        ; B[0] ; Y[1] ;
; N/A   ; None              ; 6.765 ns        ; A[0] ; Y[0] ;
; N/A   ; None              ; 6.724 ns        ; A[2] ; Y[3] ;
; N/A   ; None              ; 6.694 ns        ; B[2] ; Y[3] ;
; N/A   ; None              ; 6.626 ns        ; A[1] ; Y[1] ;
; N/A   ; None              ; 6.610 ns        ; B[0] ; Y[0] ;
; N/A   ; None              ; 6.492 ns        ; B[1] ; Y[1] ;
; N/A   ; None              ; 6.348 ns        ; A[3] ; Y[3] ;
; N/A   ; None              ; 6.337 ns        ; A[2] ; Y[2] ;
; N/A   ; None              ; 6.308 ns        ; B[2] ; Y[2] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Nov 15 11:03:20 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MY_ADD4 -c MY_ADD4 --timing_analysis_only
Info: Longest tpd from source pin "CI" to destination pin "CO" is 11.965 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; PIN Node = 'CI'
    Info: 2: + IC(6.428 ns) + CELL(0.504 ns) = 7.784 ns; Loc. = LCCOMB_X59_Y4_N14; Fanout = 2; COMB Node = 'Add0~13'
    Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.855 ns; Loc. = LCCOMB_X59_Y4_N16; Fanout = 2; COMB Node = 'Add0~15'
    Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.926 ns; Loc. = LCCOMB_X59_Y4_N18; Fanout = 2; COMB Node = 'Add0~17'
    Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.997 ns; Loc. = LCCOMB_X59_Y4_N20; Fanout = 2; COMB Node = 'Add0~19'
    Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.068 ns; Loc. = LCCOMB_X59_Y4_N22; Fanout = 1; COMB Node = 'Add0~21'
    Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 8.478 ns; Loc. = LCCOMB_X59_Y4_N24; Fanout = 1; COMB Node = 'Add0~22'
    Info: 8: + IC(0.659 ns) + CELL(2.828 ns) = 11.965 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'CO'
    Info: Total cell delay = 4.878 ns ( 40.77 % )
    Info: Total interconnect delay = 7.087 ns ( 59.23 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 154 megabytes
    Info: Processing ended: Thu Nov 15 11:03:22 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


