#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Sep 13 11:40:15 2016
# Process ID: 7589
# Current directory: /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/impl_1
# Command line: vivado -log top_red_pseudogen_dds.vdi -applog -messageDb vivado.pb -mode batch -source top_red_pseudogen_dds.tcl -notrace
# Log file: /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/impl_1/top_red_pseudogen_dds.vdi
# Journal file: /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_red_pseudogen_dds.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0_board.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0_board.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/redpitaya_axi_wrapper_bd_processing_system7_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/processing_system7_0/inst'
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/redpitaya_axi_wrapper_bd_processing_system7_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/processing_system7_0/inst'
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc:106]
INFO: [Timing 38-2] Deriving generated clocks [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc:106]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1643.004 ; gain = 430.508 ; free physical = 2540 ; free virtual = 23111
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1643.004 ; gain = 686.418 ; free physical = 2543 ; free virtual = 23109
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1675.020 ; gain = 32.008 ; free physical = 2539 ; free virtual = 23106
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1e576d938

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20efab9b5

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1679.020 ; gain = 0.000 ; free physical = 2538 ; free virtual = 23105

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant Propagation | Checksum: 2e87a4d3a

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1679.020 ; gain = 0.000 ; free physical = 2538 ; free virtual = 23105

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 192 unconnected nets.
INFO: [Opt 31-11] Eliminated 128 unconnected cells.
Phase 3 Sweep | Checksum: 1c9801fe1

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1679.020 ; gain = 0.000 ; free physical = 2537 ; free virtual = 23104

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1679.020 ; gain = 0.000 ; free physical = 2537 ; free virtual = 23104
Ending Logic Optimization Task | Checksum: 1c9801fe1

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1679.020 ; gain = 0.000 ; free physical = 2537 ; free virtual = 23104

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1c9801fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2492 ; free virtual = 23059
Ending Power Optimization Task | Checksum: 1c9801fe1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1848.043 ; gain = 169.023 ; free physical = 2492 ; free virtual = 23059
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2489 ; free virtual = 23059
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/impl_1/top_red_pseudogen_dds_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/poff_sw_s_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/poff_sw_s_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/poff_sw_s_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 419 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2487 ; free virtual = 23055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2487 ; free virtual = 23055

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: eda62b19

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2487 ; free virtual = 23055

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: eda62b19

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2487 ; free virtual = 23055
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus redpitaya_axi_wrapper00_FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	redpitaya_axi_wrapper00_FIXED_IO_mio[53] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[52] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[51] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[50] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[49] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[48] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[47] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[46] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[45] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[44] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[43] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[42] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[41] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[40] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[39] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[38] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[37] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[36] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[35] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[34] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[33] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[32] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[31] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[30] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[29] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[28] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[27] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[26] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[25] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[24] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[23] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[22] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[21] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[20] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[19] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[18] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[17] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[16] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[15] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[14] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[13] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[12] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[11] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[10] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[9] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[8] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[7] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[6] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[5] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[4] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[3] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[2] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[1] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: eda62b19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: eda62b19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: eda62b19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 68ed7c9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 68ed7c9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a10285b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 123bb7c14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2471 ; free virtual = 23040

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 123bb7c14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2471 ; free virtual = 23040
Phase 1.2.1 Place Init Design | Checksum: 1c9f451a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2462 ; free virtual = 23032
Phase 1.2 Build Placer Netlist Model | Checksum: 1c9f451a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2462 ; free virtual = 23032

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1c9f451a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2462 ; free virtual = 23032
Phase 1 Placer Initialization | Checksum: 1c9f451a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2462 ; free virtual = 23032

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: d8cdefb3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d8cdefb3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17e088a8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 164b424b6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 164b424b6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d1dc3809

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d1dc3809

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 184a9548c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1123e665a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1123e665a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1123e665a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029
Phase 3 Detail Placement | Checksum: 1123e665a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: facdfdd1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.136. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029
Phase 4.1 Post Commit Optimization | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: c978d9b3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c978d9b3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029
Ending Placer Task | Checksum: 73b2d7fe

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2455 ; free virtual = 23029
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2456 ; free virtual = 23027
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2456 ; free virtual = 23027
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2456 ; free virtual = 23028
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus redpitaya_axi_wrapper00_FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS25 (redpitaya_axi_wrapper00_FIXED_IO_mio[53], redpitaya_axi_wrapper00_FIXED_IO_mio[52], redpitaya_axi_wrapper00_FIXED_IO_mio[51], redpitaya_axi_wrapper00_FIXED_IO_mio[50], redpitaya_axi_wrapper00_FIXED_IO_mio[49], redpitaya_axi_wrapper00_FIXED_IO_mio[48], redpitaya_axi_wrapper00_FIXED_IO_mio[47], redpitaya_axi_wrapper00_FIXED_IO_mio[46], redpitaya_axi_wrapper00_FIXED_IO_mio[45], redpitaya_axi_wrapper00_FIXED_IO_mio[44], redpitaya_axi_wrapper00_FIXED_IO_mio[43], redpitaya_axi_wrapper00_FIXED_IO_mio[42], redpitaya_axi_wrapper00_FIXED_IO_mio[41], redpitaya_axi_wrapper00_FIXED_IO_mio[40], redpitaya_axi_wrapper00_FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (redpitaya_axi_wrapper00_FIXED_IO_mio[15], redpitaya_axi_wrapper00_FIXED_IO_mio[14], redpitaya_axi_wrapper00_FIXED_IO_mio[13], redpitaya_axi_wrapper00_FIXED_IO_mio[12], redpitaya_axi_wrapper00_FIXED_IO_mio[11], redpitaya_axi_wrapper00_FIXED_IO_mio[10], redpitaya_axi_wrapper00_FIXED_IO_mio[9], redpitaya_axi_wrapper00_FIXED_IO_mio[8], redpitaya_axi_wrapper00_FIXED_IO_mio[7], redpitaya_axi_wrapper00_FIXED_IO_mio[6], redpitaya_axi_wrapper00_FIXED_IO_mio[5], redpitaya_axi_wrapper00_FIXED_IO_mio[4], redpitaya_axi_wrapper00_FIXED_IO_mio[3], redpitaya_axi_wrapper00_FIXED_IO_mio[2], redpitaya_axi_wrapper00_FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 91e3b0a ConstDB: 0 ShapeSum: 6a949cf4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15fffd90d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2420 ; free virtual = 22992

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15fffd90d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2420 ; free virtual = 22991

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15fffd90d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2409 ; free virtual = 22981

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15fffd90d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2409 ; free virtual = 22981
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b1605c1a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2402 ; free virtual = 22974
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.886  | TNS=0.000  | WHS=-1.126 | THS=-75.378|

Phase 2 Router Initialization | Checksum: e3b5f252

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2402 ; free virtual = 22974

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b0c2989e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22964

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1458c4f00

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.493  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 653360df

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
Phase 4 Rip-up And Reroute | Checksum: 653360df

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 657e6a3f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.608  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 657e6a3f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 657e6a3f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
Phase 5 Delay and Skew Optimization | Checksum: 657e6a3f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1015ac78a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.608  | TNS=0.000  | WHS=0.098  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 123f2090f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
Phase 6 Post Hold Fix | Checksum: 123f2090f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.818834 %
  Global Horizontal Routing Utilization  = 0.990349 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: cd0ca1b7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cd0ca1b7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: bc26b901

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22962

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.608  | TNS=0.000  | WHS=0.098  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: bc26b901

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22962
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22962

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22962
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2387 ; free virtual = 22962
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/impl_1/top_red_pseudogen_dds_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Sep 13 11:41:11 2016...
