// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/29/2018 17:05:29"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu (
	rst,
	start,
	clk,
	\output ,
	hex0,
	hex1,
	hex2,
	hex3,
	hex4);
input 	rst;
input 	start;
input 	clk;
output 	[3:0] \output ;
output 	[6:0] hex0;
output 	[6:0] hex1;
output 	[6:0] hex2;
output 	[6:0] hex3;
output 	[6:0] hex4;

// Design Ports Information
// output[0]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[1]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[2]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[3]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// start	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \datapath|alu1|Add0~5_combout ;
wire \datapath|alu1|Add0~8_combout ;
wire \controller|Mux2~0_combout ;
wire \controller|Mux2~1_combout ;
wire \datapath|Mux3~0_combout ;
wire \controller|Selector35~0_combout ;
wire \controller|Selector34~0_combout ;
wire \controller|OPCODE[1]~1_combout ;
wire \controller|ADDRESS[0]~0_combout ;
wire \clk~combout ;
wire \rst~combout ;
wire \rst~clkctrl_outclk ;
wire \controller|state.s4~regout ;
wire \start~combout ;
wire \controller|state.s0~0_combout ;
wire \controller|state.s0~regout ;
wire \controller|Selector37~0_combout ;
wire \controller|state.s1~feeder_combout ;
wire \controller|state.s1~regout ;
wire \controller|state.s2~feeder_combout ;
wire \controller|state.s2~regout ;
wire \controller|state.s3~regout ;
wire \controller|estado_atual[2]~2_combout ;
wire \controller|Add0~0_combout ;
wire \controller|Add0~2_combout ;
wire \controller|Add0~3_combout ;
wire \controller|Add0~1 ;
wire \controller|Add0~4_combout ;
wire \controller|Add0~6_combout ;
wire \controller|Mux3~0_combout ;
wire \controller|OPCODE[2]~0_combout ;
wire \controller|Selector33~0_combout ;
wire \controller|estado_atual[1]~1_combout ;
wire \controller|estado_atual[0]~0_combout ;
wire \datapath|dd[0]~0_combout ;
wire \datapath|dd[0]~1_combout ;
wire \datapath|dado[0]~feeder_combout ;
wire \datapath|Mux14~1_combout ;
wire \datapath|registrador|out1[0]~1_combout ;
wire \datapath|Mux14~0_combout ;
wire \datapath|enable_reg~regout ;
wire \datapath|registrador|out1[0]~0_combout ;
wire \datapath|registrador|out0[0]~feeder_combout ;
wire \datapath|registrador|out0[0]~0_combout ;
wire \datapath|registrador|Mux19~0_combout ;
wire \datapath|alu_in2[0]~0_combout ;
wire \datapath|alu1|Add0~0_combout ;
wire \datapath|alu1|Add0~2_cout ;
wire \datapath|alu1|Add0~3_combout ;
wire \datapath|alu1|output[0]~1_combout ;
wire \datapath|alu1|output[0]~0_combout ;
wire \datapath|alu1|Mux3~0_combout ;
wire \datapath|alu1|Mux3~1_combout ;
wire \datapath|enable_acu~0_combout ;
wire \datapath|Mux8~0_combout ;
wire \datapath|acu_in[0]~0_combout ;
wire \datapath|acumulador_atual|output[0]~feeder_combout ;
wire \datapath|enable_acu~1_combout ;
wire \datapath|enable_acu~regout ;
wire \datapath|Mux2~0_combout ;
wire \datapath|alu1|Add0~4 ;
wire \datapath|alu1|Add0~6_combout ;
wire \datapath|alu1|Mux2~0_combout ;
wire \datapath|alu1|Mux2~1_combout ;
wire \datapath|registrador|Mux18~0_combout ;
wire \datapath|Mux7~0_combout ;
wire \datapath|dado[2]~feeder_combout ;
wire \datapath|registrador|out0[2]~feeder_combout ;
wire \datapath|registrador|Mux17~0_combout ;
wire \datapath|Mux1~0_combout ;
wire \datapath|alu1|Add0~7 ;
wire \datapath|alu1|Add0~9_combout ;
wire \datapath|alu1|Mux1~0_combout ;
wire \datapath|alu1|Mux1~1_combout ;
wire \datapath|Mux6~0_combout ;
wire \datapath|alu_in1[3]~0_combout ;
wire \datapath|alu_in1[3]~1_combout ;
wire \datapath|registrador|out1[3]~2_combout ;
wire \datapath|registrador|out0[3]~1_combout ;
wire \datapath|registrador|Mux16~0_combout ;
wire \datapath|alu1|Mux0~0_combout ;
wire \datapath|alu1|Add0~11_combout ;
wire \datapath|alu1|Add0~10 ;
wire \datapath|alu1|Add0~12_combout ;
wire \datapath|alu1|Mux0~1_combout ;
wire \datapath|Mux5~0_combout ;
wire \datapath|acumulador_atual|output[3]~feeder_combout ;
wire \hex0[0]~reg0feeder_combout ;
wire \hex0[0]~reg0_regout ;
wire \hex1[0]~reg0_regout ;
wire \hex2[0]~reg0feeder_combout ;
wire \hex2[0]~reg0_regout ;
wire \Mux6~0_combout ;
wire \hex4[2]~0_combout ;
wire \hex4[0]~reg0_regout ;
wire \Mux5~0_combout ;
wire \hex4[1]~reg0_regout ;
wire \Mux4~0_combout ;
wire \hex4[2]~reg0_regout ;
wire \Mux3~0_combout ;
wire \hex4[3]~reg0_regout ;
wire \Mux2~0_combout ;
wire \hex4[4]~reg0_regout ;
wire \Mux1~0_combout ;
wire \hex4[5]~reg0_regout ;
wire \Mux0~0_combout ;
wire \hex4[6]~1_combout ;
wire \hex4[6]~reg0_regout ;
wire [3:0] \datapath|registrador|out0 ;
wire [3:0] \datapath|alu1|output ;
wire [3:0] \datapath|acumulador_atual|output ;
wire [3:0] \controller|imm ;
wire [3:0] \controller|estado_atual ;
wire [31:0] \controller|PC ;
wire [3:0] \datapath|acu_in ;
wire [3:0] \datapath|alu_in2 ;
wire [3:0] \datapath|alu_in1 ;
wire [3:0] \controller|ADDRESS ;
wire [3:0] \datapath|registrador|output ;
wire [3:0] \controller|OPCODE ;
wire [3:0] \datapath|dado ;
wire [1:0] \datapath|dd ;
wire [3:0] \datapath|registrador|out1 ;


// Location: LCFF_X63_Y27_N23
cycloneii_lcell_ff \controller|OPCODE[0] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\controller|Mux2~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|OPCODE[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|OPCODE [0]));

// Location: LCFF_X63_Y27_N7
cycloneii_lcell_ff \controller|OPCODE[1] (
	.clk(!\clk~combout ),
	.datain(\controller|OPCODE[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|OPCODE [1]));

// Location: LCFF_X63_Y27_N1
cycloneii_lcell_ff \controller|OPCODE[2] (
	.clk(!\clk~combout ),
	.datain(\controller|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|OPCODE [2]));

// Location: LCFF_X64_Y26_N7
cycloneii_lcell_ff \datapath|alu_in1[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_acu~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in1 [0]));

// Location: LCFF_X63_Y26_N27
cycloneii_lcell_ff \datapath|alu_in2[1] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|registrador|output [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|alu_in2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in2 [1]));

// Location: LCCOMB_X63_Y26_N24
cycloneii_lcell_comb \datapath|alu1|Add0~5 (
// Equation(s):
// \datapath|alu1|Add0~5_combout  = \datapath|alu_in2 [1] $ (\controller|estado_atual [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|alu_in2 [1]),
	.datad(\controller|estado_atual [2]),
	.cin(gnd),
	.combout(\datapath|alu1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Add0~5 .lut_mask = 16'h0FF0;
defparam \datapath|alu1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N31
cycloneii_lcell_ff \datapath|registrador|out0[1] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|dado [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|registrador|out0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out0 [1]));

// Location: LCCOMB_X63_Y26_N16
cycloneii_lcell_comb \datapath|alu1|Add0~8 (
// Equation(s):
// \datapath|alu1|Add0~8_combout  = \datapath|alu_in2 [2] $ (\controller|estado_atual [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|alu_in2 [2]),
	.datad(\controller|estado_atual [2]),
	.cin(gnd),
	.combout(\datapath|alu1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Add0~8 .lut_mask = 16'h0FF0;
defparam \datapath|alu1|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
cycloneii_lcell_comb \controller|Mux2~0 (
// Equation(s):
// \controller|Mux2~0_combout  = (\controller|PC [0] & !\controller|PC [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|PC [0]),
	.datad(\controller|PC [1]),
	.cin(gnd),
	.combout(\controller|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux2~0 .lut_mask = 16'h00F0;
defparam \controller|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneii_lcell_comb \controller|Mux2~1 (
// Equation(s):
// \controller|Mux2~1_combout  = (\controller|PC [0] & \controller|PC [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|PC [0]),
	.datad(\controller|PC [1]),
	.cin(gnd),
	.combout(\controller|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux2~1 .lut_mask = 16'hF000;
defparam \controller|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N27
cycloneii_lcell_ff \controller|imm[0] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector35~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|imm [0]));

// Location: LCCOMB_X64_Y26_N6
cycloneii_lcell_comb \datapath|Mux3~0 (
// Equation(s):
// \datapath|Mux3~0_combout  = (\controller|estado_atual [0] & (((\datapath|acumulador_atual|output [0])))) # (!\controller|estado_atual [0] & ((\controller|estado_atual [2] & ((\datapath|acumulador_atual|output [0]))) # (!\controller|estado_atual [2] & 
// (\controller|imm [0]))))

	.dataa(\controller|imm [0]),
	.datab(\controller|estado_atual [0]),
	.datac(\datapath|acumulador_atual|output [0]),
	.datad(\controller|estado_atual [2]),
	.cin(gnd),
	.combout(\datapath|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux3~0 .lut_mask = 16'hF0E2;
defparam \datapath|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N19
cycloneii_lcell_ff \controller|imm[1] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector34~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|imm [1]));

// Location: LCFF_X63_Y27_N5
cycloneii_lcell_ff \controller|ADDRESS[0] (
	.clk(!\clk~combout ),
	.datain(\controller|ADDRESS[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|ADDRESS [0]));

// Location: LCCOMB_X62_Y27_N26
cycloneii_lcell_comb \controller|Selector35~0 (
// Equation(s):
// \controller|Selector35~0_combout  = (\controller|state.s3~regout  & (\controller|ADDRESS [0])) # (!\controller|state.s3~regout  & (((\controller|imm [0] & \controller|state.s0~regout ))))

	.dataa(\controller|ADDRESS [0]),
	.datab(\controller|state.s3~regout ),
	.datac(\controller|imm [0]),
	.datad(\controller|state.s0~regout ),
	.cin(gnd),
	.combout(\controller|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector35~0 .lut_mask = 16'hB888;
defparam \controller|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneii_lcell_comb \controller|Selector34~0 (
// Equation(s):
// \controller|Selector34~0_combout  = (\controller|state.s3~regout  & (((!\controller|ADDRESS [2])))) # (!\controller|state.s3~regout  & (\controller|state.s0~regout  & (\controller|imm [1])))

	.dataa(\controller|state.s0~regout ),
	.datab(\controller|state.s3~regout ),
	.datac(\controller|imm [1]),
	.datad(\controller|ADDRESS [2]),
	.cin(gnd),
	.combout(\controller|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector34~0 .lut_mask = 16'h20EC;
defparam \controller|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
cycloneii_lcell_comb \controller|OPCODE[1]~1 (
// Equation(s):
// \controller|OPCODE[1]~1_combout  = !\controller|Mux2~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|Mux2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|OPCODE[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|OPCODE[1]~1 .lut_mask = 16'h0F0F;
defparam \controller|OPCODE[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N4
cycloneii_lcell_comb \controller|ADDRESS[0]~0 (
// Equation(s):
// \controller|ADDRESS[0]~0_combout  = !\controller|PC [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|PC [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|ADDRESS[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ADDRESS[0]~0 .lut_mask = 16'h0F0F;
defparam \controller|ADDRESS[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .oe_power_up = "low";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .operation_mode = "input";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \rst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~clkctrl_outclk ));
// synopsys translate_off
defparam \rst~clkctrl .clock_type = "global clock";
defparam \rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X62_Y27_N23
cycloneii_lcell_ff \controller|state.s4 (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\controller|state.s3~regout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s4~regout ));

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \start~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\start~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(start));
// synopsys translate_off
defparam \start~I .input_async_reset = "none";
defparam \start~I .input_power_up = "low";
defparam \start~I .input_register_mode = "none";
defparam \start~I .input_sync_reset = "none";
defparam \start~I .oe_async_reset = "none";
defparam \start~I .oe_power_up = "low";
defparam \start~I .oe_register_mode = "none";
defparam \start~I .oe_sync_reset = "none";
defparam \start~I .operation_mode = "input";
defparam \start~I .output_async_reset = "none";
defparam \start~I .output_power_up = "low";
defparam \start~I .output_register_mode = "none";
defparam \start~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneii_lcell_comb \controller|state.s0~0 (
// Equation(s):
// \controller|state.s0~0_combout  = (\start~combout ) # (\controller|state.s0~regout )

	.dataa(vcc),
	.datab(\start~combout ),
	.datac(\controller|state.s0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|state.s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state.s0~0 .lut_mask = 16'hFCFC;
defparam \controller|state.s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N29
cycloneii_lcell_ff \controller|state.s0 (
	.clk(!\clk~combout ),
	.datain(\controller|state.s0~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s0~regout ));

// Location: LCCOMB_X62_Y27_N16
cycloneii_lcell_comb \controller|Selector37~0 (
// Equation(s):
// \controller|Selector37~0_combout  = (\controller|state.s4~regout ) # ((\start~combout  & !\controller|state.s0~regout ))

	.dataa(vcc),
	.datab(\controller|state.s4~regout ),
	.datac(\start~combout ),
	.datad(\controller|state.s0~regout ),
	.cin(gnd),
	.combout(\controller|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector37~0 .lut_mask = 16'hCCFC;
defparam \controller|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N26
cycloneii_lcell_comb \controller|state.s1~feeder (
// Equation(s):
// \controller|state.s1~feeder_combout  = \controller|Selector37~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|Selector37~0_combout ),
	.cin(gnd),
	.combout(\controller|state.s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state.s1~feeder .lut_mask = 16'hFF00;
defparam \controller|state.s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N27
cycloneii_lcell_ff \controller|state.s1 (
	.clk(!\clk~combout ),
	.datain(\controller|state.s1~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s1~regout ));

// Location: LCCOMB_X63_Y27_N12
cycloneii_lcell_comb \controller|state.s2~feeder (
// Equation(s):
// \controller|state.s2~feeder_combout  = \controller|state.s1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|state.s1~regout ),
	.cin(gnd),
	.combout(\controller|state.s2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state.s2~feeder .lut_mask = 16'hFF00;
defparam \controller|state.s2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N13
cycloneii_lcell_ff \controller|state.s2 (
	.clk(!\clk~combout ),
	.datain(\controller|state.s2~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s2~regout ));

// Location: LCFF_X63_Y27_N9
cycloneii_lcell_ff \controller|state.s3 (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\controller|state.s2~regout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s3~regout ));

// Location: LCCOMB_X62_Y26_N14
cycloneii_lcell_comb \controller|estado_atual[2]~2 (
// Equation(s):
// \controller|estado_atual[2]~2_combout  = (\rst~combout  & (((\controller|estado_atual [2])))) # (!\rst~combout  & ((\controller|state.s3~regout  & (\controller|OPCODE [2])) # (!\controller|state.s3~regout  & ((\controller|estado_atual [2])))))

	.dataa(\controller|OPCODE [2]),
	.datab(\rst~combout ),
	.datac(\controller|estado_atual [2]),
	.datad(\controller|state.s3~regout ),
	.cin(gnd),
	.combout(\controller|estado_atual[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|estado_atual[2]~2 .lut_mask = 16'hE2F0;
defparam \controller|estado_atual[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N15
cycloneii_lcell_ff \controller|estado_atual[2] (
	.clk(!\clk~combout ),
	.datain(\controller|estado_atual[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|estado_atual [2]));

// Location: LCCOMB_X64_Y27_N0
cycloneii_lcell_comb \controller|Add0~0 (
// Equation(s):
// \controller|Add0~0_combout  = \controller|PC [0] $ (VCC)
// \controller|Add0~1  = CARRY(\controller|PC [0])

	.dataa(vcc),
	.datab(\controller|PC [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Add0~0_combout ),
	.cout(\controller|Add0~1 ));
// synopsys translate_off
defparam \controller|Add0~0 .lut_mask = 16'h33CC;
defparam \controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N8
cycloneii_lcell_comb \controller|Add0~2 (
// Equation(s):
// \controller|Add0~2_combout  = (\controller|state.s2~regout  & \controller|Add0~0_combout )

	.dataa(\controller|state.s2~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|Add0~0_combout ),
	.cin(gnd),
	.combout(\controller|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~2 .lut_mask = 16'hAA00;
defparam \controller|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N8
cycloneii_lcell_comb \controller|Add0~3 (
// Equation(s):
// \controller|Add0~3_combout  = (\controller|state.s2~regout ) # (!\controller|state.s0~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|state.s2~regout ),
	.datad(\controller|state.s0~regout ),
	.cin(gnd),
	.combout(\controller|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~3 .lut_mask = 16'hF0FF;
defparam \controller|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N9
cycloneii_lcell_ff \controller|PC[0] (
	.clk(!\clk~combout ),
	.datain(\controller|Add0~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Add0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [0]));

// Location: LCCOMB_X64_Y27_N2
cycloneii_lcell_comb \controller|Add0~4 (
// Equation(s):
// \controller|Add0~4_combout  = \controller|Add0~1  $ (\controller|PC [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|PC [1]),
	.cin(\controller|Add0~1 ),
	.combout(\controller|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~4 .lut_mask = 16'h0FF0;
defparam \controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N30
cycloneii_lcell_comb \controller|Add0~6 (
// Equation(s):
// \controller|Add0~6_combout  = (\controller|state.s2~regout  & \controller|Add0~4_combout )

	.dataa(\controller|state.s2~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|Add0~4_combout ),
	.cin(gnd),
	.combout(\controller|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~6 .lut_mask = 16'hAA00;
defparam \controller|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N31
cycloneii_lcell_ff \controller|PC[1] (
	.clk(!\clk~combout ),
	.datain(\controller|Add0~6_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Add0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [1]));

// Location: LCCOMB_X63_Y27_N20
cycloneii_lcell_comb \controller|Mux3~0 (
// Equation(s):
// \controller|Mux3~0_combout  = (\controller|PC [0]) # (!\controller|PC [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|PC [0]),
	.datad(\controller|PC [1]),
	.cin(gnd),
	.combout(\controller|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux3~0 .lut_mask = 16'hF0FF;
defparam \controller|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N22
cycloneii_lcell_comb \controller|OPCODE[2]~0 (
// Equation(s):
// \controller|OPCODE[2]~0_combout  = (!\rst~combout  & \controller|state.s1~regout )

	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|state.s1~regout ),
	.cin(gnd),
	.combout(\controller|OPCODE[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|OPCODE[2]~0 .lut_mask = 16'h5500;
defparam \controller|OPCODE[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N21
cycloneii_lcell_ff \controller|ADDRESS[2] (
	.clk(!\clk~combout ),
	.datain(\controller|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|ADDRESS [2]));

// Location: LCCOMB_X62_Y27_N0
cycloneii_lcell_comb \controller|Selector33~0 (
// Equation(s):
// \controller|Selector33~0_combout  = (\controller|state.s3~regout  & (((\controller|ADDRESS [2])))) # (!\controller|state.s3~regout  & (\controller|state.s0~regout  & (\controller|imm [2])))

	.dataa(\controller|state.s0~regout ),
	.datab(\controller|state.s3~regout ),
	.datac(\controller|imm [2]),
	.datad(\controller|ADDRESS [2]),
	.cin(gnd),
	.combout(\controller|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector33~0 .lut_mask = 16'hEC20;
defparam \controller|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N1
cycloneii_lcell_ff \controller|imm[2] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector33~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|imm [2]));

// Location: LCCOMB_X63_Y27_N28
cycloneii_lcell_comb \controller|estado_atual[1]~1 (
// Equation(s):
// \controller|estado_atual[1]~1_combout  = (\controller|state.s3~regout  & ((\rst~combout  & ((\controller|estado_atual [1]))) # (!\rst~combout  & (\controller|OPCODE [1])))) # (!\controller|state.s3~regout  & (((\controller|estado_atual [1]))))

	.dataa(\controller|OPCODE [1]),
	.datab(\controller|state.s3~regout ),
	.datac(\controller|estado_atual [1]),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\controller|estado_atual[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|estado_atual[1]~1 .lut_mask = 16'hF0B8;
defparam \controller|estado_atual[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N29
cycloneii_lcell_ff \controller|estado_atual[1] (
	.clk(!\clk~combout ),
	.datain(\controller|estado_atual[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|estado_atual [1]));

// Location: LCCOMB_X62_Y26_N0
cycloneii_lcell_comb \controller|estado_atual[0]~0 (
// Equation(s):
// \controller|estado_atual[0]~0_combout  = (\rst~combout  & (((\controller|estado_atual [0])))) # (!\rst~combout  & ((\controller|state.s3~regout  & (\controller|OPCODE [0])) # (!\controller|state.s3~regout  & ((\controller|estado_atual [0])))))

	.dataa(\controller|OPCODE [0]),
	.datab(\rst~combout ),
	.datac(\controller|estado_atual [0]),
	.datad(\controller|state.s3~regout ),
	.cin(gnd),
	.combout(\controller|estado_atual[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|estado_atual[0]~0 .lut_mask = 16'hE2F0;
defparam \controller|estado_atual[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N1
cycloneii_lcell_ff \controller|estado_atual[0] (
	.clk(!\clk~combout ),
	.datain(\controller|estado_atual[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|estado_atual [0]));

// Location: LCCOMB_X63_Y25_N14
cycloneii_lcell_comb \datapath|dd[0]~0 (
// Equation(s):
// \datapath|dd[0]~0_combout  = (!\rst~combout  & ((\controller|estado_atual [0] $ (\controller|estado_atual [2])) # (!\controller|estado_atual [1])))

	.dataa(\rst~combout ),
	.datab(\controller|estado_atual [1]),
	.datac(\controller|estado_atual [0]),
	.datad(\controller|estado_atual [2]),
	.cin(gnd),
	.combout(\datapath|dd[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|dd[0]~0 .lut_mask = 16'h1551;
defparam \datapath|dd[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N0
cycloneii_lcell_comb \datapath|dd[0]~1 (
// Equation(s):
// \datapath|dd[0]~1_combout  = (\datapath|dd[0]~0_combout  & (\controller|imm [2])) # (!\datapath|dd[0]~0_combout  & ((\datapath|dd [0])))

	.dataa(vcc),
	.datab(\controller|imm [2]),
	.datac(\datapath|dd [0]),
	.datad(\datapath|dd[0]~0_combout ),
	.cin(gnd),
	.combout(\datapath|dd[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|dd[0]~1 .lut_mask = 16'hCCF0;
defparam \datapath|dd[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N1
cycloneii_lcell_ff \datapath|dd[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|dd[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|dd [0]));

// Location: LCCOMB_X64_Y27_N4
cycloneii_lcell_comb \datapath|dado[0]~feeder (
// Equation(s):
// \datapath|dado[0]~feeder_combout  = \datapath|acumulador_atual|output [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acumulador_atual|output [0]),
	.cin(gnd),
	.combout(\datapath|dado[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|dado[0]~feeder .lut_mask = 16'hFF00;
defparam \datapath|dado[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N30
cycloneii_lcell_comb \datapath|Mux14~1 (
// Equation(s):
// \datapath|Mux14~1_combout  = (!\controller|estado_atual [1] & (!\controller|estado_atual [2] & \controller|estado_atual [0]))

	.dataa(vcc),
	.datab(\controller|estado_atual [1]),
	.datac(\controller|estado_atual [2]),
	.datad(\controller|estado_atual [0]),
	.cin(gnd),
	.combout(\datapath|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux14~1 .lut_mask = 16'h0300;
defparam \datapath|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N5
cycloneii_lcell_ff \datapath|dado[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|dado[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|dado [0]));

// Location: LCCOMB_X64_Y28_N22
cycloneii_lcell_comb \datapath|registrador|out1[0]~1 (
// Equation(s):
// \datapath|registrador|out1[0]~1_combout  = !\datapath|dado [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|dado [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|registrador|out1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|out1[0]~1 .lut_mask = 16'h0F0F;
defparam \datapath|registrador|out1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N24
cycloneii_lcell_comb \datapath|Mux14~0 (
// Equation(s):
// \datapath|Mux14~0_combout  = (\controller|estado_atual [1]) # (!\controller|estado_atual [0])

	.dataa(\controller|estado_atual [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|estado_atual [1]),
	.cin(gnd),
	.combout(\datapath|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux14~0 .lut_mask = 16'hFF55;
defparam \datapath|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N25
cycloneii_lcell_ff \datapath|enable_reg (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux14~0_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controller|estado_atual [2]),
	.ena(\datapath|dd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|enable_reg~regout ));

// Location: LCCOMB_X64_Y28_N28
cycloneii_lcell_comb \datapath|registrador|out1[0]~0 (
// Equation(s):
// \datapath|registrador|out1[0]~0_combout  = (!\rst~combout  & (\datapath|dd [0] & !\datapath|enable_reg~regout ))

	.dataa(\rst~combout ),
	.datab(\datapath|dd [0]),
	.datac(vcc),
	.datad(\datapath|enable_reg~regout ),
	.cin(gnd),
	.combout(\datapath|registrador|out1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|out1[0]~0 .lut_mask = 16'h0044;
defparam \datapath|registrador|out1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N23
cycloneii_lcell_ff \datapath|registrador|out1[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|out1[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|registrador|out1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out1 [0]));

// Location: LCCOMB_X64_Y29_N24
cycloneii_lcell_comb \datapath|registrador|out0[0]~feeder (
// Equation(s):
// \datapath|registrador|out0[0]~feeder_combout  = \datapath|dado [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|dado [0]),
	.cin(gnd),
	.combout(\datapath|registrador|out0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|out0[0]~feeder .lut_mask = 16'hFF00;
defparam \datapath|registrador|out0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N30
cycloneii_lcell_comb \datapath|registrador|out0[0]~0 (
// Equation(s):
// \datapath|registrador|out0[0]~0_combout  = (!\rst~combout  & (!\datapath|dd [0] & !\datapath|enable_reg~regout ))

	.dataa(\rst~combout ),
	.datab(\datapath|dd [0]),
	.datac(vcc),
	.datad(\datapath|enable_reg~regout ),
	.cin(gnd),
	.combout(\datapath|registrador|out0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|out0[0]~0 .lut_mask = 16'h0011;
defparam \datapath|registrador|out0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N25
cycloneii_lcell_ff \datapath|registrador|out0[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|out0[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|registrador|out0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out0 [0]));

// Location: LCCOMB_X64_Y29_N28
cycloneii_lcell_comb \datapath|registrador|Mux19~0 (
// Equation(s):
// \datapath|registrador|Mux19~0_combout  = (\datapath|dd [0] & (!\datapath|registrador|out1 [0])) # (!\datapath|dd [0] & ((\datapath|registrador|out0 [0])))

	.dataa(vcc),
	.datab(\datapath|dd [0]),
	.datac(\datapath|registrador|out1 [0]),
	.datad(\datapath|registrador|out0 [0]),
	.cin(gnd),
	.combout(\datapath|registrador|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|Mux19~0 .lut_mask = 16'h3F0C;
defparam \datapath|registrador|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N29
cycloneii_lcell_ff \datapath|registrador|output[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|Mux19~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|output [0]));

// Location: LCCOMB_X63_Y26_N20
cycloneii_lcell_comb \datapath|alu_in2[0]~0 (
// Equation(s):
// \datapath|alu_in2[0]~0_combout  = \controller|estado_atual [2] $ (((\controller|estado_atual [0] & \controller|estado_atual [1])))

	.dataa(\controller|estado_atual [0]),
	.datab(\controller|estado_atual [1]),
	.datac(vcc),
	.datad(\controller|estado_atual [2]),
	.cin(gnd),
	.combout(\datapath|alu_in2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu_in2[0]~0 .lut_mask = 16'h7788;
defparam \datapath|alu_in2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N21
cycloneii_lcell_ff \datapath|alu_in2[0] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|registrador|output [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|alu_in2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in2 [0]));

// Location: LCCOMB_X63_Y26_N28
cycloneii_lcell_comb \datapath|alu1|Add0~0 (
// Equation(s):
// \datapath|alu1|Add0~0_combout  = \datapath|alu_in2 [0] $ (\controller|estado_atual [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|alu_in2 [0]),
	.datad(\controller|estado_atual [2]),
	.cin(gnd),
	.combout(\datapath|alu1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Add0~0 .lut_mask = 16'h0FF0;
defparam \datapath|alu1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N0
cycloneii_lcell_comb \datapath|alu1|Add0~2 (
// Equation(s):
// \datapath|alu1|Add0~2_cout  = CARRY(!\controller|estado_atual [0])

	.dataa(\controller|estado_atual [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\datapath|alu1|Add0~2_cout ));
// synopsys translate_off
defparam \datapath|alu1|Add0~2 .lut_mask = 16'h0055;
defparam \datapath|alu1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N2
cycloneii_lcell_comb \datapath|alu1|Add0~3 (
// Equation(s):
// \datapath|alu1|Add0~3_combout  = (\datapath|alu_in1 [0] & ((\datapath|alu1|Add0~0_combout  & (\datapath|alu1|Add0~2_cout  & VCC)) # (!\datapath|alu1|Add0~0_combout  & (!\datapath|alu1|Add0~2_cout )))) # (!\datapath|alu_in1 [0] & 
// ((\datapath|alu1|Add0~0_combout  & (!\datapath|alu1|Add0~2_cout )) # (!\datapath|alu1|Add0~0_combout  & ((\datapath|alu1|Add0~2_cout ) # (GND)))))
// \datapath|alu1|Add0~4  = CARRY((\datapath|alu_in1 [0] & (!\datapath|alu1|Add0~0_combout  & !\datapath|alu1|Add0~2_cout )) # (!\datapath|alu_in1 [0] & ((!\datapath|alu1|Add0~2_cout ) # (!\datapath|alu1|Add0~0_combout ))))

	.dataa(\datapath|alu_in1 [0]),
	.datab(\datapath|alu1|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|alu1|Add0~2_cout ),
	.combout(\datapath|alu1|Add0~3_combout ),
	.cout(\datapath|alu1|Add0~4 ));
// synopsys translate_off
defparam \datapath|alu1|Add0~3 .lut_mask = 16'h9617;
defparam \datapath|alu1|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N26
cycloneii_lcell_comb \datapath|alu1|output[0]~1 (
// Equation(s):
// \datapath|alu1|output[0]~1_combout  = \controller|estado_atual [0] $ (\controller|estado_atual [2])

	.dataa(\controller|estado_atual [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|estado_atual [2]),
	.cin(gnd),
	.combout(\datapath|alu1|output[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|output[0]~1 .lut_mask = 16'h55AA;
defparam \datapath|alu1|output[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N10
cycloneii_lcell_comb \datapath|alu1|output[0]~0 (
// Equation(s):
// \datapath|alu1|output[0]~0_combout  = (!\controller|estado_atual [0] & ((\controller|estado_atual [1]) # (!\controller|estado_atual [2])))

	.dataa(\controller|estado_atual [0]),
	.datab(\controller|estado_atual [1]),
	.datac(vcc),
	.datad(\controller|estado_atual [2]),
	.cin(gnd),
	.combout(\datapath|alu1|output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|output[0]~0 .lut_mask = 16'h4455;
defparam \datapath|alu1|output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N18
cycloneii_lcell_comb \datapath|alu1|Mux3~0 (
// Equation(s):
// \datapath|alu1|Mux3~0_combout  = (\datapath|alu_in2 [0] & ((\datapath|alu_in1 [0]) # ((\datapath|alu1|output[0]~1_combout )))) # (!\datapath|alu_in2 [0] & ((\datapath|alu1|output[0]~0_combout  & (\datapath|alu_in1 [0])) # 
// (!\datapath|alu1|output[0]~0_combout  & ((\datapath|alu1|output[0]~1_combout )))))

	.dataa(\datapath|alu_in1 [0]),
	.datab(\datapath|alu1|output[0]~1_combout ),
	.datac(\datapath|alu_in2 [0]),
	.datad(\datapath|alu1|output[0]~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux3~0 .lut_mask = 16'hEAEC;
defparam \datapath|alu1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N8
cycloneii_lcell_comb \datapath|alu1|Mux3~1 (
// Equation(s):
// \datapath|alu1|Mux3~1_combout  = (\datapath|alu1|Mux3~0_combout  & ((\datapath|alu1|output[0]~0_combout ) # ((\datapath|alu1|Add0~3_combout ) # (!\datapath|alu1|output[0]~1_combout ))))

	.dataa(\datapath|alu1|output[0]~0_combout ),
	.datab(\datapath|alu1|Add0~3_combout ),
	.datac(\datapath|alu1|output[0]~1_combout ),
	.datad(\datapath|alu1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux3~1 .lut_mask = 16'hEF00;
defparam \datapath|alu1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N4
cycloneii_lcell_comb \datapath|enable_acu~0 (
// Equation(s):
// \datapath|enable_acu~0_combout  = (\controller|estado_atual [2] & ((!\controller|estado_atual [1]) # (!\controller|estado_atual [0]))) # (!\controller|estado_atual [2] & ((\controller|estado_atual [1])))

	.dataa(vcc),
	.datab(\controller|estado_atual [2]),
	.datac(\controller|estado_atual [0]),
	.datad(\controller|estado_atual [1]),
	.cin(gnd),
	.combout(\datapath|enable_acu~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|enable_acu~0 .lut_mask = 16'h3FCC;
defparam \datapath|enable_acu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N9
cycloneii_lcell_ff \datapath|alu1|output[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|alu1|Mux3~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_acu~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu1|output [0]));

// Location: LCCOMB_X64_Y26_N12
cycloneii_lcell_comb \datapath|Mux8~0 (
// Equation(s):
// \datapath|Mux8~0_combout  = (\controller|estado_atual [1] & (((\datapath|alu1|output [0])))) # (!\controller|estado_atual [1] & ((\controller|estado_atual [2] & (\datapath|alu1|output [0])) # (!\controller|estado_atual [2] & ((\datapath|registrador|output 
// [0])))))

	.dataa(\controller|estado_atual [1]),
	.datab(\controller|estado_atual [2]),
	.datac(\datapath|alu1|output [0]),
	.datad(\datapath|registrador|output [0]),
	.cin(gnd),
	.combout(\datapath|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux8~0 .lut_mask = 16'hF1E0;
defparam \datapath|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N14
cycloneii_lcell_comb \datapath|acu_in[0]~0 (
// Equation(s):
// \datapath|acu_in[0]~0_combout  = (\controller|estado_atual [2] $ (\controller|estado_atual [1])) # (!\controller|estado_atual [0])

	.dataa(vcc),
	.datab(\controller|estado_atual [2]),
	.datac(\controller|estado_atual [0]),
	.datad(\controller|estado_atual [1]),
	.cin(gnd),
	.combout(\datapath|acu_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|acu_in[0]~0 .lut_mask = 16'h3FCF;
defparam \datapath|acu_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N13
cycloneii_lcell_ff \datapath|acu_in[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux8~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|acu_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acu_in [0]));

// Location: LCCOMB_X64_Y25_N28
cycloneii_lcell_comb \datapath|acumulador_atual|output[0]~feeder (
// Equation(s):
// \datapath|acumulador_atual|output[0]~feeder_combout  = \datapath|acu_in [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acu_in [0]),
	.cin(gnd),
	.combout(\datapath|acumulador_atual|output[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|acumulador_atual|output[0]~feeder .lut_mask = 16'hFF00;
defparam \datapath|acumulador_atual|output[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneii_lcell_comb \datapath|enable_acu~1 (
// Equation(s):
// \datapath|enable_acu~1_combout  = (\datapath|enable_acu~regout ) # ((!\rst~combout  & \datapath|enable_acu~0_combout ))

	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\datapath|enable_acu~regout ),
	.datad(\datapath|enable_acu~0_combout ),
	.cin(gnd),
	.combout(\datapath|enable_acu~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|enable_acu~1 .lut_mask = 16'hF5F0;
defparam \datapath|enable_acu~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N19
cycloneii_lcell_ff \datapath|enable_acu (
	.clk(!\clk~combout ),
	.datain(\datapath|enable_acu~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|enable_acu~regout ));

// Location: LCFF_X64_Y25_N29
cycloneii_lcell_ff \datapath|acumulador_atual|output[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|acumulador_atual|output[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_acu~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acumulador_atual|output [0]));

// Location: LCCOMB_X64_Y26_N28
cycloneii_lcell_comb \datapath|Mux2~0 (
// Equation(s):
// \datapath|Mux2~0_combout  = (\controller|estado_atual [0] & (((\datapath|acumulador_atual|output [1])))) # (!\controller|estado_atual [0] & ((\controller|estado_atual [2] & ((\datapath|acumulador_atual|output [1]))) # (!\controller|estado_atual [2] & 
// (\controller|imm [1]))))

	.dataa(\controller|imm [1]),
	.datab(\controller|estado_atual [0]),
	.datac(\datapath|acumulador_atual|output [1]),
	.datad(\controller|estado_atual [2]),
	.cin(gnd),
	.combout(\datapath|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux2~0 .lut_mask = 16'hF0E2;
defparam \datapath|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N29
cycloneii_lcell_ff \datapath|alu_in1[1] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_acu~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in1 [1]));

// Location: LCCOMB_X63_Y26_N4
cycloneii_lcell_comb \datapath|alu1|Add0~6 (
// Equation(s):
// \datapath|alu1|Add0~6_combout  = ((\datapath|alu1|Add0~5_combout  $ (\datapath|alu_in1 [1] $ (!\datapath|alu1|Add0~4 )))) # (GND)
// \datapath|alu1|Add0~7  = CARRY((\datapath|alu1|Add0~5_combout  & ((\datapath|alu_in1 [1]) # (!\datapath|alu1|Add0~4 ))) # (!\datapath|alu1|Add0~5_combout  & (\datapath|alu_in1 [1] & !\datapath|alu1|Add0~4 )))

	.dataa(\datapath|alu1|Add0~5_combout ),
	.datab(\datapath|alu_in1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|alu1|Add0~4 ),
	.combout(\datapath|alu1|Add0~6_combout ),
	.cout(\datapath|alu1|Add0~7 ));
// synopsys translate_off
defparam \datapath|alu1|Add0~6 .lut_mask = 16'h698E;
defparam \datapath|alu1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N10
cycloneii_lcell_comb \datapath|alu1|Mux2~0 (
// Equation(s):
// \datapath|alu1|Mux2~0_combout  = (\datapath|alu_in2 [1] & ((\datapath|alu_in1 [1]) # ((\datapath|alu1|output[0]~1_combout )))) # (!\datapath|alu_in2 [1] & ((\datapath|alu1|output[0]~0_combout  & (\datapath|alu_in1 [1])) # 
// (!\datapath|alu1|output[0]~0_combout  & ((\datapath|alu1|output[0]~1_combout )))))

	.dataa(\datapath|alu_in2 [1]),
	.datab(\datapath|alu_in1 [1]),
	.datac(\datapath|alu1|output[0]~1_combout ),
	.datad(\datapath|alu1|output[0]~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux2~0 .lut_mask = 16'hECF8;
defparam \datapath|alu1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N18
cycloneii_lcell_comb \datapath|alu1|Mux2~1 (
// Equation(s):
// \datapath|alu1|Mux2~1_combout  = (\datapath|alu1|Mux2~0_combout  & ((\datapath|alu1|output[0]~0_combout ) # ((\datapath|alu1|Add0~6_combout ) # (!\datapath|alu1|output[0]~1_combout ))))

	.dataa(\datapath|alu1|output[0]~0_combout ),
	.datab(\datapath|alu1|output[0]~1_combout ),
	.datac(\datapath|alu1|Add0~6_combout ),
	.datad(\datapath|alu1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux2~1 .lut_mask = 16'hFB00;
defparam \datapath|alu1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N19
cycloneii_lcell_ff \datapath|alu1|output[1] (
	.clk(!\clk~combout ),
	.datain(\datapath|alu1|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_acu~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu1|output [1]));

// Location: LCFF_X64_Y27_N19
cycloneii_lcell_ff \datapath|dado[1] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|acumulador_atual|output [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|dado [1]));

// Location: LCFF_X64_Y28_N29
cycloneii_lcell_ff \datapath|registrador|out1[1] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|dado [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|registrador|out1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out1 [1]));

// Location: LCCOMB_X64_Y29_N14
cycloneii_lcell_comb \datapath|registrador|Mux18~0 (
// Equation(s):
// \datapath|registrador|Mux18~0_combout  = (\datapath|dd [0] & ((\datapath|registrador|out1 [1]))) # (!\datapath|dd [0] & (\datapath|registrador|out0 [1]))

	.dataa(\datapath|registrador|out0 [1]),
	.datab(\datapath|dd [0]),
	.datac(\datapath|registrador|out1 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|registrador|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|Mux18~0 .lut_mask = 16'hE2E2;
defparam \datapath|registrador|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N15
cycloneii_lcell_ff \datapath|registrador|output[1] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|Mux18~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|output [1]));

// Location: LCCOMB_X64_Y26_N22
cycloneii_lcell_comb \datapath|Mux7~0 (
// Equation(s):
// \datapath|Mux7~0_combout  = (\controller|estado_atual [1] & (\datapath|alu1|output [1])) # (!\controller|estado_atual [1] & ((\controller|estado_atual [2] & (\datapath|alu1|output [1])) # (!\controller|estado_atual [2] & ((\datapath|registrador|output 
// [1])))))

	.dataa(\controller|estado_atual [1]),
	.datab(\datapath|alu1|output [1]),
	.datac(\datapath|registrador|output [1]),
	.datad(\controller|estado_atual [2]),
	.cin(gnd),
	.combout(\datapath|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux7~0 .lut_mask = 16'hCCD8;
defparam \datapath|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N23
cycloneii_lcell_ff \datapath|acu_in[1] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|acu_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acu_in [1]));

// Location: LCFF_X64_Y25_N27
cycloneii_lcell_ff \datapath|acumulador_atual|output[1] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|acu_in [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|enable_acu~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acumulador_atual|output [1]));

// Location: LCCOMB_X64_Y27_N12
cycloneii_lcell_comb \datapath|dado[2]~feeder (
// Equation(s):
// \datapath|dado[2]~feeder_combout  = \datapath|acumulador_atual|output [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acumulador_atual|output [2]),
	.cin(gnd),
	.combout(\datapath|dado[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|dado[2]~feeder .lut_mask = 16'hFF00;
defparam \datapath|dado[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N13
cycloneii_lcell_ff \datapath|dado[2] (
	.clk(!\clk~combout ),
	.datain(\datapath|dado[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|dado [2]));

// Location: LCCOMB_X64_Y29_N20
cycloneii_lcell_comb \datapath|registrador|out0[2]~feeder (
// Equation(s):
// \datapath|registrador|out0[2]~feeder_combout  = \datapath|dado [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|dado [2]),
	.cin(gnd),
	.combout(\datapath|registrador|out0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|out0[2]~feeder .lut_mask = 16'hFF00;
defparam \datapath|registrador|out0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N21
cycloneii_lcell_ff \datapath|registrador|out0[2] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|out0[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|registrador|out0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out0 [2]));

// Location: LCFF_X64_Y28_N15
cycloneii_lcell_ff \datapath|registrador|out1[2] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|dado [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|registrador|out1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out1 [2]));

// Location: LCCOMB_X64_Y29_N8
cycloneii_lcell_comb \datapath|registrador|Mux17~0 (
// Equation(s):
// \datapath|registrador|Mux17~0_combout  = (\datapath|dd [0] & ((\datapath|registrador|out1 [2]))) # (!\datapath|dd [0] & (\datapath|registrador|out0 [2]))

	.dataa(vcc),
	.datab(\datapath|dd [0]),
	.datac(\datapath|registrador|out0 [2]),
	.datad(\datapath|registrador|out1 [2]),
	.cin(gnd),
	.combout(\datapath|registrador|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|Mux17~0 .lut_mask = 16'hFC30;
defparam \datapath|registrador|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N9
cycloneii_lcell_ff \datapath|registrador|output[2] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|Mux17~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|output [2]));

// Location: LCCOMB_X64_Y26_N20
cycloneii_lcell_comb \datapath|Mux1~0 (
// Equation(s):
// \datapath|Mux1~0_combout  = (\controller|estado_atual [0] & (\datapath|acumulador_atual|output [2])) # (!\controller|estado_atual [0] & ((\controller|estado_atual [2] & (\datapath|acumulador_atual|output [2])) # (!\controller|estado_atual [2] & 
// ((\controller|imm [2])))))

	.dataa(\datapath|acumulador_atual|output [2]),
	.datab(\controller|estado_atual [0]),
	.datac(\controller|estado_atual [2]),
	.datad(\controller|imm [2]),
	.cin(gnd),
	.combout(\datapath|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux1~0 .lut_mask = 16'hABA8;
defparam \datapath|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N21
cycloneii_lcell_ff \datapath|alu_in1[2] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_acu~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in1 [2]));

// Location: LCFF_X63_Y26_N15
cycloneii_lcell_ff \datapath|alu_in2[2] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|registrador|output [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|alu_in2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in2 [2]));

// Location: LCCOMB_X63_Y26_N6
cycloneii_lcell_comb \datapath|alu1|Add0~9 (
// Equation(s):
// \datapath|alu1|Add0~9_combout  = (\datapath|alu1|Add0~8_combout  & ((\datapath|alu_in1 [2] & (\datapath|alu1|Add0~7  & VCC)) # (!\datapath|alu_in1 [2] & (!\datapath|alu1|Add0~7 )))) # (!\datapath|alu1|Add0~8_combout  & ((\datapath|alu_in1 [2] & 
// (!\datapath|alu1|Add0~7 )) # (!\datapath|alu_in1 [2] & ((\datapath|alu1|Add0~7 ) # (GND)))))
// \datapath|alu1|Add0~10  = CARRY((\datapath|alu1|Add0~8_combout  & (!\datapath|alu_in1 [2] & !\datapath|alu1|Add0~7 )) # (!\datapath|alu1|Add0~8_combout  & ((!\datapath|alu1|Add0~7 ) # (!\datapath|alu_in1 [2]))))

	.dataa(\datapath|alu1|Add0~8_combout ),
	.datab(\datapath|alu_in1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|alu1|Add0~7 ),
	.combout(\datapath|alu1|Add0~9_combout ),
	.cout(\datapath|alu1|Add0~10 ));
// synopsys translate_off
defparam \datapath|alu1|Add0~9 .lut_mask = 16'h9617;
defparam \datapath|alu1|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N12
cycloneii_lcell_comb \datapath|alu1|Mux1~0 (
// Equation(s):
// \datapath|alu1|Mux1~0_combout  = (\datapath|alu1|output[0]~0_combout  & (((\datapath|alu_in2 [2])) # (!\datapath|alu1|output[0]~1_combout ))) # (!\datapath|alu1|output[0]~0_combout  & ((\datapath|alu1|output[0]~1_combout  & ((\datapath|alu1|Add0~9_combout 
// ))) # (!\datapath|alu1|output[0]~1_combout  & (\datapath|alu_in2 [2]))))

	.dataa(\datapath|alu1|output[0]~0_combout ),
	.datab(\datapath|alu1|output[0]~1_combout ),
	.datac(\datapath|alu_in2 [2]),
	.datad(\datapath|alu1|Add0~9_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux1~0 .lut_mask = 16'hF6B2;
defparam \datapath|alu1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N22
cycloneii_lcell_comb \datapath|alu1|Mux1~1 (
// Equation(s):
// \datapath|alu1|Mux1~1_combout  = (\datapath|alu1|output[0]~1_combout  & ((\datapath|alu1|Mux1~0_combout ) # ((\datapath|alu1|output[0]~0_combout  & \datapath|alu_in1 [2])))) # (!\datapath|alu1|output[0]~1_combout  & (((\datapath|alu_in1 [2] & 
// \datapath|alu1|Mux1~0_combout ))))

	.dataa(\datapath|alu1|output[0]~0_combout ),
	.datab(\datapath|alu1|output[0]~1_combout ),
	.datac(\datapath|alu_in1 [2]),
	.datad(\datapath|alu1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux1~1 .lut_mask = 16'hFC80;
defparam \datapath|alu1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N23
cycloneii_lcell_ff \datapath|alu1|output[2] (
	.clk(!\clk~combout ),
	.datain(\datapath|alu1|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_acu~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu1|output [2]));

// Location: LCCOMB_X64_Y26_N16
cycloneii_lcell_comb \datapath|Mux6~0 (
// Equation(s):
// \datapath|Mux6~0_combout  = (\controller|estado_atual [1] & (((\datapath|alu1|output [2])))) # (!\controller|estado_atual [1] & ((\controller|estado_atual [2] & ((\datapath|alu1|output [2]))) # (!\controller|estado_atual [2] & 
// (\datapath|registrador|output [2]))))

	.dataa(\controller|estado_atual [1]),
	.datab(\controller|estado_atual [2]),
	.datac(\datapath|registrador|output [2]),
	.datad(\datapath|alu1|output [2]),
	.cin(gnd),
	.combout(\datapath|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux6~0 .lut_mask = 16'hFE10;
defparam \datapath|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N17
cycloneii_lcell_ff \datapath|acu_in[2] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|acu_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acu_in [2]));

// Location: LCFF_X64_Y25_N13
cycloneii_lcell_ff \datapath|acumulador_atual|output[2] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|acu_in [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|enable_acu~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acumulador_atual|output [2]));

// Location: LCCOMB_X63_Y27_N14
cycloneii_lcell_comb \datapath|alu_in1[3]~0 (
// Equation(s):
// \datapath|alu_in1[3]~0_combout  = (\datapath|acumulador_atual|output [3] & (\controller|estado_atual [2] $ (((\controller|estado_atual [1] & \controller|estado_atual [0])))))

	.dataa(\datapath|acumulador_atual|output [3]),
	.datab(\controller|estado_atual [1]),
	.datac(\controller|estado_atual [2]),
	.datad(\controller|estado_atual [0]),
	.cin(gnd),
	.combout(\datapath|alu_in1[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu_in1[3]~0 .lut_mask = 16'h28A0;
defparam \datapath|alu_in1[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
cycloneii_lcell_comb \datapath|alu_in1[3]~1 (
// Equation(s):
// \datapath|alu_in1[3]~1_combout  = (\datapath|alu_in1[3]~0_combout ) # ((\datapath|alu_in1 [3] & !\datapath|enable_acu~0_combout ))

	.dataa(vcc),
	.datab(\datapath|alu_in1[3]~0_combout ),
	.datac(\datapath|alu_in1 [3]),
	.datad(\datapath|enable_acu~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu_in1[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu_in1[3]~1 .lut_mask = 16'hCCFC;
defparam \datapath|alu_in1[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N11
cycloneii_lcell_ff \datapath|alu_in1[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|alu_in1[3]~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in1 [3]));

// Location: LCFF_X64_Y27_N11
cycloneii_lcell_ff \datapath|dado[3] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|acumulador_atual|output [3]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|dado [3]));

// Location: LCCOMB_X64_Y28_N24
cycloneii_lcell_comb \datapath|registrador|out1[3]~2 (
// Equation(s):
// \datapath|registrador|out1[3]~2_combout  = !\datapath|dado [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|dado [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|registrador|out1[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|out1[3]~2 .lut_mask = 16'h0F0F;
defparam \datapath|registrador|out1[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N25
cycloneii_lcell_ff \datapath|registrador|out1[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|out1[3]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|registrador|out1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out1 [3]));

// Location: LCCOMB_X64_Y29_N18
cycloneii_lcell_comb \datapath|registrador|out0[3]~1 (
// Equation(s):
// \datapath|registrador|out0[3]~1_combout  = !\datapath|dado [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|dado [3]),
	.cin(gnd),
	.combout(\datapath|registrador|out0[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|out0[3]~1 .lut_mask = 16'h00FF;
defparam \datapath|registrador|out0[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N19
cycloneii_lcell_ff \datapath|registrador|out0[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|out0[3]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|registrador|out0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out0 [3]));

// Location: LCCOMB_X64_Y29_N10
cycloneii_lcell_comb \datapath|registrador|Mux16~0 (
// Equation(s):
// \datapath|registrador|Mux16~0_combout  = (\datapath|dd [0] & (!\datapath|registrador|out1 [3])) # (!\datapath|dd [0] & ((!\datapath|registrador|out0 [3])))

	.dataa(vcc),
	.datab(\datapath|dd [0]),
	.datac(\datapath|registrador|out1 [3]),
	.datad(\datapath|registrador|out0 [3]),
	.cin(gnd),
	.combout(\datapath|registrador|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|Mux16~0 .lut_mask = 16'h0C3F;
defparam \datapath|registrador|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N11
cycloneii_lcell_ff \datapath|registrador|output[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|Mux16~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|output [3]));

// Location: LCFF_X63_Y26_N11
cycloneii_lcell_ff \datapath|alu_in2[3] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|registrador|output [3]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|alu_in2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in2 [3]));

// Location: LCCOMB_X63_Y26_N30
cycloneii_lcell_comb \datapath|alu1|Mux0~0 (
// Equation(s):
// \datapath|alu1|Mux0~0_combout  = (\datapath|alu_in2 [3] & (((\datapath|alu_in1 [3]) # (\datapath|alu1|output[0]~1_combout )))) # (!\datapath|alu_in2 [3] & ((\datapath|alu1|output[0]~0_combout  & (\datapath|alu_in1 [3])) # 
// (!\datapath|alu1|output[0]~0_combout  & ((\datapath|alu1|output[0]~1_combout )))))

	.dataa(\datapath|alu1|output[0]~0_combout ),
	.datab(\datapath|alu_in1 [3]),
	.datac(\datapath|alu_in2 [3]),
	.datad(\datapath|alu1|output[0]~1_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux0~0 .lut_mask = 16'hFDC8;
defparam \datapath|alu1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N14
cycloneii_lcell_comb \datapath|alu1|Add0~11 (
// Equation(s):
// \datapath|alu1|Add0~11_combout  = \datapath|alu_in2 [3] $ (\controller|estado_atual [2])

	.dataa(vcc),
	.datab(\datapath|alu_in2 [3]),
	.datac(vcc),
	.datad(\controller|estado_atual [2]),
	.cin(gnd),
	.combout(\datapath|alu1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Add0~11 .lut_mask = 16'h33CC;
defparam \datapath|alu1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
cycloneii_lcell_comb \datapath|alu1|Add0~12 (
// Equation(s):
// \datapath|alu1|Add0~12_combout  = \datapath|alu_in1 [3] $ (\datapath|alu1|Add0~10  $ (!\datapath|alu1|Add0~11_combout ))

	.dataa(vcc),
	.datab(\datapath|alu_in1 [3]),
	.datac(vcc),
	.datad(\datapath|alu1|Add0~11_combout ),
	.cin(\datapath|alu1|Add0~10 ),
	.combout(\datapath|alu1|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Add0~12 .lut_mask = 16'h3CC3;
defparam \datapath|alu1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N24
cycloneii_lcell_comb \datapath|alu1|Mux0~1 (
// Equation(s):
// \datapath|alu1|Mux0~1_combout  = (\datapath|alu1|Mux0~0_combout  & ((\datapath|alu1|output[0]~0_combout ) # ((\datapath|alu1|Add0~12_combout ) # (!\datapath|alu1|output[0]~1_combout ))))

	.dataa(\datapath|alu1|output[0]~0_combout ),
	.datab(\datapath|alu1|output[0]~1_combout ),
	.datac(\datapath|alu1|Mux0~0_combout ),
	.datad(\datapath|alu1|Add0~12_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux0~1 .lut_mask = 16'hF0B0;
defparam \datapath|alu1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N25
cycloneii_lcell_ff \datapath|alu1|output[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|alu1|Mux0~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_acu~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu1|output [3]));

// Location: LCCOMB_X64_Y26_N2
cycloneii_lcell_comb \datapath|Mux5~0 (
// Equation(s):
// \datapath|Mux5~0_combout  = (\controller|estado_atual [1] & (((\datapath|alu1|output [3])))) # (!\controller|estado_atual [1] & ((\controller|estado_atual [2] & (\datapath|alu1|output [3])) # (!\controller|estado_atual [2] & ((\datapath|registrador|output 
// [3])))))

	.dataa(\controller|estado_atual [1]),
	.datab(\controller|estado_atual [2]),
	.datac(\datapath|alu1|output [3]),
	.datad(\datapath|registrador|output [3]),
	.cin(gnd),
	.combout(\datapath|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux5~0 .lut_mask = 16'hF1E0;
defparam \datapath|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N3
cycloneii_lcell_ff \datapath|acu_in[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|acu_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acu_in [3]));

// Location: LCCOMB_X64_Y25_N18
cycloneii_lcell_comb \datapath|acumulador_atual|output[3]~feeder (
// Equation(s):
// \datapath|acumulador_atual|output[3]~feeder_combout  = \datapath|acu_in [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acu_in [3]),
	.cin(gnd),
	.combout(\datapath|acumulador_atual|output[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|acumulador_atual|output[3]~feeder .lut_mask = 16'hFF00;
defparam \datapath|acumulador_atual|output[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N19
cycloneii_lcell_ff \datapath|acumulador_atual|output[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|acumulador_atual|output[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_acu~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acumulador_atual|output [3]));

// Location: LCCOMB_X62_Y27_N4
cycloneii_lcell_comb \hex0[0]~reg0feeder (
// Equation(s):
// \hex0[0]~reg0feeder_combout  = \controller|estado_atual [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|estado_atual [0]),
	.cin(gnd),
	.combout(\hex0[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \hex0[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N5
cycloneii_lcell_ff \hex0[0]~reg0 (
	.clk(!\clk~combout ),
	.datain(\hex0[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0[0]~reg0_regout ));

// Location: LCFF_X62_Y27_N3
cycloneii_lcell_ff \hex1[0]~reg0 (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\controller|estado_atual [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1[0]~reg0_regout ));

// Location: LCCOMB_X62_Y27_N12
cycloneii_lcell_comb \hex2[0]~reg0feeder (
// Equation(s):
// \hex2[0]~reg0feeder_combout  = \controller|estado_atual [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|estado_atual [2]),
	.cin(gnd),
	.combout(\hex2[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \hex2[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N13
cycloneii_lcell_ff \hex2[0]~reg0 (
	.clk(!\clk~combout ),
	.datain(\hex2[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2[0]~reg0_regout ));

// Location: LCCOMB_X64_Y25_N16
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (!\datapath|acumulador_atual|output [1] & (!\datapath|acumulador_atual|output [3] & (\datapath|acumulador_atual|output [2] $ (\datapath|acumulador_atual|output [0]))))

	.dataa(\datapath|acumulador_atual|output [1]),
	.datab(\datapath|acumulador_atual|output [2]),
	.datac(\datapath|acumulador_atual|output [3]),
	.datad(\datapath|acumulador_atual|output [0]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'h0104;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N12
cycloneii_lcell_comb \hex4[2]~0 (
// Equation(s):
// \hex4[2]~0_combout  = ((!\datapath|acumulador_atual|output [1] & !\datapath|acumulador_atual|output [2])) # (!\datapath|acumulador_atual|output [3])

	.dataa(vcc),
	.datab(\datapath|acumulador_atual|output [1]),
	.datac(\datapath|acumulador_atual|output [2]),
	.datad(\datapath|acumulador_atual|output [3]),
	.cin(gnd),
	.combout(\hex4[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4[2]~0 .lut_mask = 16'h03FF;
defparam \hex4[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N17
cycloneii_lcell_ff \hex4[0]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux6~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4[0]~reg0_regout ));

// Location: LCCOMB_X64_Y25_N10
cycloneii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\datapath|acumulador_atual|output [2] & (!\datapath|acumulador_atual|output [3] & (\datapath|acumulador_atual|output [1] $ (\datapath|acumulador_atual|output [0]))))

	.dataa(\datapath|acumulador_atual|output [1]),
	.datab(\datapath|acumulador_atual|output [2]),
	.datac(\datapath|acumulador_atual|output [3]),
	.datad(\datapath|acumulador_atual|output [0]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'h0408;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N11
cycloneii_lcell_ff \hex4[1]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux5~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4[1]~reg0_regout ));

// Location: LCCOMB_X64_Y25_N20
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\datapath|acumulador_atual|output [1] & (!\datapath|acumulador_atual|output [2] & (!\datapath|acumulador_atual|output [3] & !\datapath|acumulador_atual|output [0])))

	.dataa(\datapath|acumulador_atual|output [1]),
	.datab(\datapath|acumulador_atual|output [2]),
	.datac(\datapath|acumulador_atual|output [3]),
	.datad(\datapath|acumulador_atual|output [0]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'h0002;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N21
cycloneii_lcell_ff \hex4[2]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux4~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4[2]~reg0_regout ));

// Location: LCCOMB_X64_Y25_N30
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (!\datapath|acumulador_atual|output [3] & ((\datapath|acumulador_atual|output [1] & (\datapath|acumulador_atual|output [2] & \datapath|acumulador_atual|output [0])) # (!\datapath|acumulador_atual|output [1] & 
// (\datapath|acumulador_atual|output [2] $ (\datapath|acumulador_atual|output [0])))))

	.dataa(\datapath|acumulador_atual|output [1]),
	.datab(\datapath|acumulador_atual|output [2]),
	.datac(\datapath|acumulador_atual|output [3]),
	.datad(\datapath|acumulador_atual|output [0]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'h0904;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N31
cycloneii_lcell_ff \hex4[3]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux3~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4[3]~reg0_regout ));

// Location: LCCOMB_X64_Y25_N24
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\datapath|acumulador_atual|output [0]) # ((!\datapath|acumulador_atual|output [1] & (\datapath|acumulador_atual|output [2] & !\datapath|acumulador_atual|output [3])))

	.dataa(\datapath|acumulador_atual|output [1]),
	.datab(\datapath|acumulador_atual|output [2]),
	.datac(\datapath|acumulador_atual|output [3]),
	.datad(\datapath|acumulador_atual|output [0]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hFF04;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N25
cycloneii_lcell_ff \hex4[4]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux2~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4[4]~reg0_regout ));

// Location: LCCOMB_X64_Y25_N22
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (!\datapath|acumulador_atual|output [3] & ((\datapath|acumulador_atual|output [1] & ((\datapath|acumulador_atual|output [0]) # (!\datapath|acumulador_atual|output [2]))) # (!\datapath|acumulador_atual|output [1] & 
// (!\datapath|acumulador_atual|output [2] & \datapath|acumulador_atual|output [0]))))

	.dataa(\datapath|acumulador_atual|output [1]),
	.datab(\datapath|acumulador_atual|output [2]),
	.datac(\datapath|acumulador_atual|output [3]),
	.datad(\datapath|acumulador_atual|output [0]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h0B02;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N23
cycloneii_lcell_ff \hex4[5]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux1~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4[5]~reg0_regout ));

// Location: LCCOMB_X64_Y25_N26
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\datapath|acumulador_atual|output [3]) # ((\datapath|acumulador_atual|output [2] & ((!\datapath|acumulador_atual|output [1]) # (!\datapath|acumulador_atual|output [0]))) # (!\datapath|acumulador_atual|output [2] & 
// ((\datapath|acumulador_atual|output [1]))))

	.dataa(\datapath|acumulador_atual|output [2]),
	.datab(\datapath|acumulador_atual|output [0]),
	.datac(\datapath|acumulador_atual|output [1]),
	.datad(\datapath|acumulador_atual|output [3]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hFF7A;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneii_lcell_comb \hex4[6]~1 (
// Equation(s):
// \hex4[6]~1_combout  = (\hex4[2]~0_combout  & ((\Mux0~0_combout ))) # (!\hex4[2]~0_combout  & (\hex4[6]~reg0_regout ))

	.dataa(vcc),
	.datab(\hex4[2]~0_combout ),
	.datac(\hex4[6]~reg0_regout ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\hex4[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hex4[6]~1 .lut_mask = 16'hFC30;
defparam \hex4[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N17
cycloneii_lcell_ff \hex4[6]~reg0 (
	.clk(!\clk~combout ),
	.datain(\hex4[6]~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4[6]~reg0_regout ));

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[0]~I (
	.datain(\datapath|acumulador_atual|output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [0]));
// synopsys translate_off
defparam \output[0]~I .input_async_reset = "none";
defparam \output[0]~I .input_power_up = "low";
defparam \output[0]~I .input_register_mode = "none";
defparam \output[0]~I .input_sync_reset = "none";
defparam \output[0]~I .oe_async_reset = "none";
defparam \output[0]~I .oe_power_up = "low";
defparam \output[0]~I .oe_register_mode = "none";
defparam \output[0]~I .oe_sync_reset = "none";
defparam \output[0]~I .operation_mode = "output";
defparam \output[0]~I .output_async_reset = "none";
defparam \output[0]~I .output_power_up = "low";
defparam \output[0]~I .output_register_mode = "none";
defparam \output[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[1]~I (
	.datain(\datapath|acumulador_atual|output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [1]));
// synopsys translate_off
defparam \output[1]~I .input_async_reset = "none";
defparam \output[1]~I .input_power_up = "low";
defparam \output[1]~I .input_register_mode = "none";
defparam \output[1]~I .input_sync_reset = "none";
defparam \output[1]~I .oe_async_reset = "none";
defparam \output[1]~I .oe_power_up = "low";
defparam \output[1]~I .oe_register_mode = "none";
defparam \output[1]~I .oe_sync_reset = "none";
defparam \output[1]~I .operation_mode = "output";
defparam \output[1]~I .output_async_reset = "none";
defparam \output[1]~I .output_power_up = "low";
defparam \output[1]~I .output_register_mode = "none";
defparam \output[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[2]~I (
	.datain(\datapath|acumulador_atual|output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [2]));
// synopsys translate_off
defparam \output[2]~I .input_async_reset = "none";
defparam \output[2]~I .input_power_up = "low";
defparam \output[2]~I .input_register_mode = "none";
defparam \output[2]~I .input_sync_reset = "none";
defparam \output[2]~I .oe_async_reset = "none";
defparam \output[2]~I .oe_power_up = "low";
defparam \output[2]~I .oe_register_mode = "none";
defparam \output[2]~I .oe_sync_reset = "none";
defparam \output[2]~I .operation_mode = "output";
defparam \output[2]~I .output_async_reset = "none";
defparam \output[2]~I .output_power_up = "low";
defparam \output[2]~I .output_register_mode = "none";
defparam \output[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[3]~I (
	.datain(\datapath|acumulador_atual|output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [3]));
// synopsys translate_off
defparam \output[3]~I .input_async_reset = "none";
defparam \output[3]~I .input_power_up = "low";
defparam \output[3]~I .input_register_mode = "none";
defparam \output[3]~I .input_sync_reset = "none";
defparam \output[3]~I .oe_async_reset = "none";
defparam \output[3]~I .oe_power_up = "low";
defparam \output[3]~I .oe_register_mode = "none";
defparam \output[3]~I .oe_sync_reset = "none";
defparam \output[3]~I .operation_mode = "output";
defparam \output[3]~I .output_async_reset = "none";
defparam \output[3]~I .output_power_up = "low";
defparam \output[3]~I .output_register_mode = "none";
defparam \output[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[0]~I (
	.datain(\hex0[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[0]));
// synopsys translate_off
defparam \hex0[0]~I .input_async_reset = "none";
defparam \hex0[0]~I .input_power_up = "low";
defparam \hex0[0]~I .input_register_mode = "none";
defparam \hex0[0]~I .input_sync_reset = "none";
defparam \hex0[0]~I .oe_async_reset = "none";
defparam \hex0[0]~I .oe_power_up = "low";
defparam \hex0[0]~I .oe_register_mode = "none";
defparam \hex0[0]~I .oe_sync_reset = "none";
defparam \hex0[0]~I .operation_mode = "output";
defparam \hex0[0]~I .output_async_reset = "none";
defparam \hex0[0]~I .output_power_up = "low";
defparam \hex0[0]~I .output_register_mode = "none";
defparam \hex0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[1]));
// synopsys translate_off
defparam \hex0[1]~I .input_async_reset = "none";
defparam \hex0[1]~I .input_power_up = "low";
defparam \hex0[1]~I .input_register_mode = "none";
defparam \hex0[1]~I .input_sync_reset = "none";
defparam \hex0[1]~I .oe_async_reset = "none";
defparam \hex0[1]~I .oe_power_up = "low";
defparam \hex0[1]~I .oe_register_mode = "none";
defparam \hex0[1]~I .oe_sync_reset = "none";
defparam \hex0[1]~I .operation_mode = "output";
defparam \hex0[1]~I .output_async_reset = "none";
defparam \hex0[1]~I .output_power_up = "low";
defparam \hex0[1]~I .output_register_mode = "none";
defparam \hex0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[2]));
// synopsys translate_off
defparam \hex0[2]~I .input_async_reset = "none";
defparam \hex0[2]~I .input_power_up = "low";
defparam \hex0[2]~I .input_register_mode = "none";
defparam \hex0[2]~I .input_sync_reset = "none";
defparam \hex0[2]~I .oe_async_reset = "none";
defparam \hex0[2]~I .oe_power_up = "low";
defparam \hex0[2]~I .oe_register_mode = "none";
defparam \hex0[2]~I .oe_sync_reset = "none";
defparam \hex0[2]~I .operation_mode = "output";
defparam \hex0[2]~I .output_async_reset = "none";
defparam \hex0[2]~I .output_power_up = "low";
defparam \hex0[2]~I .output_register_mode = "none";
defparam \hex0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[3]~I (
	.datain(\hex0[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[3]));
// synopsys translate_off
defparam \hex0[3]~I .input_async_reset = "none";
defparam \hex0[3]~I .input_power_up = "low";
defparam \hex0[3]~I .input_register_mode = "none";
defparam \hex0[3]~I .input_sync_reset = "none";
defparam \hex0[3]~I .oe_async_reset = "none";
defparam \hex0[3]~I .oe_power_up = "low";
defparam \hex0[3]~I .oe_register_mode = "none";
defparam \hex0[3]~I .oe_sync_reset = "none";
defparam \hex0[3]~I .operation_mode = "output";
defparam \hex0[3]~I .output_async_reset = "none";
defparam \hex0[3]~I .output_power_up = "low";
defparam \hex0[3]~I .output_register_mode = "none";
defparam \hex0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[4]~I (
	.datain(\hex0[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[4]));
// synopsys translate_off
defparam \hex0[4]~I .input_async_reset = "none";
defparam \hex0[4]~I .input_power_up = "low";
defparam \hex0[4]~I .input_register_mode = "none";
defparam \hex0[4]~I .input_sync_reset = "none";
defparam \hex0[4]~I .oe_async_reset = "none";
defparam \hex0[4]~I .oe_power_up = "low";
defparam \hex0[4]~I .oe_register_mode = "none";
defparam \hex0[4]~I .oe_sync_reset = "none";
defparam \hex0[4]~I .operation_mode = "output";
defparam \hex0[4]~I .output_async_reset = "none";
defparam \hex0[4]~I .output_power_up = "low";
defparam \hex0[4]~I .output_register_mode = "none";
defparam \hex0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[5]~I (
	.datain(\hex0[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[5]));
// synopsys translate_off
defparam \hex0[5]~I .input_async_reset = "none";
defparam \hex0[5]~I .input_power_up = "low";
defparam \hex0[5]~I .input_register_mode = "none";
defparam \hex0[5]~I .input_sync_reset = "none";
defparam \hex0[5]~I .oe_async_reset = "none";
defparam \hex0[5]~I .oe_power_up = "low";
defparam \hex0[5]~I .oe_register_mode = "none";
defparam \hex0[5]~I .oe_sync_reset = "none";
defparam \hex0[5]~I .operation_mode = "output";
defparam \hex0[5]~I .output_async_reset = "none";
defparam \hex0[5]~I .output_power_up = "low";
defparam \hex0[5]~I .output_register_mode = "none";
defparam \hex0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[6]));
// synopsys translate_off
defparam \hex0[6]~I .input_async_reset = "none";
defparam \hex0[6]~I .input_power_up = "low";
defparam \hex0[6]~I .input_register_mode = "none";
defparam \hex0[6]~I .input_sync_reset = "none";
defparam \hex0[6]~I .oe_async_reset = "none";
defparam \hex0[6]~I .oe_power_up = "low";
defparam \hex0[6]~I .oe_register_mode = "none";
defparam \hex0[6]~I .oe_sync_reset = "none";
defparam \hex0[6]~I .operation_mode = "output";
defparam \hex0[6]~I .output_async_reset = "none";
defparam \hex0[6]~I .output_power_up = "low";
defparam \hex0[6]~I .output_register_mode = "none";
defparam \hex0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[0]~I (
	.datain(\hex1[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[0]));
// synopsys translate_off
defparam \hex1[0]~I .input_async_reset = "none";
defparam \hex1[0]~I .input_power_up = "low";
defparam \hex1[0]~I .input_register_mode = "none";
defparam \hex1[0]~I .input_sync_reset = "none";
defparam \hex1[0]~I .oe_async_reset = "none";
defparam \hex1[0]~I .oe_power_up = "low";
defparam \hex1[0]~I .oe_register_mode = "none";
defparam \hex1[0]~I .oe_sync_reset = "none";
defparam \hex1[0]~I .operation_mode = "output";
defparam \hex1[0]~I .output_async_reset = "none";
defparam \hex1[0]~I .output_power_up = "low";
defparam \hex1[0]~I .output_register_mode = "none";
defparam \hex1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[1]));
// synopsys translate_off
defparam \hex1[1]~I .input_async_reset = "none";
defparam \hex1[1]~I .input_power_up = "low";
defparam \hex1[1]~I .input_register_mode = "none";
defparam \hex1[1]~I .input_sync_reset = "none";
defparam \hex1[1]~I .oe_async_reset = "none";
defparam \hex1[1]~I .oe_power_up = "low";
defparam \hex1[1]~I .oe_register_mode = "none";
defparam \hex1[1]~I .oe_sync_reset = "none";
defparam \hex1[1]~I .operation_mode = "output";
defparam \hex1[1]~I .output_async_reset = "none";
defparam \hex1[1]~I .output_power_up = "low";
defparam \hex1[1]~I .output_register_mode = "none";
defparam \hex1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[2]));
// synopsys translate_off
defparam \hex1[2]~I .input_async_reset = "none";
defparam \hex1[2]~I .input_power_up = "low";
defparam \hex1[2]~I .input_register_mode = "none";
defparam \hex1[2]~I .input_sync_reset = "none";
defparam \hex1[2]~I .oe_async_reset = "none";
defparam \hex1[2]~I .oe_power_up = "low";
defparam \hex1[2]~I .oe_register_mode = "none";
defparam \hex1[2]~I .oe_sync_reset = "none";
defparam \hex1[2]~I .operation_mode = "output";
defparam \hex1[2]~I .output_async_reset = "none";
defparam \hex1[2]~I .output_power_up = "low";
defparam \hex1[2]~I .output_register_mode = "none";
defparam \hex1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[3]~I (
	.datain(\hex1[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[3]));
// synopsys translate_off
defparam \hex1[3]~I .input_async_reset = "none";
defparam \hex1[3]~I .input_power_up = "low";
defparam \hex1[3]~I .input_register_mode = "none";
defparam \hex1[3]~I .input_sync_reset = "none";
defparam \hex1[3]~I .oe_async_reset = "none";
defparam \hex1[3]~I .oe_power_up = "low";
defparam \hex1[3]~I .oe_register_mode = "none";
defparam \hex1[3]~I .oe_sync_reset = "none";
defparam \hex1[3]~I .operation_mode = "output";
defparam \hex1[3]~I .output_async_reset = "none";
defparam \hex1[3]~I .output_power_up = "low";
defparam \hex1[3]~I .output_register_mode = "none";
defparam \hex1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[4]~I (
	.datain(\hex1[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[4]));
// synopsys translate_off
defparam \hex1[4]~I .input_async_reset = "none";
defparam \hex1[4]~I .input_power_up = "low";
defparam \hex1[4]~I .input_register_mode = "none";
defparam \hex1[4]~I .input_sync_reset = "none";
defparam \hex1[4]~I .oe_async_reset = "none";
defparam \hex1[4]~I .oe_power_up = "low";
defparam \hex1[4]~I .oe_register_mode = "none";
defparam \hex1[4]~I .oe_sync_reset = "none";
defparam \hex1[4]~I .operation_mode = "output";
defparam \hex1[4]~I .output_async_reset = "none";
defparam \hex1[4]~I .output_power_up = "low";
defparam \hex1[4]~I .output_register_mode = "none";
defparam \hex1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[5]~I (
	.datain(\hex1[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[5]));
// synopsys translate_off
defparam \hex1[5]~I .input_async_reset = "none";
defparam \hex1[5]~I .input_power_up = "low";
defparam \hex1[5]~I .input_register_mode = "none";
defparam \hex1[5]~I .input_sync_reset = "none";
defparam \hex1[5]~I .oe_async_reset = "none";
defparam \hex1[5]~I .oe_power_up = "low";
defparam \hex1[5]~I .oe_register_mode = "none";
defparam \hex1[5]~I .oe_sync_reset = "none";
defparam \hex1[5]~I .operation_mode = "output";
defparam \hex1[5]~I .output_async_reset = "none";
defparam \hex1[5]~I .output_power_up = "low";
defparam \hex1[5]~I .output_register_mode = "none";
defparam \hex1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[6]));
// synopsys translate_off
defparam \hex1[6]~I .input_async_reset = "none";
defparam \hex1[6]~I .input_power_up = "low";
defparam \hex1[6]~I .input_register_mode = "none";
defparam \hex1[6]~I .input_sync_reset = "none";
defparam \hex1[6]~I .oe_async_reset = "none";
defparam \hex1[6]~I .oe_power_up = "low";
defparam \hex1[6]~I .oe_register_mode = "none";
defparam \hex1[6]~I .oe_sync_reset = "none";
defparam \hex1[6]~I .operation_mode = "output";
defparam \hex1[6]~I .output_async_reset = "none";
defparam \hex1[6]~I .output_power_up = "low";
defparam \hex1[6]~I .output_register_mode = "none";
defparam \hex1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[0]~I (
	.datain(\hex2[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[0]));
// synopsys translate_off
defparam \hex2[0]~I .input_async_reset = "none";
defparam \hex2[0]~I .input_power_up = "low";
defparam \hex2[0]~I .input_register_mode = "none";
defparam \hex2[0]~I .input_sync_reset = "none";
defparam \hex2[0]~I .oe_async_reset = "none";
defparam \hex2[0]~I .oe_power_up = "low";
defparam \hex2[0]~I .oe_register_mode = "none";
defparam \hex2[0]~I .oe_sync_reset = "none";
defparam \hex2[0]~I .operation_mode = "output";
defparam \hex2[0]~I .output_async_reset = "none";
defparam \hex2[0]~I .output_power_up = "low";
defparam \hex2[0]~I .output_register_mode = "none";
defparam \hex2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[1]));
// synopsys translate_off
defparam \hex2[1]~I .input_async_reset = "none";
defparam \hex2[1]~I .input_power_up = "low";
defparam \hex2[1]~I .input_register_mode = "none";
defparam \hex2[1]~I .input_sync_reset = "none";
defparam \hex2[1]~I .oe_async_reset = "none";
defparam \hex2[1]~I .oe_power_up = "low";
defparam \hex2[1]~I .oe_register_mode = "none";
defparam \hex2[1]~I .oe_sync_reset = "none";
defparam \hex2[1]~I .operation_mode = "output";
defparam \hex2[1]~I .output_async_reset = "none";
defparam \hex2[1]~I .output_power_up = "low";
defparam \hex2[1]~I .output_register_mode = "none";
defparam \hex2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[2]));
// synopsys translate_off
defparam \hex2[2]~I .input_async_reset = "none";
defparam \hex2[2]~I .input_power_up = "low";
defparam \hex2[2]~I .input_register_mode = "none";
defparam \hex2[2]~I .input_sync_reset = "none";
defparam \hex2[2]~I .oe_async_reset = "none";
defparam \hex2[2]~I .oe_power_up = "low";
defparam \hex2[2]~I .oe_register_mode = "none";
defparam \hex2[2]~I .oe_sync_reset = "none";
defparam \hex2[2]~I .operation_mode = "output";
defparam \hex2[2]~I .output_async_reset = "none";
defparam \hex2[2]~I .output_power_up = "low";
defparam \hex2[2]~I .output_register_mode = "none";
defparam \hex2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[3]~I (
	.datain(\hex2[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[3]));
// synopsys translate_off
defparam \hex2[3]~I .input_async_reset = "none";
defparam \hex2[3]~I .input_power_up = "low";
defparam \hex2[3]~I .input_register_mode = "none";
defparam \hex2[3]~I .input_sync_reset = "none";
defparam \hex2[3]~I .oe_async_reset = "none";
defparam \hex2[3]~I .oe_power_up = "low";
defparam \hex2[3]~I .oe_register_mode = "none";
defparam \hex2[3]~I .oe_sync_reset = "none";
defparam \hex2[3]~I .operation_mode = "output";
defparam \hex2[3]~I .output_async_reset = "none";
defparam \hex2[3]~I .output_power_up = "low";
defparam \hex2[3]~I .output_register_mode = "none";
defparam \hex2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[4]~I (
	.datain(\hex2[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[4]));
// synopsys translate_off
defparam \hex2[4]~I .input_async_reset = "none";
defparam \hex2[4]~I .input_power_up = "low";
defparam \hex2[4]~I .input_register_mode = "none";
defparam \hex2[4]~I .input_sync_reset = "none";
defparam \hex2[4]~I .oe_async_reset = "none";
defparam \hex2[4]~I .oe_power_up = "low";
defparam \hex2[4]~I .oe_register_mode = "none";
defparam \hex2[4]~I .oe_sync_reset = "none";
defparam \hex2[4]~I .operation_mode = "output";
defparam \hex2[4]~I .output_async_reset = "none";
defparam \hex2[4]~I .output_power_up = "low";
defparam \hex2[4]~I .output_register_mode = "none";
defparam \hex2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[5]~I (
	.datain(\hex2[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[5]));
// synopsys translate_off
defparam \hex2[5]~I .input_async_reset = "none";
defparam \hex2[5]~I .input_power_up = "low";
defparam \hex2[5]~I .input_register_mode = "none";
defparam \hex2[5]~I .input_sync_reset = "none";
defparam \hex2[5]~I .oe_async_reset = "none";
defparam \hex2[5]~I .oe_power_up = "low";
defparam \hex2[5]~I .oe_register_mode = "none";
defparam \hex2[5]~I .oe_sync_reset = "none";
defparam \hex2[5]~I .operation_mode = "output";
defparam \hex2[5]~I .output_async_reset = "none";
defparam \hex2[5]~I .output_power_up = "low";
defparam \hex2[5]~I .output_register_mode = "none";
defparam \hex2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[6]));
// synopsys translate_off
defparam \hex2[6]~I .input_async_reset = "none";
defparam \hex2[6]~I .input_power_up = "low";
defparam \hex2[6]~I .input_register_mode = "none";
defparam \hex2[6]~I .input_sync_reset = "none";
defparam \hex2[6]~I .oe_async_reset = "none";
defparam \hex2[6]~I .oe_power_up = "low";
defparam \hex2[6]~I .oe_register_mode = "none";
defparam \hex2[6]~I .oe_sync_reset = "none";
defparam \hex2[6]~I .operation_mode = "output";
defparam \hex2[6]~I .output_async_reset = "none";
defparam \hex2[6]~I .output_power_up = "low";
defparam \hex2[6]~I .output_register_mode = "none";
defparam \hex2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[0]));
// synopsys translate_off
defparam \hex3[0]~I .input_async_reset = "none";
defparam \hex3[0]~I .input_power_up = "low";
defparam \hex3[0]~I .input_register_mode = "none";
defparam \hex3[0]~I .input_sync_reset = "none";
defparam \hex3[0]~I .oe_async_reset = "none";
defparam \hex3[0]~I .oe_power_up = "low";
defparam \hex3[0]~I .oe_register_mode = "none";
defparam \hex3[0]~I .oe_sync_reset = "none";
defparam \hex3[0]~I .operation_mode = "output";
defparam \hex3[0]~I .output_async_reset = "none";
defparam \hex3[0]~I .output_power_up = "low";
defparam \hex3[0]~I .output_register_mode = "none";
defparam \hex3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[1]));
// synopsys translate_off
defparam \hex3[1]~I .input_async_reset = "none";
defparam \hex3[1]~I .input_power_up = "low";
defparam \hex3[1]~I .input_register_mode = "none";
defparam \hex3[1]~I .input_sync_reset = "none";
defparam \hex3[1]~I .oe_async_reset = "none";
defparam \hex3[1]~I .oe_power_up = "low";
defparam \hex3[1]~I .oe_register_mode = "none";
defparam \hex3[1]~I .oe_sync_reset = "none";
defparam \hex3[1]~I .operation_mode = "output";
defparam \hex3[1]~I .output_async_reset = "none";
defparam \hex3[1]~I .output_power_up = "low";
defparam \hex3[1]~I .output_register_mode = "none";
defparam \hex3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[2]));
// synopsys translate_off
defparam \hex3[2]~I .input_async_reset = "none";
defparam \hex3[2]~I .input_power_up = "low";
defparam \hex3[2]~I .input_register_mode = "none";
defparam \hex3[2]~I .input_sync_reset = "none";
defparam \hex3[2]~I .oe_async_reset = "none";
defparam \hex3[2]~I .oe_power_up = "low";
defparam \hex3[2]~I .oe_register_mode = "none";
defparam \hex3[2]~I .oe_sync_reset = "none";
defparam \hex3[2]~I .operation_mode = "output";
defparam \hex3[2]~I .output_async_reset = "none";
defparam \hex3[2]~I .output_power_up = "low";
defparam \hex3[2]~I .output_register_mode = "none";
defparam \hex3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[3]));
// synopsys translate_off
defparam \hex3[3]~I .input_async_reset = "none";
defparam \hex3[3]~I .input_power_up = "low";
defparam \hex3[3]~I .input_register_mode = "none";
defparam \hex3[3]~I .input_sync_reset = "none";
defparam \hex3[3]~I .oe_async_reset = "none";
defparam \hex3[3]~I .oe_power_up = "low";
defparam \hex3[3]~I .oe_register_mode = "none";
defparam \hex3[3]~I .oe_sync_reset = "none";
defparam \hex3[3]~I .operation_mode = "output";
defparam \hex3[3]~I .output_async_reset = "none";
defparam \hex3[3]~I .output_power_up = "low";
defparam \hex3[3]~I .output_register_mode = "none";
defparam \hex3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[4]));
// synopsys translate_off
defparam \hex3[4]~I .input_async_reset = "none";
defparam \hex3[4]~I .input_power_up = "low";
defparam \hex3[4]~I .input_register_mode = "none";
defparam \hex3[4]~I .input_sync_reset = "none";
defparam \hex3[4]~I .oe_async_reset = "none";
defparam \hex3[4]~I .oe_power_up = "low";
defparam \hex3[4]~I .oe_register_mode = "none";
defparam \hex3[4]~I .oe_sync_reset = "none";
defparam \hex3[4]~I .operation_mode = "output";
defparam \hex3[4]~I .output_async_reset = "none";
defparam \hex3[4]~I .output_power_up = "low";
defparam \hex3[4]~I .output_register_mode = "none";
defparam \hex3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[5]));
// synopsys translate_off
defparam \hex3[5]~I .input_async_reset = "none";
defparam \hex3[5]~I .input_power_up = "low";
defparam \hex3[5]~I .input_register_mode = "none";
defparam \hex3[5]~I .input_sync_reset = "none";
defparam \hex3[5]~I .oe_async_reset = "none";
defparam \hex3[5]~I .oe_power_up = "low";
defparam \hex3[5]~I .oe_register_mode = "none";
defparam \hex3[5]~I .oe_sync_reset = "none";
defparam \hex3[5]~I .operation_mode = "output";
defparam \hex3[5]~I .output_async_reset = "none";
defparam \hex3[5]~I .output_power_up = "low";
defparam \hex3[5]~I .output_register_mode = "none";
defparam \hex3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[6]));
// synopsys translate_off
defparam \hex3[6]~I .input_async_reset = "none";
defparam \hex3[6]~I .input_power_up = "low";
defparam \hex3[6]~I .input_register_mode = "none";
defparam \hex3[6]~I .input_sync_reset = "none";
defparam \hex3[6]~I .oe_async_reset = "none";
defparam \hex3[6]~I .oe_power_up = "low";
defparam \hex3[6]~I .oe_register_mode = "none";
defparam \hex3[6]~I .oe_sync_reset = "none";
defparam \hex3[6]~I .operation_mode = "output";
defparam \hex3[6]~I .output_async_reset = "none";
defparam \hex3[6]~I .output_power_up = "low";
defparam \hex3[6]~I .output_register_mode = "none";
defparam \hex3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[0]~I (
	.datain(\hex4[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[0]));
// synopsys translate_off
defparam \hex4[0]~I .input_async_reset = "none";
defparam \hex4[0]~I .input_power_up = "low";
defparam \hex4[0]~I .input_register_mode = "none";
defparam \hex4[0]~I .input_sync_reset = "none";
defparam \hex4[0]~I .oe_async_reset = "none";
defparam \hex4[0]~I .oe_power_up = "low";
defparam \hex4[0]~I .oe_register_mode = "none";
defparam \hex4[0]~I .oe_sync_reset = "none";
defparam \hex4[0]~I .operation_mode = "output";
defparam \hex4[0]~I .output_async_reset = "none";
defparam \hex4[0]~I .output_power_up = "low";
defparam \hex4[0]~I .output_register_mode = "none";
defparam \hex4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[1]~I (
	.datain(\hex4[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[1]));
// synopsys translate_off
defparam \hex4[1]~I .input_async_reset = "none";
defparam \hex4[1]~I .input_power_up = "low";
defparam \hex4[1]~I .input_register_mode = "none";
defparam \hex4[1]~I .input_sync_reset = "none";
defparam \hex4[1]~I .oe_async_reset = "none";
defparam \hex4[1]~I .oe_power_up = "low";
defparam \hex4[1]~I .oe_register_mode = "none";
defparam \hex4[1]~I .oe_sync_reset = "none";
defparam \hex4[1]~I .operation_mode = "output";
defparam \hex4[1]~I .output_async_reset = "none";
defparam \hex4[1]~I .output_power_up = "low";
defparam \hex4[1]~I .output_register_mode = "none";
defparam \hex4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[2]~I (
	.datain(\hex4[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[2]));
// synopsys translate_off
defparam \hex4[2]~I .input_async_reset = "none";
defparam \hex4[2]~I .input_power_up = "low";
defparam \hex4[2]~I .input_register_mode = "none";
defparam \hex4[2]~I .input_sync_reset = "none";
defparam \hex4[2]~I .oe_async_reset = "none";
defparam \hex4[2]~I .oe_power_up = "low";
defparam \hex4[2]~I .oe_register_mode = "none";
defparam \hex4[2]~I .oe_sync_reset = "none";
defparam \hex4[2]~I .operation_mode = "output";
defparam \hex4[2]~I .output_async_reset = "none";
defparam \hex4[2]~I .output_power_up = "low";
defparam \hex4[2]~I .output_register_mode = "none";
defparam \hex4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[3]~I (
	.datain(\hex4[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[3]));
// synopsys translate_off
defparam \hex4[3]~I .input_async_reset = "none";
defparam \hex4[3]~I .input_power_up = "low";
defparam \hex4[3]~I .input_register_mode = "none";
defparam \hex4[3]~I .input_sync_reset = "none";
defparam \hex4[3]~I .oe_async_reset = "none";
defparam \hex4[3]~I .oe_power_up = "low";
defparam \hex4[3]~I .oe_register_mode = "none";
defparam \hex4[3]~I .oe_sync_reset = "none";
defparam \hex4[3]~I .operation_mode = "output";
defparam \hex4[3]~I .output_async_reset = "none";
defparam \hex4[3]~I .output_power_up = "low";
defparam \hex4[3]~I .output_register_mode = "none";
defparam \hex4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[4]~I (
	.datain(\hex4[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[4]));
// synopsys translate_off
defparam \hex4[4]~I .input_async_reset = "none";
defparam \hex4[4]~I .input_power_up = "low";
defparam \hex4[4]~I .input_register_mode = "none";
defparam \hex4[4]~I .input_sync_reset = "none";
defparam \hex4[4]~I .oe_async_reset = "none";
defparam \hex4[4]~I .oe_power_up = "low";
defparam \hex4[4]~I .oe_register_mode = "none";
defparam \hex4[4]~I .oe_sync_reset = "none";
defparam \hex4[4]~I .operation_mode = "output";
defparam \hex4[4]~I .output_async_reset = "none";
defparam \hex4[4]~I .output_power_up = "low";
defparam \hex4[4]~I .output_register_mode = "none";
defparam \hex4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[5]~I (
	.datain(\hex4[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[5]));
// synopsys translate_off
defparam \hex4[5]~I .input_async_reset = "none";
defparam \hex4[5]~I .input_power_up = "low";
defparam \hex4[5]~I .input_register_mode = "none";
defparam \hex4[5]~I .input_sync_reset = "none";
defparam \hex4[5]~I .oe_async_reset = "none";
defparam \hex4[5]~I .oe_power_up = "low";
defparam \hex4[5]~I .oe_register_mode = "none";
defparam \hex4[5]~I .oe_sync_reset = "none";
defparam \hex4[5]~I .operation_mode = "output";
defparam \hex4[5]~I .output_async_reset = "none";
defparam \hex4[5]~I .output_power_up = "low";
defparam \hex4[5]~I .output_register_mode = "none";
defparam \hex4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[6]~I (
	.datain(!\hex4[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[6]));
// synopsys translate_off
defparam \hex4[6]~I .input_async_reset = "none";
defparam \hex4[6]~I .input_power_up = "low";
defparam \hex4[6]~I .input_register_mode = "none";
defparam \hex4[6]~I .input_sync_reset = "none";
defparam \hex4[6]~I .oe_async_reset = "none";
defparam \hex4[6]~I .oe_power_up = "low";
defparam \hex4[6]~I .oe_register_mode = "none";
defparam \hex4[6]~I .oe_sync_reset = "none";
defparam \hex4[6]~I .operation_mode = "output";
defparam \hex4[6]~I .output_async_reset = "none";
defparam \hex4[6]~I .output_power_up = "low";
defparam \hex4[6]~I .output_register_mode = "none";
defparam \hex4[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
