// Seed: 3508137941
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri0 id_3;
  if (id_3) assign id_3 = 1;
  else wire id_4;
  assign id_3 = id_3 <-> 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri id_10 = 1;
  module_0(
      id_2, id_2
  );
  assign id_10 = id_7;
  always begin
    id_6 <= id_6 - 1;
  end
endmodule
