$date
	Tue Sep  2 19:22:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_multiplier_8bit $end
$var wire 4 ! P [3:0] $end
$var reg 2 " A [1:0] $end
$var reg 2 # B [1:0] $end
$scope module uut $end
$var wire 2 $ A [1:0] $end
$var wire 2 % B [1:0] $end
$var wire 1 & pp0 $end
$var wire 1 ' pp1 $end
$var wire 1 ( pp2 $end
$var wire 2 ) columna4 [1:0] $end
$var wire 2 * columna2 [1:0] $end
$var wire 2 + columna1 [1:0] $end
$var wire 4 , P [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 ,
b0 +
b0 *
b1 )
0(
1'
0&
b11 %
b11 $
b11 #
b11 "
b1000 !
$end
#10000
b1011 !
b1011 ,
b1 +
1&
b1 *
1(
b10 #
b10 %
b1 "
b1 $
#20000
b1010 !
b1010 ,
b0 +
0&
b11 #
b11 %
#30000
b0 !
b0 ,
b0 )
0'
b0 *
0(
b1 #
b1 %
#40000
b11 #
b11 %
b10 "
b10 $
#50000
b1 #
b1 %
b11 "
b11 $
#60000
b1000 !
b1000 ,
b1 )
1'
b11 #
b11 %
#70000
b0 !
b0 ,
b0 )
0'
b10 "
b10 $
#80000
b1 +
1&
b1011 !
b1011 ,
b1 *
1(
b1 )
1'
b10 #
b10 %
b1 "
b1 $
#90000
b0 +
0&
b0 !
b0 ,
b0 *
0(
b0 )
0'
b10 "
b10 $
#110000
b1 #
b1 %
#130000
b10 #
b10 %
#140000
b1 #
b1 %
#150000
b1 "
b1 $
#170000
b11 "
b11 $
#180000
b1010 !
b1010 ,
b1 )
1'
b1 *
1(
b11 #
b11 %
b1 "
b1 $
#190000
b1000 !
b1000 ,
b0 *
0(
b11 "
b11 $
#200000
