(PCB Encoder_Tester_PCB_T_H_
 (parser
  (host_cad ARES)
  (host_version 8.9 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -76.30160 -50.90160 101.70160 75.66660))
  (boundary (path signal 0.20320 -76.20000 -50.80000 101.60000 -50.80000 101.60000 75.56500
   -76.20000 75.56500 -76.20000 -50.80000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 0.76200)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "7SEG-56_DIS1" (place DIS1 14.60500 17.78000 front 0))
  (component "7SEG-56_DIS2" (place DIS2 30.48000 17.78000 front 0))
  (component DIL16_U1 (place U1 42.54500 47.62500 front -180))
  (component DIL16_U2 (place U2 -2.54000 33.02000 front -90))
  (component DIL16_U5 (place U5 24.76500 3.17500 front 0))
  (component DIL16_U6 (place U6 -17.14500 33.02000 front -90))
  (component "SIL-100-04_J1" (place J1 -17.14500 5.71500 front 0))
  (component "SOT-26_U4" (place U4 -3.70000 12.06500 back 0))
 )
 (library
  (image "7SEG-56_DIS1" (side front)
   (outline (rect TOP -2.64160 -2.64160 12.80160 17.88160))
   (pin PS0 (rotate 0) 0 7.62000 15.24000)
   (pin PS0 (rotate 0) 1 10.16000 15.24000)
   (pin PS0 (rotate 0) 2 7.62000 0.00000)
   (pin PS0 (rotate 0) 3 5.08000 15.24000)
   (pin PS0 (rotate 0) 4 5.08000 0.00000)
   (pin PS0 (rotate 0) 5 2.54000 0.00000)
   (pin PS0 (rotate 0) 6 10.16000 0.00000)
   (pin PS0 (rotate 0) 7 0.00000 0.00000)
   (pin PS0 (rotate 0) 8 0.00000 15.24000)
   (pin PS0 (rotate 0) 9 2.54000 15.24000)
  )
  (image "7SEG-56_DIS2" (side front)
   (outline (rect TOP -2.64160 -2.64160 12.80160 17.88160))
   (pin PS0 (rotate 0) 0 7.62000 15.24000)
   (pin PS0 (rotate 0) 1 10.16000 15.24000)
   (pin PS0 (rotate 0) 2 7.62000 0.00000)
   (pin PS0 (rotate 0) 3 5.08000 15.24000)
   (pin PS0 (rotate 0) 4 5.08000 0.00000)
   (pin PS0 (rotate 0) 5 2.54000 0.00000)
   (pin PS0 (rotate 0) 6 10.16000 0.00000)
   (pin PS0 (rotate 0) 7 0.00000 0.00000)
   (pin PS0 (rotate 0) 8 0.00000 15.24000)
   (pin PS0 (rotate 0) 9 2.54000 15.24000)
  )
  (image DIL16_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U2 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U5 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U6 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image "SIL-100-04_J1" (side front)
   (outline (rect TOP -2.64160 -2.64160 10.26160 3.91160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
   (pin PS3 (rotate 0) 2 5.08000 0.00000)
   (pin PS3 (rotate 0) 3 7.62000 0.00000)
  )
  (image "SOT-26_U4" (side back)
   (outline (rect TOP -0.32500 -2.33810 2.97500 0.53810))
   (pin PS4 (rotate -270) 0 0.00000 0.00000)
   (pin PS4 (rotate -270) 1 0.00000 -0.95000)
   (pin PS4 (rotate -270) 2 2.65000 0.00000)
   (pin PS4 (rotate -270) 3 0.00000 -1.90000)
   (pin PS4 (rotate -270) 4 2.65000 -0.95000)
   (pin PS4 (rotate -270) 5 2.65000 -1.90000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS1 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS4 (absolute on) (shape (rect BOT -0.25000 -0.32500 0.25000 0.32500)))
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 1.52400 0 0))
   (shape (circle I1 1.52400 0 0))
   (shape (circle I2 1.52400 0 0))
   (shape (circle I3 1.52400 0 0))
   (shape (circle I4 1.52400 0 0))
   (shape (circle I5 1.52400 0 0))
   (shape (circle I6 1.52400 0 0))
   (shape (circle I7 1.52400 0 0))
   (shape (circle I8 1.52400 0 0))
   (shape (circle I9 1.52400 0 0))
   (shape (circle I10 1.52400 0 0))
   (shape (circle I11 1.52400 0 0))
   (shape (circle I12 1.52400 0 0))
   (shape (circle I13 1.52400 0 0))
   (shape (circle I14 1.52400 0 0))
   (shape (circle BOT 1.52400 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 1.52400 0 0))
   (shape (circle I1 1.52400 0 0))
   (shape (circle I2 1.52400 0 0))
   (shape (circle I3 1.52400 0 0))
   (shape (circle I4 1.52400 0 0))
   (shape (circle I5 1.52400 0 0))
   (shape (circle I6 1.52400 0 0))
   (shape (circle I7 1.52400 0 0))
   (shape (circle I8 1.52400 0 0))
   (shape (circle I9 1.52400 0 0))
   (shape (circle I10 1.52400 0 0))
   (shape (circle I11 1.52400 0 0))
   (shape (circle I12 1.52400 0 0))
   (shape (circle I13 1.52400 0 0))
   (shape (circle I14 1.52400 0 0))
   (shape (circle BOT 1.52400 0 0))
  )
 )
 (network
  (net "#00099"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00100"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "A"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U5-13 J1-2 U4-3)
  )
  (net "A1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-6 U5-2)
  )
  (net "A2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-6 U6-2)
  )
  (net "B"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-3 U4-0)
  )
  (net "B1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-0 U5-1)
  )
  (net "B2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-0 U6-1)
  )
  (net "C1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-1 U5-5)
  )
  (net "C2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-1 U6-5)
  )
  (net "D1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-5 U5-6)
  )
  (net "D2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-5 U6-6)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins U1-7 U2-7 U5-0 U5-3 U5-7 U5-8 U5-9 U5-14 U6-0 U6-3 U6-7 U6-8 U6-9 U6-14 J1-0
    U4-1)
  )
  (net "P1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "P2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "QA1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins DIS2-0 U1-12)
  )
  (net "QA2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins DIS1-0 U2-12)
  )
  (net "QB1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins DIS2-1 U1-11)
  )
  (net "QB2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins DIS1-1 U2-11)
  )
  (net "QC1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins DIS2-2 U1-10)
  )
  (net "QC2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins DIS1-2 U2-10)
  )
  (net "QD1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins DIS2-5 U1-9)
  )
  (net "QD2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins DIS1-5 U2-9)
  )
  (net "QE1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins DIS2-7 U1-8)
  )
  (net "QE2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins DIS1-7 U2-8)
  )
  (net "QF1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins DIS2-8 U1-14)
  )
  (net "QF2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins DIS1-8 U2-14)
  )
  (net "QG1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins DIS2-9 U1-13)
  )
  (net "QG2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins DIS1-9 U2-13)
  )
  (net "RCO"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U5-12 U6-13)
  )
  (net "U/D"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U5-4 U6-4 U4-5)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins DIS1-3 DIS2-3 U1-15 U2-15 U5-10 U5-15 U6-10 U6-15 J1-1 U4-4)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.76200)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00099"
   "#00100"
   "A"
   "A1"
   "A2"
   "B"
   "B1"
   "B2"
   "C1"
   "C2"
   "D1"
   "D2"
   "P1"
   "P2"
   "QA1"
   "QA2"
   "QB1"
   "QB2"
   "QC1"
   "QC2"
   "QD1"
   "QD2"
   "QE1"
   "QE2"
   "QF1"
   "QF2"
   "QG1"
   "QG2"
   "RCO"
   "U/D"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.76200)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
   (wire (path BOT 0.76200 33.02000 33.02000 33.02000 32.86983) (net "QG1") (type protect)
  )
 )
)
