ISim log file
Running: C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\project\chip_test1_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/chip_test1_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 302485 ns : File "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/register.v" Line 3166
# run all
Stopped at time : 1234095 ns : File "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/chip_test_i2s_serial_enable.v" Line 207
# run all
Stopped at time : 1803175 ns : File "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/fifo.v" Line 67
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 1888265 ns : File "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/fifo.v" Line 48
