// Seed: 36746516
module module_0 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2
);
  logic   id_3;
  supply1 id_4;
  logic   id_5;
  logic   id_6;
  type_15(
      id_5 + id_5, 1
  ); type_16(
      1'h0, id_4[1'b0], !1
  );
  logic id_7;
endmodule
