URL: ftp://ftp.cs.indiana.edu/pub/techreports/TR377.ps.Z
Refering-URL: http://www.cs.indiana.edu/trindex.html
Root-URL: 
Author: R. A. Montante, J. W. Mills 
Date: April 21, 1993  
Address: Bloomington, Indiana  
Affiliation: Computer Science Department Indiana University  
Abstract: Technical Report No. 377 Probabilistic Error Correction in Arbitrarily Large Lukasiewicz Logic Arrays 
Abstract-found: 1
Intro-found: 1
Reference: [Ing71] <author> Franklin M. Ingels. </author> <title> Information and Coding Theory. </title> <publisher> Intext Educational Publishers, </publisher> <address> Scranton, PA, </address> <month> August </month> <year> 1971. </year> <month> 13 </month>
Reference-contexts: In this paper we examine the information capacity and information loss in a binary tree of analog circuits which compute Lukasiewicz implication. Claude Shannon's information theory ([SW63], <ref> [Ing71] </ref>) provides the basis for calculating the information content of a collection of transmitted values.
Reference: [ LT83] <author> Jan Lukasiewicz and Alfred Tarski. </author> <title> Investigations into the sen--tential calculus. Logic, Semantics, Metamathematics, </title> <booktitle> chapter IV, </booktitle> <pages> pages 38-59. </pages> <editor> John Corcoran, editor. </editor> <publisher> Hackett Publishing, </publisher> <address> Indianapolis, </address> <note> IN, second edition, </note> <year> 1983. </year>
Reference: [MBD90] <author> Jonathan W. Mills, Gordon Beavers, and Charles A. Daffinger. </author> <title> Lukasiewicz Logic Arrays. </title> <type> Technical Report 296, </type> <institution> Indiana University, Bloomington, IN, </institution> <month> March </month> <year> 1990. </year>
Reference-contexts: An example of this is shown in Figure 1, where the four-term notch () function is defined and partially expanded. Simple regular circuit structures exist which compute the implication function for variables represented as analog current flows; these can be efficiently packed into binary trees. Mills et al <ref> [MBD90] </ref> describe the LL9 VLSI chip, a 31-node analog logic circuit.
Reference: [SW63] <author> Claude E. Shannon and Warren Weaver. </author> <title> The Mathematical Theory of Communication. </title> <institution> University of Illinois Press, Urbana and Chicago, </institution> <year> 1963. </year>
Reference: [NIPS91] <editor> David S. Touretsky, Richard P. Lippmann, John E. Moody, and Steve J. Hanson, editors. </editor> <booktitle> Neural Information Processing Systems 1-4, </booktitle> <address> San Mateo, CA, </address> <year> 1988-1991. </year> <title> Morgan Kaufmann. (Papers in each of the conferences discuss neural-net views of the information requirements of analog circuits. Noteworthy titles include `The VCDimension versus the Statistical Capacity of Multilayer Networks', `Analog Neural Networks of Limited Precision I: Computing with Multilinear Threshold Functions', `"-Entropy and the Complexity of Feedforward Neural Networks'.) </title> <type> 14 </type>
References-found: 5

