design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/image_proc,fpga_sobel_top,first_run,flow completed,0h30m14s0ms,0h9m18s0ms,109304.30818565702,4.853422603425,218.60861637131404,0.2,-1,7189.25,1017,0,0,0,0,0,0,0,21,20,0,-1,-1,86461,8893,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,71463449.0,0.0,0.56,0.59,0.05,0.05,0.0,1730,2765,225,1183,0,0,0,1666,24,3,35,37,1040,42,9,19,106,108,12,341822,68022,3,68555,1061,479463,4775403.7408,-1,-1,-1,8.96e-05,0.000102,2.32e-07,-1,-1,-1,1.17,10.0,100.0,10.0,1.0,0.20,153.18,153.6,0.3,1,10,0.102,0,sky130_fd_sc_hd,AREA 0
