Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Fri Dec 13 04:55:42 2024
| Host             : SgoSkzD running 64-bit Gentoo Linux
| Command          : report_power -file tetris_top_power_routed.rpt -pb tetris_top_power_summary_routed.pb -rpx tetris_top_power_routed.rpx
| Design           : tetris_top
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.553        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.476        |
| Device Static (W)        | 0.077        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 82.3         |
| Junction Temperature (C) | 27.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.033 |       12 |       --- |             --- |
| Slice Logic              |     0.033 |    18520 |       --- |             --- |
|   LUT as Logic           |     0.029 |     9619 |     32600 |           29.51 |
|   CARRY4                 |     0.002 |      664 |      8150 |            8.15 |
|   LUT as Distributed RAM |    <0.001 |      172 |      9600 |            1.79 |
|   Register               |    <0.001 |     4655 |     65200 |            7.14 |
|   F7/F8 Muxes            |    <0.001 |      311 |     32600 |            0.95 |
|   LUT as Shift Register  |    <0.001 |      112 |      9600 |            1.17 |
|   Others                 |     0.000 |      897 |       --- |             --- |
| Signals                  |     0.048 |    14562 |       --- |             --- |
| Block RAM                |     0.002 |       42 |        75 |           56.00 |
| MMCM                     |     0.212 |        2 |         5 |           40.00 |
| DSPs                     |     0.003 |        6 |       120 |            5.00 |
| I/O                      |     0.145 |       59 |       210 |           28.10 |
| Static Power             |     0.077 |          |           |                 |
| Total                    |     0.553 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.132 |       0.120 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.130 |       0.118 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------+-------------------------------------------------------+-----------------+
| Clock                                                      | Domain                                                | Constraint (ns) |
+------------------------------------------------------------+-------------------------------------------------------+-----------------+
| clk                                                        | clk                                                   |            10.0 |
| clk                                                        | clk_IBUF_BUFG                                         |            10.0 |
| clk_125MHz_clk_wiz_0                                       | clk_wiz/inst/clk_125MHz_clk_wiz_0                     |             8.0 |
| clk_25MHz_clk_wiz_0                                        | clk_wiz/inst/clk_25MHz_clk_wiz_0                      |            40.0 |
| clk_out1_mb_usb_clk_wiz_1_0                                | mb_block_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0 |            10.0 |
| clkfbout_clk_wiz_0                                         | clk_wiz/inst/clkfbout_clk_wiz_0                       |            10.0 |
| clkfbout_mb_usb_clk_wiz_1_0                                | mb_block_i/clk_wiz_1/inst/clkfbout_mb_usb_clk_wiz_1_0 |            10.0 |
| mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK               |            33.3 |
| mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0       |            33.3 |
+------------------------------------------------------------+-------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| tetris_top                   |     0.476 |
|   FSM_controller             |     0.004 |
|   bg                         |     0.004 |
|     bg_rom                   |     0.002 |
|       U0                     |     0.002 |
|   clk_wiz                    |     0.106 |
|     inst                     |     0.106 |
|   mb_block_i                 |     0.138 |
|     clk_wiz_1                |     0.106 |
|       inst                   |     0.106 |
|     gpio_usb_keycode         |     0.003 |
|       U0                     |     0.003 |
|     microblaze_0             |     0.017 |
|       U0                     |     0.017 |
|     microblaze_0_axi_intc    |     0.001 |
|       U0                     |     0.001 |
|     microblaze_0_axi_periph  |     0.001 |
|       xbar                   |     0.001 |
|     spi_usb                  |     0.004 |
|       U0                     |     0.004 |
|     timer_usb_axi            |     0.003 |
|       U0                     |     0.003 |
|   valid_piece_position_logic |     0.005 |
|   vga                        |     0.005 |
|   vga_to_hdmi                |     0.133 |
|     inst                     |     0.133 |
+------------------------------+-----------+


