# DCE12MISP/single-cycle

The single cycle implementation for a MIPS processor
in Verilog, including testbench.

Compile:

    $ make

Testbench options is decided on `testbench.v`.

Requirement: `icarus`, `gtkwave`