Magneto-electric magnetic tunnel junction based analog circuit options.	Nishtha Sharma,Jonathan Bird,Peter Dowben,Andrew Marshall	10.1109/SOCC.2017.8226032
A low power, programmable 12-bit two step SAR-flash ADC for signal processing applications.	Mahesh Kumar Adimulam,Krishna Kumar Movva,M. B. Srinivas	10.1109/SOCC.2017.8226004
Secure digital communication based on Lorenz stream cipher.	Ahmed S. Alshammari,Mohamed I. Sobhy,Peter Lee	10.1109/SOCC.2017.8225999
Router-level performance driven dynamic management in hierarchical networks-on-chip.	Mingmin Bai,Dan Zhao 0001,Magdy A. Bayoumi	10.1109/SOCC.2017.8226067
Opening remarks.	Jürgen Becker 0001	10.1109/SOCC.2017.8225989
Opening remarks.	Jürgen Becker 0001	10.1109/SOCC.2017.8225988
On the security evaluation of the ARM TrustZone extension in a heterogeneous SoC.	El Mehdi Benhani,Cédric Marchand 0002,Alain Aubert,Lilian Bossuet	10.1109/SOCC.2017.8226018
Propelling breakthrough embedded microprocessors by means of integrated photonics.	Davide Bertozzi,Sébastien Rumley	10.1109/SOCC.2017.8225981
A graph based synthesis procedure for linear analog function.	Mousumi Bhanja,Baidyanath Ray	10.1109/SOCC.2017.8226071
A low complexity UWB PHY baseband transceiver for IEEE 802.15.6 WBAN.	Atef H. Bondok,Awny M. El-Mohandes,Ahmed Shalaby 0001,Mohammed Sharaf Sayed	10.1109/SOCC.2017.8226054
A 590MDE/s semi-global matching processor with lossless data compression.	Kyeongryeol Bong,Kyuho Jason Lee,Hoi-Jun Yoo	10.1109/SOCC.2017.8225998
MobiCore: An adaptive hybrid approach for power-efficient CPU management on Android devices.	Lucie Broyde,Kent W. Nixon,Xiang Chen 0010,Hai Li 0001,Yiran Chen 0001	10.1109/SOCC.2017.8226044
Content-aware line-based power modeling methodology for image signal processor.	Chun-Wei Chen,Ming-Der Shieh,Juin-Ming Lu,Hsun-Lun Huang,Yao-Hua Chen	10.1109/SOCC.2017.8226075
A CMOS third order ΔΣ modulator with inverter-based integrators.	Jeong H. Choi,Kwang Sub Yoon	10.1109/SOCC.2017.8226025
Thermal simulation aided 98mJ integrated high side and low side drivers design for safety SOCs.	Sri Navaneeth Easwaran,Samir Camdzic,Robert Weigel	10.1109/SOCC.2017.8226036
Multifractal on-chip traffic generation under TLM.	Jose Eduardo Chiarelli Bueno Filho,Jiang Chau Wang	10.1109/SOCC.2017.8226009
BlooXY: On a non-invasive blood monitor for the IoT context.	Daniel Florez,Johanna Sepúlveda	10.1109/SOCC.2017.8226000
System management recovery protocol for MPSoCs.	Vinicius Fochi,Luciano L. Caimi,Marcelo Ruaro,Eduardo Wächter,Fernando Gehm Moraes	10.1109/SOCC.2017.8226080
IBM Q - Introduction into quantum computing with live demo.	Albert Frisch	10.1109/SOCC.2017.8225985
Radiation tolerance demonstration of high-speed scrubbing on an optically reconfigurable gate array.	Takumi Fujimori,Minoru Watanabe	10.1109/SOCC.2017.8226014
A 13.5 bit 1.6 mW 3rd order CT ΣΔ ADC for integrated capacitance sensor interface.	Javed S. Gaggatur,Gaurab Banerjee	10.1109/SOCC.2017.8226003
W1B: Application specific designs.	Amlan Ganguly	10.1109/SOCC.2017.8225997
A 0.13 CMOS integrated circuit for electrical impedance spectroscopy from 1 kHz to 10 GHz.	Ronny García-Ramírez,Alfonso Chacon-Rodriguez,Renato Rimolo-Donadio	10.1109/SOCC.2017.8226022
Reliability for IoT and automotive markets.	Subhadeep Ghosh,Scott Martin,Shane Stelmach	10.1109/SOCC.2017.8225984
Investigation of diode triggered silicon control rectifier turn-on time during ESD events.	Ahmed Y. Ginawi,Robert Gauthier 0002,Tian Xia	10.1109/SOCC.2017.8226031
Supercapacitor-based embedded hybrid solar/wind harvesting system architectures.	Mohamadhadi Habibzadeh,Moeen Hassanalieragh,Tolga Soyata,Gaurav Sharma 0001	10.1109/SOCC.2017.8226043
Auto-SI: An adaptive reconfigurable processor with run-time loop detection and acceleration.	Tanja Harbaum,Christoph Schade,Marvin Damschen,Carsten Tradowsky,Lars Bauer,Jörg Henkel,Jürgen Becker 0001	10.1109/SOCC.2017.8226027
The path to global connectivity - Wireless communication enters the next generation.	Josef Hausner	10.1109/SOCC.2017.8226040
The triangle of power density, circuit degradation and reliability.	Jörg Henkel	10.1109/SOCC.2017.8226039
The triangle of power density, circuit degradation and reliability.	Jörg Henkel	10.1109/SOCC.2017.8226038
Virtual white board: Leveraging investments in interface based design and executable specification.	Todd Hiers,Chunhua Hu,Brian Karguth,Chuck Fuoco	10.1109/SOCC.2017.8226037
LTNN: An energy-efficient machine learning accelerator on 3D CMOS-RRAM for layer-wise tensorized neural network.	Hantao Huang,Leibin Ni,Hao Yu 0001	10.1109/SOCC.2017.8226058
Placement algorithm for mixed-grained reconfigurable architecture with dedicated carry chain.	Takashi Imagawa,Koki Honda,Hiroyuki Ochi	10.1109/SOCC.2017.8226012
Securing FPGA SoC configurations independent of their manufacturers.	Nisha Jacob,Jakob Wittmann,Johann Heyszl,Robert Hesselbarth,Florian Wilde,Michael Pehl,Georg Sigl,Kai Fischer	10.1109/SOCC.2017.8226019
Power and area evaluation of a fault-tolerant network-on-chip.	Thawra Kadeed,Eberle A. Rambo,Rolf Ernst	10.1109/SOCC.2017.8226034
Approximate compressed sensing for hardware-efficient image compression.	Sai Praveen Kadiyala,Vikram Kumar Pudi,Siew-Kei Lam	10.1109/SOCC.2017.8226074
F1A: Networks on chip.	Mostafa Khamis	10.1109/SOCC.2017.8226063
FPGA-based CNN inference accelerator synthesized from multi-threaded C software.	Jin Hee Kim,Brett Grady,Ruolong Lian,John Brothers,Jason Helge Anderson	10.1109/SOCC.2017.8226056
A constant bandwidth switched-capacitor programmable-gain amplifier utilizing adaptive miller compensation technique.	Hyunjong Kim,Yujin Park,Han Yang 0001,Suhwan Kim	10.1109/SOCC.2017.8226051
F2B: On-chip fabrics.	Chung-Ta King	10.1109/SOCC.2017.8226078
Selectable grained reconfigurable architecture (SGRA) and its design automation.	Ryosuke Koike,Takashi Imagawa,Roberto Yusi Omaki,Hiroyuki Ochi	10.1109/SOCC.2017.8226035
Automated, inter-macro channel space adjustment and optimization for faster design closure.	Praveen Kumar,Alexander Fell,Sachin Mathur	10.1109/SOCC.2017.8226010
Efficient virtual channel allocator for NoC router micro-architecture.	Yun Long Lan,V. Muthukumar	10.1109/SOCC.2017.8226030
Haar-based interconnect coding for energy effective medium/long range data transport.	Nicoleta Cucu Laurenciu,Sorin Dan Cotofana	10.1109/SOCC.2017.8226081
Optimizing the heterogeneous network on-chip design in manycore architectures.	Tung Thanh Le,Rui Ning,Dan Zhao 0001,Hongyi Wu,Magdy A. Bayoumi	10.1109/SOCC.2017.8226033
T1A: Time sensitive networks for industry 4.0.	Thomas Leyrer	10.1109/SOCC.2017.8225979
Time sensitive networks for industry 4.0.	Thomas Leyrer	10.1109/SOCC.2017.8225980
Technical program overview.	Helen Li	10.1109/SOCC.2017.8225990
W3B: Special session: Secure multi-processors systems-on-chip for critical applications.	Bing Li 0005	10.1109/SOCC.2017.8226016
W1A: Memories.	Hai Helen Li	10.1109/SOCC.2017.8225993
Digital spiking neuron cells for real-time reconfigurable learning networks.	Haipeng Lin,Amir Zjajo,Rene van Leuken 0001	10.1109/SOCC.2017.8226029
Generative adversarial network based scalable on-chip noise sensor placement.	Jinglan Liu,Yukun Ding,Jianlei Yang 0001,Ulf Schlichtmann,Yiyu Shi 0001	10.1109/SOCC.2017.8226048
Designing bio-inspired autonomous error-tolerant massively parallel computing architectures.	Lizheng Liu,Yi Jin 0007,Yi Liu 0027,Ning Ma,Zhuo Zou,Lirong Zheng 0001	10.1109/SOCC.2017.8226057
T2B: Machine learning and parallel architectures.	Thorsten Lorenzen	10.1109/SOCC.2017.8226055
The importance of benchmarking for charge-based and beyond CMOS devices.	Andrew Marshall,Nishtha Sharma	10.1109/SOCC.2017.8225987
Wednesday keynote II: Advanced technology for automotive cockpits, industrial human-machine-interface and IoT systems - Optimization of technology - Architecture - Design.	Ron Martino	10.1109/SOCC.2017.8225992
CNN inference: VLSI architecture for convolution layer for 1.2 TOPS.	Mihir N. Mody,Manu Mathew,Shyam Jagannathan,Arthur Redfern,Jason Jones,Thorsten Lorenzen	10.1109/SOCC.2017.8226028
System-level simulator for process variation influenced synchronous and asynchronous NoCs.	Sayed Taha Muhammad,Ali A. El-Moursy,Magdy A. El-Moursy,Hesham F. A. Hamed	10.1109/SOCC.2017.8226065
A multi-format floating-point multiplier for power-efficient operations.	Alberto Nannarelli	10.1109/SOCC.2017.8226076
Robust throughput boosting for low latency dynamic partial reconfiguration.	Alberto Nannarelli,Marco Re,Gian Carlo Cardarilli,Luca Di Nunzio,M. Spaziani Brunella,Rocco Fazzolari,F. Carbonari	10.1109/SOCC.2017.8226013
W2B: Design methodologies for SoCs.	Vivek Nautiyal	10.1109/SOCC.2017.8226006
An ultra high density pseudo dual-port SRAM in 16nm FINFET process for graphics processors.	Vivek Nautiyal,Gaurav Singla,Lalit Gupta,Sagar Dwivedi,Martin Kinkade	10.1109/SOCC.2017.8225996
Hybrid multi-swarm optimization based NoC synthesis.	Muhammad Obaidullah,Gul N. Khan	10.1109/SOCC.2017.8226008
A 2.4-GHz dual-mode resizing power amplifier with a constant conductance output matching.	Wei-Lun Ou,Yu-Kai Tsai,Po-Yen Tseng,Liang-Hung Lu	10.1109/SOCC.2017.8226053
A Linux-based support for developing real-time applications on heterogeneous platforms with dynamic FPGA reconfiguration.	Marco Pagani,Alessio Balsini,Alessandro Biondi 0001,Mauro Marinoni,Giorgio C. Buttazzo	10.1109/SOCC.2017.8226015
Opto-electrical analog front-end with rapid power-on and 0.82 pJ/bit for 28 Gb/s in 14 nm FinFET CMOS.	Jan Plíva,Mahdi M. Khafaji,László Szilágyi,Ronny Henker,Frank Ellinger	10.1109/SOCC.2017.8226052
Introduction to hardware-oriented security for MPSoCs.	Ilia Polian,Francesco Regazzoni 0001,Johanna Sepúlveda	10.1109/SOCC.2017.8226017
FDSOI design experience and recommendations.	Herbert Preuthen,Jurgen Dirks	10.1109/SOCC.2017.8225983
Low power circuit optimization for IoT.	Michael Pronath	10.1109/SOCC.2017.8225982
A decomposition-based system level synthesis method for heterogeneous multiprocessor architectures.	György Rácz,Péter Arató	10.1109/SOCC.2017.8226082
Asynchronous 1R-1W dual-port SRAM by using single-port SRAM in 28nm UTBB-FDSOI technology.	Harsh Rawat,K. Bharath,Alexander Fell	10.1109/SOCC.2017.8225994
A novel power reduction technique using wire multiplexing.	Mostafa Said,Hossam Hassan,HyungWon Kim 0001,Mostafa Khamis	10.1109/SOCC.2017.8226026
A study on the energy-precision tradeoffs on commercially available processors and SoCs with an EPI based energy model.	Jeremy Schlachter,Mike Fagan,Krishna V. Palem,Christian C. Enz	10.1109/SOCC.2017.8226072
T1B: Special session: Data analytics driven design for yield, manufacturability and reliability: Where machine learning meets design automation.	Johanna Sepúlveda	10.1109/SOCC.2017.8226045
Cache attacks and countermeasures for NTRUEncrypt on MPSoCs: Post-quantum resistance for the IoT.	Johanna Sepúlveda,Andreas Zankl,Oliver Mischke	10.1109/SOCC.2017.8226020
Energy-efficient wireless interconnection framework for multichip systems with in-package memory stacks.	Md Shahriar Shamim,M. Meraj Ahmed,Naseef Mansoor,Amlan Ganguly	10.1109/SOCC.2017.8226077
A 1.41mW on-chip/off-chip hybrid transposition table for low-power robust deep tree search in artificial intelligence SoCs.	Dongjoo Shin,Youchang Kim,Hoi-Jun Yoo	10.1109/SOCC.2017.8226024
W3A: Design of reconfigurable and multiprocessor systems.	Tolga Soyata	10.1109/SOCC.2017.8226011
T2A: Analog and RF circuits.	M. B. Srinivas	10.1109/SOCC.2017.8226050
Region based cache coherence for tiled MPSoCs.	Akshay Srivatsa,Sven Rheindt,Thomas Wild,Andreas Herkersdorf	10.1109/SOCC.2017.8226059
Panel discussion: Autonomy, technology, safety - Where will automotive electronics go in the next decade?	Mircea Stan	10.1109/SOCC.2017.8226060
Pin accessibility evaluating model for improving routability of VLSI designs.	Hong-Yan Su,Shinichi Nishizawa,Yan-Shiun Wu,Jun Shiomi,Yih-Lang Li,Hidetoshi Onodera	10.1109/SOCC.2017.8226007
A 0.36pJ/bit, 17Gbps OOK receiver in 45-nm CMOS for inter and intra-chip wireless interconnects.	Suryanarayanan Subramaniam,Tanmay Shinde,Padmanabh Deshmukh,Md Shahriar Shamim,Mark Indovina,Amlan Ganguly	10.1109/SOCC.2017.8226023
A unified HW/SW system-level simulation framework for next generation wireless system.	Nana Sutisna,Leonardo Lanante,Yuhei Nagao,Masayuki Kurosaki,Hiroshi Ochi	10.1109/SOCC.2017.8226070
Wednesday keynote I: FDSOI and FINFET for SoC developments.	Gerd Teepe	10.1109/SOCC.2017.8225991
Providing throughput guarantees in mixed-criticality networks-on-chip.	Sebastian Tobuschat,Rolf Ernst	10.1109/SOCC.2017.8226064
F2A: Low power design.	Eduardo Wächter	10.1109/SOCC.2017.8226073
Fairness-oriented switch allocation for networks-on-chip.	Zicong Wang,Xiaowen Chen,Chen Li 0015,Yang Guo 0003	10.1109/SOCC.2017.8226066
The memory challenge in computing systems: A survey.	Norbert Wehn	10.1109/SOCC.2017.8226062
The memory challenge in computing systems: A survey.	Norbert Wehn	10.1109/SOCC.2017.8226061
Application specific component-service-aware trace generation on Android-QEMU.	Hao-Lun Wei,Chung-Ta King,Bhaskar Das,Mei-Chiao Peng,Chen-Chieh Wang,Hsun-Lun Huang,Juin-Ming Lu	10.1109/SOCC.2017.8226069
Design automation for Labs-on-Chip: A new &quot;playground&quot; for SoC designers.	Robert Wille,Bing Li 0005	10.1109/SOCC.2017.8225986
Low-noise high input impedance 8-channels chopper-stabilized EEG acquisition system.	Zhengnan Yan,Mohamed Atef,Guoxing Wang,Yong Lian 0001	10.1109/SOCC.2017.8226005
W2A: Analog-to-digital converters and low-noise amplifiers.	Ching-Yuan Yang	10.1109/SOCC.2017.8226001
Realization of buck converter with adaptive variable-frequency control.	Ching-Yuan Yang,Jen-Yan Huang,Jun-Hong Weng	10.1109/SOCC.2017.8226042
A low-pass continuous-time delta-sigma interface circuit for wideband MEMS gyroscope readout ASIC.	Youngtae Yang,Jaehoon Jun,Suhwan Kim	10.1109/SOCC.2017.8226002
Lithography hotspot detection: From shallow to deep learning.	Haoyu Yang,Yajun Lin,Bei Yu 0001,Evangeline F. Y. Young	10.1109/SOCC.2017.8226047
Application of machine learning methods in post-silicon yield improvement.	Baris Yigit,Grace Li Zhang,Bing Li 0005,Yiyu Shi 0001,Ulf Schlichtmann	10.1109/SOCC.2017.8226049
F1B: Algorithms, models and simulation for systems.	Bei Yu 0001	10.1109/SOCC.2017.8226068
A random access analog memory with master-slave structure for implementing hexadecimal logic.	Renyuan Zhang,Mineo Kaneko	10.1109/SOCC.2017.8225995
Accelerating chip design with machine learning: From pre-silicon to post-silicon.	Cheng Zhuo,Bei Yu 0001,Di Gao	10.1109/SOCC.2017.8226046
30th IEEE International System-on-Chip Conference, SOCC 2017, Munich, Germany, September 5-8, 2017	Massimo Alioto,Hai Helen Li,Jürgen Becker 0001,Ulf Schlichtmann,Ramalingam Sridhar	
