

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_142_4'
================================================================
* Date:           Sat Nov 19 21:58:04 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vscale-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      260|      260|  2.600 us|  2.600 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_4  |      258|      258|         7|          4|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      27|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|     158|     183|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     136|    -|
|Register         |        -|     -|     132|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     290|     346|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |hadd_16ns_16ns_16_2_full_dsp_1_U39  |hadd_16ns_16ns_16_2_full_dsp_1  |        0|   2|  94|  113|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U40   |hmul_16ns_16ns_16_2_max_dsp_1   |        0|   2|  64|   34|    0|
    |mux_21_16_1_1_U41                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    |mux_21_16_1_1_U42                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    |mux_21_16_1_1_U43                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    |mux_21_16_1_1_U44                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |Total                               |                                |        0|   4| 158|  183|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln142_fu_264_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln142_fu_228_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  27|          15|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_7         |   9|          2|    7|         14|
    |grp_fu_192_p0                |  14|          3|   16|         48|
    |grp_fu_192_p1                |  14|          3|   16|         48|
    |j_fu_80                      |   9|          2|    7|         14|
    |reg_file_5_0_address0        |  14|          3|   11|         33|
    |reg_file_5_1_address0        |  14|          3|   11|         33|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 136|         29|   73|        203|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_reg_405                              |  16|   0|   16|          0|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |icmp_ln142_reg_331                       |   1|   0|    1|          0|
    |j_7_reg_325                              |   7|   0|    7|          0|
    |j_fu_80                                  |   7|   0|    7|          0|
    |reg_file_5_0_addr_reg_365                |  11|   0|   11|          0|
    |reg_file_5_0_addr_reg_365_pp0_iter1_reg  |  11|   0|   11|          0|
    |reg_file_5_1_addr_reg_370                |  11|   0|   11|          0|
    |reg_file_5_1_addr_reg_370_pp0_iter1_reg  |  11|   0|   11|          0|
    |trunc_ln146_reg_375                      |   1|   0|    1|          0|
    |trunc_ln146_reg_375_pp0_iter1_reg        |   1|   0|    1|          0|
    |val1_reg_395                             |  16|   0|   16|          0|
    |val2_reg_390                             |  16|   0|   16|          0|
    |val3_reg_400                             |  16|   0|   16|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 132|   0|  132|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|i_7                    |   in|    6|     ap_none|                                i_7|        scalar|
|reg_file_4_0_address0  |  out|   11|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_q0        |   in|   16|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_q0        |   in|   16|   ap_memory|                       reg_file_4_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|                       reg_file_2_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|                       reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|                       reg_file_3_0|         array|
|reg_file_3_0_q0        |   in|   16|   ap_memory|                       reg_file_3_0|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|                       reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|                       reg_file_3_1|         array|
|reg_file_3_1_q0        |   in|   16|   ap_memory|                       reg_file_3_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|                       reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|                       reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|                       reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|                       reg_file_5_0|         array|
|reg_file_5_0_q0        |   in|   16|   ap_memory|                       reg_file_5_0|         array|
|reg_file_5_1_address0  |  out|   11|   ap_memory|                       reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|                       reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|                       reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|                       reg_file_5_1|         array|
|reg_file_5_1_q0        |   in|   16|   ap_memory|                       reg_file_5_1|         array|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

