#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb0cec07d10 .scope module, "im_tb" "im_tb" 2 3;
 .timescale -9 -9;
P_0x7fb0cec072c0 .param/l "CLK_PERIOD" 0 2 5, +C4<00000000000000000000000000001010>;
v0x7fb0cec1d5c0_0 .var "clk", 0 0;
v0x7fb0cec1d670_0 .var/i "counter", 31 0;
v0x7fb0cec1d710_0 .var "rst", 0 0;
S_0x7fb0cec09060 .scope module, "taylor" "taylor" 2 41, 3 5 0, S_0x7fb0cec07d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x7fb0d0063008 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fb0cec1c060_0 .net/2u *"_ivl_16", 9 0, L_0x7fb0d0063008;  1 drivers
v0x7fb0cec1c120_0 .net "aluControlOp", 3 0, v0x7fb0cec07980_0;  1 drivers
v0x7fb0cec1c1c0_0 .net "aluOp", 1 0, v0x7fb0cec1a680_0;  1 drivers
v0x7fb0cec1c290_0 .net "aluResult", 31 0, v0x7fb0cec19bc0_0;  1 drivers
v0x7fb0cec1c330_0 .net "aluSrc", 0 0, v0x7fb0cec1a730_0;  1 drivers
v0x7fb0cec1c440_0 .net "branch", 0 0, v0x7fb0cec1a7e0_0;  1 drivers
v0x7fb0cec1c4d0_0 .net "clk", 0 0, v0x7fb0cec1d5c0_0;  1 drivers
v0x7fb0cec1c560_0 .net "funct", 5 0, L_0x7fb0cec1deb0;  1 drivers
v0x7fb0cec1c5f0_0 .net "i_extImm", 31 0, L_0x7fb0cec1dbe0;  1 drivers
v0x7fb0cec1c720_0 .net "i_imm", 15 0, L_0x7fb0cec1dac0;  1 drivers
v0x7fb0cec1c7b0_0 .var "inst", 31 0;
v0x7fb0cec1c840_0 .net "j_addr", 25 0, L_0x7fb0cec1dcf0;  1 drivers
v0x7fb0cec1c8e0_0 .net "jump", 0 0, v0x7fb0cec1a890_0;  1 drivers
v0x7fb0cec1c990_0 .net "memRead", 0 0, v0x7fb0cec1a920_0;  1 drivers
v0x7fb0cec1ca40_0 .net "memToReg", 0 0, v0x7fb0cec1a9f0_0;  1 drivers
v0x7fb0cec1caf0_0 .net "memWrite", 0 0, v0x7fb0cec1aa90_0;  1 drivers
v0x7fb0cec1cba0_0 .net "nextInst", 31 0, L_0x7fb0cec1e2a0;  1 drivers
v0x7fb0cec1cd50_0 .net "nextPc", 9 0, L_0x7fb0cec1df90;  1 drivers
v0x7fb0cec1cde0_0 .net "opcode", 5 0, L_0x7fb0cec1dd90;  1 drivers
v0x7fb0cec1ce70_0 .var "pc", 9 0;
v0x7fb0cec1cf00_0 .net "rd", 4 0, L_0x7fb0cec1d9e0;  1 drivers
v0x7fb0cec1cf90_0 .net "regDest", 0 0, v0x7fb0cec1abe0_0;  1 drivers
v0x7fb0cec1d060_0 .net "regWrite", 0 0, v0x7fb0cec1acf0_0;  1 drivers
v0x7fb0cec1d130_0 .net "rs", 4 0, L_0x7fb0cec1d7e0;  1 drivers
v0x7fb0cec1d1c0_0 .net "rsData", 31 0, v0x7fb0cec1bc20_0;  1 drivers
v0x7fb0cec1d290_0 .net "rst", 0 0, v0x7fb0cec1d710_0;  1 drivers
v0x7fb0cec1d320_0 .net "rt", 4 0, L_0x7fb0cec1d8c0;  1 drivers
v0x7fb0cec1d3b0_0 .net "rtData", 31 0, v0x7fb0cec1bd50_0;  1 drivers
o0x7fb0d0032218 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb0cec1d480_0 .net "shamt", 4 0, o0x7fb0d0032218;  0 drivers
o0x7fb0d0032908 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb0cec1d510_0 .net "writeData", 31 0, o0x7fb0d0032908;  0 drivers
E_0x7fb0cec08610 .event posedge, v0x7fb0cec1c4d0_0;
L_0x7fb0cec1d7e0 .part v0x7fb0cec1c7b0_0, 21, 5;
L_0x7fb0cec1d8c0 .part v0x7fb0cec1c7b0_0, 16, 5;
L_0x7fb0cec1d9e0 .part v0x7fb0cec1c7b0_0, 11, 5;
L_0x7fb0cec1dac0 .part v0x7fb0cec1c7b0_0, 0, 16;
L_0x7fb0cec1dbe0 .extend/s 32, L_0x7fb0cec1dac0;
L_0x7fb0cec1dcf0 .part v0x7fb0cec1c7b0_0, 0, 26;
L_0x7fb0cec1dd90 .part v0x7fb0cec1c7b0_0, 26, 6;
L_0x7fb0cec1deb0 .part v0x7fb0cec1c7b0_0, 0, 6;
L_0x7fb0cec1df90 .arith/sum 10, v0x7fb0cec1ce70_0, L_0x7fb0d0063008;
S_0x7fb0cec06320 .scope module, "aluControlUnit" "aluControl" 3 93, 4 2 0, S_0x7fb0cec09060;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "aluOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "aluControlOp";
P_0x7fb0cf00de00 .param/l "ADD" 0 4 27, C4<0010>;
P_0x7fb0cf00de40 .param/l "AND" 0 4 24, C4<0000>;
P_0x7fb0cf00de80 .param/l "BRANCH" 0 4 11, C4<01>;
P_0x7fb0cf00dec0 .param/l "ITYPE" 0 4 10, C4<00>;
P_0x7fb0cf00df00 .param/l "NOR" 0 4 26, C4<1100>;
P_0x7fb0cf00df40 .param/l "OR" 0 4 25, C4<0001>;
P_0x7fb0cf00df80 .param/l "RTYPE" 0 4 9, C4<10>;
P_0x7fb0cf00dfc0 .param/l "SLL" 0 4 31, C4<0100>;
P_0x7fb0cf00e000 .param/l "SLT" 0 4 29, C4<0111>;
P_0x7fb0cf00e040 .param/l "SRL" 0 4 32, C4<1000>;
P_0x7fb0cf00e080 .param/l "SUB" 0 4 28, C4<0110>;
P_0x7fb0cf00e0c0 .param/l "r_add" 0 4 14, C4<100000>;
P_0x7fb0cf00e100 .param/l "r_and" 0 4 16, C4<100100>;
P_0x7fb0cf00e140 .param/l "r_nor" 0 4 18, C4<100111>;
P_0x7fb0cf00e180 .param/l "r_or" 0 4 17, C4<100101>;
P_0x7fb0cf00e1c0 .param/l "r_sll" 0 4 20, C4<000000>;
P_0x7fb0cf00e200 .param/l "r_slt" 0 4 19, C4<101010>;
P_0x7fb0cf00e240 .param/l "r_srl" 0 4 21, C4<000010>;
P_0x7fb0cf00e280 .param/l "r_sub" 0 4 15, C4<100010>;
v0x7fb0cec07980_0 .var "aluControlOp", 3 0;
v0x7fb0cec19060_0 .net "aluOp", 1 0, v0x7fb0cec1a680_0;  alias, 1 drivers
v0x7fb0cec19110_0 .net "funct", 5 0, L_0x7fb0cec1deb0;  alias, 1 drivers
E_0x7fb0cec071b0 .event edge, v0x7fb0cec19060_0, v0x7fb0cec19110_0;
S_0x7fb0cec19220 .scope module, "aluUnit" "alu" 3 100, 5 14 0, S_0x7fb0cec09060;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "aluControlOp";
    .port_info 1 /INPUT 1 "aluSrc";
    .port_info 2 /INPUT 32 "rsData";
    .port_info 3 /INPUT 32 "rtData";
    .port_info 4 /INPUT 5 "shamt";
    .port_info 5 /INPUT 32 "imm";
    .port_info 6 /OUTPUT 32 "result";
P_0x7fb0cec193f0 .param/l "ADD" 0 5 29, C4<0010>;
P_0x7fb0cec19430 .param/l "AND" 0 5 26, C4<0000>;
P_0x7fb0cec19470 .param/l "NOR" 0 5 28, C4<1100>;
P_0x7fb0cec194b0 .param/l "OR" 0 5 27, C4<0001>;
P_0x7fb0cec194f0 .param/l "SLL" 0 5 33, C4<0100>;
P_0x7fb0cec19530 .param/l "SLT" 0 5 31, C4<0111>;
P_0x7fb0cec19570 .param/l "SRL" 0 5 34, C4<1000>;
P_0x7fb0cec195b0 .param/l "SUB" 0 5 30, C4<0110>;
v0x7fb0cec199a0_0 .net "aluControlOp", 3 0, v0x7fb0cec07980_0;  alias, 1 drivers
v0x7fb0cec19a70_0 .net "aluSrc", 0 0, v0x7fb0cec1a730_0;  alias, 1 drivers
v0x7fb0cec19b00_0 .net "imm", 31 0, L_0x7fb0cec1dbe0;  alias, 1 drivers
v0x7fb0cec19bc0_0 .var "result", 31 0;
v0x7fb0cec19c70_0 .net "rsData", 31 0, v0x7fb0cec1bc20_0;  alias, 1 drivers
v0x7fb0cec19d60_0 .net "rtData", 31 0, v0x7fb0cec1bd50_0;  alias, 1 drivers
v0x7fb0cec19e10_0 .net "shamt", 4 0, o0x7fb0d0032218;  alias, 0 drivers
E_0x7fb0cec19940/0 .event edge, v0x7fb0cec07980_0, v0x7fb0cec19a70_0, v0x7fb0cec19c70_0, v0x7fb0cec19b00_0;
E_0x7fb0cec19940/1 .event edge, v0x7fb0cec19d60_0, v0x7fb0cec19e10_0;
E_0x7fb0cec19940 .event/or E_0x7fb0cec19940/0, E_0x7fb0cec19940/1;
S_0x7fb0cec19f70 .scope module, "controller" "control" 3 79, 6 1 0, S_0x7fb0cec09060;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "regDest";
    .port_info 2 /OUTPUT 1 "jump";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "memRead";
    .port_info 5 /OUTPUT 1 "memToReg";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 1 "regWrite";
    .port_info 8 /OUTPUT 2 "aluOp";
    .port_info 9 /OUTPUT 1 "aluSrc";
P_0x7fb0cec1a130 .param/l "ADDI" 0 6 18, C4<001000>;
P_0x7fb0cec1a170 .param/l "BEQ" 0 6 19, C4<000100>;
P_0x7fb0cec1a1b0 .param/l "BNE" 0 6 20, C4<000101>;
P_0x7fb0cec1a1f0 .param/l "JUMP" 0 6 25, C4<000010>;
P_0x7fb0cec1a230 .param/l "LW" 0 6 21, C4<100011>;
P_0x7fb0cec1a270 .param/l "RTYPE" 0 6 15, C4<000000>;
P_0x7fb0cec1a2b0 .param/l "SW" 0 6 22, C4<101011>;
v0x7fb0cec1a680_0 .var "aluOp", 1 0;
v0x7fb0cec1a730_0 .var "aluSrc", 0 0;
v0x7fb0cec1a7e0_0 .var "branch", 0 0;
v0x7fb0cec1a890_0 .var "jump", 0 0;
v0x7fb0cec1a920_0 .var "memRead", 0 0;
v0x7fb0cec1a9f0_0 .var "memToReg", 0 0;
v0x7fb0cec1aa90_0 .var "memWrite", 0 0;
v0x7fb0cec1ab30_0 .net "opcode", 5 0, L_0x7fb0cec1dd90;  alias, 1 drivers
v0x7fb0cec1abe0_0 .var "regDest", 0 0;
v0x7fb0cec1acf0_0 .var "regWrite", 0 0;
E_0x7fb0cec1a630 .event edge, v0x7fb0cec1ab30_0;
S_0x7fb0cec1ae70 .scope module, "fetchBlock" "fetch" 3 61, 7 2 0, S_0x7fb0cec09060;
 .timescale -9 -9;
    .port_info 0 /INPUT 10 "pc";
    .port_info 1 /OUTPUT 32 "inst";
L_0x7fb0cec1e2a0 .functor BUFZ 32, L_0x7fb0cec1e120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb0cec1afe0_0 .net *"_ivl_0", 31 0, L_0x7fb0cec1e120;  1 drivers
v0x7fb0cec1b0a0_0 .net *"_ivl_2", 11 0, L_0x7fb0cec1e1c0;  1 drivers
L_0x7fb0d0063050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb0cec1b150_0 .net *"_ivl_5", 1 0, L_0x7fb0d0063050;  1 drivers
v0x7fb0cec1b210 .array "im", 1023 0, 31 0;
v0x7fb0cec1b2b0_0 .net "inst", 31 0, L_0x7fb0cec1e2a0;  alias, 1 drivers
v0x7fb0cec1b3a0_0 .net "pc", 9 0, v0x7fb0cec1ce70_0;  1 drivers
L_0x7fb0cec1e120 .array/port v0x7fb0cec1b210, L_0x7fb0cec1e1c0;
L_0x7fb0cec1e1c0 .concat [ 10 2 0 0], v0x7fb0cec1ce70_0, L_0x7fb0d0063050;
S_0x7fb0cec1b480 .scope module, "regUnit" "registers" 3 67, 8 20 0, S_0x7fb0cec09060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "regDest";
    .port_info 1 /INPUT 1 "regWrite";
    .port_info 2 /INPUT 32 "writeData";
    .port_info 3 /INPUT 5 "rs";
    .port_info 4 /INPUT 5 "rt";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /OUTPUT 32 "rsData";
    .port_info 7 /OUTPUT 32 "rtData";
v0x7fb0cec1b7e0_0 .var/i "r", 31 0;
v0x7fb0cec1b8a0_0 .net "rd", 4 0, L_0x7fb0cec1d9e0;  alias, 1 drivers
v0x7fb0cec1b940_0 .net "regDest", 0 0, v0x7fb0cec1abe0_0;  alias, 1 drivers
v0x7fb0cec1ba10_0 .net "regWrite", 0 0, v0x7fb0cec1acf0_0;  alias, 1 drivers
v0x7fb0cec1bac0 .array "regs", 0 31, 31 0;
v0x7fb0cec1bb90_0 .net "rs", 4 0, L_0x7fb0cec1d7e0;  alias, 1 drivers
v0x7fb0cec1bc20_0 .var "rsData", 31 0;
v0x7fb0cec1bcb0_0 .net "rt", 4 0, L_0x7fb0cec1d8c0;  alias, 1 drivers
v0x7fb0cec1bd50_0 .var "rtData", 31 0;
v0x7fb0cec1be90_0 .net "writeData", 31 0, o0x7fb0d0032908;  alias, 0 drivers
v0x7fb0cec1bf20_0 .var "writeReg", 4 0;
E_0x7fb0cec1b780 .event edge, v0x7fb0cec1be90_0;
E_0x7fb0cec1b7b0 .event edge, v0x7fb0cec1bcb0_0, v0x7fb0cec1bb90_0;
    .scope S_0x7fb0cec1ae70;
T_0 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb0cec1b210, 4, 0;
    %pushi/vec4 537329667, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb0cec1b210, 4, 0;
    %pushi/vec4 545521667, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb0cec1b210, 4, 0;
    %pushi/vec4 14819365, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb0cec1b210, 4, 0;
    %pushi/vec4 6563876, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb0cec1b210, 4, 0;
    %pushi/vec4 10758176, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb0cec1b210, 4, 0;
    %pushi/vec4 6565930, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb0cec1b210, 4, 0;
    %pushi/vec4 537198602, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb0cec1b210, 4, 0;
    %pushi/vec4 12924960, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb0cec1b210, 4, 0;
    %pushi/vec4 14825506, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb0cec1b210, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7fb0cec1b480;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb0cec1b7e0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fb0cec1b7e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb0cec1b7e0_0;
    %store/vec4a v0x7fb0cec1bac0, 4, 0;
    %load/vec4 v0x7fb0cec1b7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb0cec1b7e0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x7fb0cec1b480;
T_2 ;
    %wait E_0x7fb0cec1b7b0;
    %load/vec4 v0x7fb0cec1b940_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x7fb0cec1b8a0_0;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x7fb0cec1bcb0_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0x7fb0cec1bf20_0, 0, 5;
    %load/vec4 v0x7fb0cec1bb90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb0cec1bac0, 4;
    %assign/vec4 v0x7fb0cec1bc20_0, 0;
    %load/vec4 v0x7fb0cec1bcb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb0cec1bac0, 4;
    %assign/vec4 v0x7fb0cec1bd50_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb0cec1b480;
T_3 ;
    %wait E_0x7fb0cec1b780;
    %load/vec4 v0x7fb0cec1ba10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fb0cec1be90_0;
    %load/vec4 v0x7fb0cec1bf20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fb0cec1bac0, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb0cec19f70;
T_4 ;
    %wait E_0x7fb0cec1a630;
    %load/vec4 v0x7fb0cec1ab30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0cec1abe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0cec1acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a730_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb0cec1a680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1aa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a7e0_0, 0, 1;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1abe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0cec1acf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0cec1a730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb0cec1a680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1aa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a7e0_0, 0, 1;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a730_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb0cec1a680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1aa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0cec1a7e0_0, 0, 1;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a730_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb0cec1a680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1aa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a7e0_0, 0, 1;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1abe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0cec1acf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0cec1a730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb0cec1a680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1aa90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0cec1a920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0cec1a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a7e0_0, 0, 1;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1acf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0cec1a730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb0cec1a680_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0cec1aa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a7e0_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb0cec1a680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1aa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0cec1a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1a7e0_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb0cec06320;
T_5 ;
    %wait E_0x7fb0cec071b0;
    %load/vec4 v0x7fb0cec19060_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb0cec07980_0, 0;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x7fb0cec19110_0;
    %cmpi/e 36, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %load/vec4 v0x7fb0cec19110_0;
    %cmpi/e 37, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_5.7, 9;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_5.8, 9;
T_5.7 ; End of true expr.
    %load/vec4 v0x7fb0cec19110_0;
    %cmpi/e 39, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_5.9, 10;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_5.10, 10;
T_5.9 ; End of true expr.
    %load/vec4 v0x7fb0cec19110_0;
    %cmpi/e 32, 0, 6;
    %flag_mov 11, 4;
    %jmp/0 T_5.11, 11;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_5.12, 11;
T_5.11 ; End of true expr.
    %load/vec4 v0x7fb0cec19110_0;
    %cmpi/e 34, 0, 6;
    %flag_mov 12, 4;
    %jmp/0 T_5.13, 12;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_5.14, 12;
T_5.13 ; End of true expr.
    %load/vec4 v0x7fb0cec19110_0;
    %cmpi/e 42, 0, 6;
    %flag_mov 13, 4;
    %jmp/0 T_5.15, 13;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.16, 13;
T_5.15 ; End of true expr.
    %load/vec4 v0x7fb0cec19110_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 14, 4;
    %jmp/0 T_5.17, 14;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_5.18, 14;
T_5.17 ; End of true expr.
    %load/vec4 v0x7fb0cec19110_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 15, 4;
    %jmp/0 T_5.19, 15;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_5.20, 15;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_5.20, 15;
 ; End of false expr.
    %blend;
T_5.20;
    %jmp/0 T_5.18, 14;
 ; End of false expr.
    %blend;
T_5.18;
    %jmp/0 T_5.16, 13;
 ; End of false expr.
    %blend;
T_5.16;
    %jmp/0 T_5.14, 12;
 ; End of false expr.
    %blend;
T_5.14;
    %jmp/0 T_5.12, 11;
 ; End of false expr.
    %blend;
T_5.12;
    %jmp/0 T_5.10, 10;
 ; End of false expr.
    %blend;
T_5.10;
    %jmp/0 T_5.8, 9;
 ; End of false expr.
    %blend;
T_5.8;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %assign/vec4 v0x7fb0cec07980_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb0cec07980_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb0cec07980_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fb0cec19220;
T_6 ;
    %wait E_0x7fb0cec19940;
    %load/vec4 v0x7fb0cec199a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v0x7fb0cec19a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.9, 8;
    %load/vec4 v0x7fb0cec19c70_0;
    %load/vec4 v0x7fb0cec19b00_0;
    %add;
    %jmp/1 T_6.10, 8;
T_6.9 ; End of true expr.
    %load/vec4 v0x7fb0cec19c70_0;
    %load/vec4 v0x7fb0cec19d60_0;
    %add;
    %jmp/0 T_6.10, 8;
 ; End of false expr.
    %blend;
T_6.10;
    %assign/vec4 v0x7fb0cec19bc0_0, 0;
    %jmp T_6.8;
T_6.1 ;
    %load/vec4 v0x7fb0cec19c70_0;
    %load/vec4 v0x7fb0cec19d60_0;
    %sub;
    %assign/vec4 v0x7fb0cec19bc0_0, 0;
    %jmp T_6.8;
T_6.2 ;
    %load/vec4 v0x7fb0cec19c70_0;
    %load/vec4 v0x7fb0cec19d60_0;
    %and;
    %assign/vec4 v0x7fb0cec19bc0_0, 0;
    %jmp T_6.8;
T_6.3 ;
    %load/vec4 v0x7fb0cec19c70_0;
    %load/vec4 v0x7fb0cec19d60_0;
    %or;
    %assign/vec4 v0x7fb0cec19bc0_0, 0;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x7fb0cec19c70_0;
    %load/vec4 v0x7fb0cec19d60_0;
    %nor;
    %assign/vec4 v0x7fb0cec19bc0_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x7fb0cec19c70_0;
    %load/vec4 v0x7fb0cec19d60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x7fb0cec19bc0_0, 0;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x7fb0cec19d60_0;
    %ix/getv 4, v0x7fb0cec19e10_0;
    %shiftl 4;
    %assign/vec4 v0x7fb0cec19bc0_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x7fb0cec19d60_0;
    %ix/getv 4, v0x7fb0cec19e10_0;
    %shiftr 4;
    %assign/vec4 v0x7fb0cec19bc0_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb0cec09060;
T_7 ;
    %wait E_0x7fb0cec08610;
    %load/vec4 v0x7fb0cec1d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fb0cec1ce70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fb0cec1cba0_0;
    %assign/vec4 v0x7fb0cec1c7b0_0, 0;
    %vpi_call 3 126 "$display", "rd, rs, rt, result number: %b, %b, %b, %0d", v0x7fb0cec1cf00_0, v0x7fb0cec1d130_0, v0x7fb0cec1d320_0, v0x7fb0cec1c290_0 {0 0 0};
    %load/vec4 v0x7fb0cec1cd50_0;
    %assign/vec4 v0x7fb0cec1ce70_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb0cec07d10;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb0cec1d670_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x7fb0cec07d10;
T_9 ;
    %vpi_call 2 12 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb0cec07d10 {0 0 0};
    %vpi_call 2 15 "$display", "im testing.\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1d710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0cec1d5c0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fb0cec1ce70_0, 0, 10;
    %end;
    .thread T_9;
    .scope S_0x7fb0cec07d10;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x7fb0cec1d5c0_0;
    %inv;
    %assign/vec4 v0x7fb0cec1d5c0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fb0cec07d10;
T_11 ;
    %wait E_0x7fb0cec08610;
    %load/vec4 v0x7fb0cec1d670_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz  T_11.0, 5;
    %load/vec4 v0x7fb0cec1d670_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fb0cec1d670_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call 2 36 "$display", "taylor fetching stopped." {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
T_11.1 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "im_tb.v";
    "taylor.v";
    "aluControl.v";
    "alu.v";
    "control.v";
    "fetch.v";
    "registers.v";
