This Repository contains the 4_BIT_RISC processor design using Cadence Virtuoso and Pegasus.
The processor ADDS, SUB, MUX, SHIFTS and the whole process has been documented and the document is uploaded on the github which you can read for more indepth knowledge.
Thank you
