cocci_test_suite() {
	struct dwbc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 72 */;
	struct dc_dwb_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 72 */;
	struct dwb_caps *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 50 */;
	enum dwb_outside_pix_strategy{DWB_OUTSIDE_PIX_STRATEGY_BLACK=0, DWB_OUTSIDE_PIX_STRATEGY_EDGE=1,} cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 45 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 321 */;
	const struct dcn20_dwbc_mask *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 320 */;
	const struct dcn20_dwbc_shift *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 319 */;
	const struct dcn20_dwbc_registers *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 318 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 317 */;
	struct dcn20_dwbc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 316 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 316 */;
	const struct dwbc_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 304 */;
	struct dwb_warmup_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 236 */;
	struct dwb_stereo_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 211 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 201 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.c 135 */;
}
