# vim: filetype=yaml
#
# All core and cache configuration will be in a separate file and that will be
# included in the final config file using 'import: [filename, ...]'

# Import files that define various core/caches
import:
  - atom_core.conf
  - atom_core.conf
  - l1_cache.conf
  - l2_cache.conf
  - moesi.conf

memory:
  dram_cont:
    base: simple_dram_cont

machine:
  # Use run-time option '-machine [MACHINE_NAME]' to select
  single_core:
    description: Single Core configuration
    min_contexts: 1
    max_contexts: 1
    cores: # The order in which core is defined is used to assign
           # the cores in a machine
      - type: atom
        name_prefix: atom_
        option:
            threads: 1
    # XXX Currently we only allow 1 accelerator
    accelerators:
      - type: lap # Current type is not used, reserved for future use
        name: lap_0
    caches:
      - type: l1_128K_mesi
        name_prefix: L1_I_
        insts: $NUMCORES # Per core L1-I cache
      - type: l1_128K_mesi
        name_prefix: L1_D_
        insts: $NUMCORES # Per core L1-D cache
      - type: l2_2M_mesi
        name_prefix: L2_
        insts: 1 # Shared L2 config
    memory:
      - type: dram_cont
        name_prefix: MEM_
        insts: 1 # Single DRAM controller
        option:
            latency: 50 # In nano seconds
    interconnects:
      - type: p2p
        # '$' sign is used to map matching instances like:
        # core_0, L1_I_0
        connections:
            - core_$: I
              L1_I_$: UPPER
            - core_$: D
              L1_D_$: UPPER
            - L1_I_0: LOWER
              L2_0: UPPER
            - L1_D_0: LOWER
              L2_0: UPPER2
      - type: bus
        connections:
          - L2_0: LOWER
            lap_0: ID
            MEM_0: UPPER

  # Use run-time option '-machine [MACHINE_NAME]' to select
  single_core_nocache:
    description: Single Core configuration
    min_contexts: 1
    max_contexts: 1
    cores: # The order in which core is defined is used to assign
           # the cores in a machine
      - type: atom
        name_prefix: atom_
        option:
            threads: 1
    # XXX Currently we only allow 1 accelerator
    accelerators:
      - type: lap # Current type is not used, reserved for future use
        name: lap_0
    caches:
      - type: l1_128K_mesi
        name_prefix: L1_I_
        insts: $NUMCORES # Per core L1-I cache
      - type: l1_128K_mesi
        name_prefix: L1_D_
        insts: $NUMCORES # Per core L1-D cache
      - type: l2_2M_mesi
        name_prefix: L2_
        insts: 1 # Shared L2 config
    memory:
      - type: dram_cont
        name_prefix: MEM_
        insts: 1 # Single DRAM controller
        option:
            latency: 50 # In nano seconds
    interconnects:
      - type: bus
        connections:
          - core_0: ID
            lap_0: ID
            MEM_0: UPPER

  # Use run-time option '-machine [MACHINE_NAME]' to select
  single_core_lap_cache:
    description: Single Core configuration
    min_contexts: 1
    max_contexts: 1
    cores: # The order in which core is defined is used to assign
           # the cores in a machine
      - type: atom
        name_prefix: atom_
        option:
            threads: 1
    # XXX Currently we only allow 1 accelerator
    accelerators:
      - type: lap # Current type is not used, reserved for future use
        name: lap_0
    caches:
      - type: l1_128K_mesi
        name_prefix: L1_I_
        insts: 1 # Per core L1-I cache
      - type: l1_128K_mesi
        name_prefix: L1_D_
        insts: 1 # Per core L1-D cache
      - type: l2_2M_mesi
        name_prefix: L2_
        insts: 1 # Shared L2 config
      - type: l1_128K_mesi
        name_prefix: lap_L1_I_
        insts: 1 # Per core L1-I cache
      - type: l1_128K_mesi
        name_prefix: lap_L1_D_
        insts: 1 # Per core L1-D cache
      - type: l2_2M_mesi
        name_prefix: lap_L2_
        insts: 1 # Shared L2 config
    memory:
      - type: dram_cont
        name_prefix: MEM_
        insts: 1 # Single DRAM controller
        option:
            latency: 50 # In nano seconds
    interconnects:
      - type: p2p
        # '$' sign is used to map matching instances like:
        # core_0, L1_I_0
        connections:
            - core_0: I
              L1_I_0: UPPER
            - core_0: D
              L1_D_0: UPPER
            - L1_I_0: LOWER
              L2_0: UPPER
            - L1_D_0: LOWER
              L2_0: UPPER2
            - lap_0: I
              lap_L1_I_0: UPPER
            - lap_0: D
              lap_L1_D_0: UPPER
            - lap_L1_I_0: LOWER
              lap_L2_0: UPPER
            - lap_L1_D_0: LOWER
              lap_L2_0: UPPER2
      - type: bus
        connections:
          - L2_0: LOWER
            lap_L2_0: LOWER
            MEM_0: UPPER

  private_L2:
    description: Private L2 Configuration with Bus Interconnect
    min_contexts: 2
    cores:
      - type: atom
        name_prefix: atom_
    accelerators:
      - type: lap # Current type is not used, reserved for future use
        name: lap_0
    caches:
      - type: l1_128K_mesi
        name_prefix: L1_I_
        insts: $NUMCORES # Per core L1-I cache
        option:
            private: true
      - type: l1_128K_mesi
        name_prefix: L1_D_
        insts: $NUMCORES # Per core L1-D cache
        option:
            private: true
      - type: l2_2M_mesi
        name_prefix: L2_
        insts: $NUMCORES # Private L2 config
        option:
            private: true
            last_private: true
    memory:
      - type: dram_cont
        name_prefix: MEM_
        insts: 1 # Single DRAM controller
        option:
            latency: 50 # In nano seconds
    interconnects:
      - type: p2p
        connections:
          - core_$: I
            L1_I_$: UPPER
          - core_$: D
            L1_D_$: UPPER
          - L1_I_$: LOWER
            L2_$: UPPER
          - L1_D_$: LOWER
            L2_$: UPPER2
      - type: split_bus
        connections:
          - L2_*: LOWER
            MEM_0: UPPER
