srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "D:/Programs/vivado/Vivado/2023.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "D:/Programs/vivado/Vivado/2023.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "D:/Programs/vivado/Vivado/2023.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "D:/Programs/vivado/Vivado/2023.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "D:/Programs/vivado/Vivado/2023.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "D:/Programs/vivado/Vivado/2023.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "D:/Programs/vivado/Vivado/2023.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Contatore.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Contatore' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'contatore' (VHDL-9006)
-- Analyzing VHDL file "D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Mux_2_1.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Mux_2_1' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'mux_2_1' (VHDL-9006)
-- Analyzing VHDL file "D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/ShiftRegister.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ShiftRegister' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'shiftregister' (VHDL-9006)
-- Analyzing VHDL file "D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Register.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Registro' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'registro' (VHDL-9006)
-- Analyzing VHDL file "D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/FA.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'FA' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'fa' (VHDL-9006)
-- Analyzing VHDL file "D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/RippleCarryAdder.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'RippleCarryAdder' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'ripplecarryadder' (VHDL-9006)
-- Analyzing VHDL file "D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/FF.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'FF' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'ff' (VHDL-9006)
-- Analyzing VHDL file "D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Datapath.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Datapath' (VHDL-1012)
INFO: analyzing architecture 'Structural' of entity 'datapath' (VHDL-9006)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Datapath.vhd(47): ERROR: type error near ff_out ; current type std_logic; expected type std_logic_vector (VHDL-9022)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Datapath.vhd(48): ERROR: indexed name is not a 'std_logic_vector' (VHDL-1120)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Datapath.vhd(50): ERROR: type error near a_serial_in ; current type std_logic; expected type std_logic_vector (VHDL-9022)
Listing tops:
VHDLTop: library:xil_defaultlib entity:datapath arch:
VHDLTop: library:xil_defaultlib entity:datapath arch:
END of tops
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Datapath.vhd(10): INFO: processing 'Datapath_default(Structural)' (VHDL-1067)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Datapath.vhd(47): ERROR: expression has 9 elements; formal 'a' expects 8 (VHDL-1549)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Datapath.vhd(48): ERROR: expression has 9 elements; formal 'b' expects 8 (VHDL-1549)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Datapath.vhd(50): ERROR: expression has 9 elements; formal 'y' expects 8 (VHDL-1549)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Datapath.vhd(47): ERROR: expression has 9 elements; formal 'a' expects 8 (VHDL-1549)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Datapath.vhd(48): ERROR: expression has 9 elements; formal 'b' expects 8 (VHDL-1549)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Datapath.vhd(50): ERROR: expression has 9 elements; formal 'y' expects 8 (VHDL-1549)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Mux_2_1.vhd(10): INFO: processing 'Mux_2_1_default(Behavioral)' (VHDL-1067)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/ShiftRegister.vhd(9): INFO: processing 'ShiftRegister_default(Behavioral)' (VHDL-1067)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Register.vhd(10): INFO: processing 'Registro_default(Behavioral)' (VHDL-1067)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/Contatore.vhd(13): INFO: processing 'Contatore_default(Behavioral)' (VHDL-1067)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/RippleCarryAdder.vhd(16): INFO: processing 'RippleCarryAdder_default(Behavioral)' (VHDL-1067)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/FA.vhd(10): INFO: processing 'FA_default(Behavioral)' (VHDL-1067)
D:/Desktop/magistrale/1_anno/1 SEMESTRE/architettura/esercizi/ESERCIZI TESINA/MoltiplicatoreRobertson/MoltiplicatoreRobertson.srcs/sources_1/new/FF.vhd(9): INFO: processing 'FF_default(Behavioral)' (VHDL-1067)
srcscan exits with return value 0
