
stm32f103c8t6_hal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049c4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  08004ad8  08004ad8  00014ad8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f0c  08004f0c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08004f0c  08004f0c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004f0c  08004f0c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f0c  08004f0c  00014f0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004f10  08004f10  00014f10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08004f14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  200001dc  080050f0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000254  080050f0  00020254  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004b4f  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000128f  00000000  00000000  00024d54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005c8  00000000  00000000  00025fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000540  00000000  00000000  000265b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000149e5  00000000  00000000  00026af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007951  00000000  00000000  0003b4d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00072647  00000000  00000000  00042e26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b546d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027b8  00000000  00000000  000b54c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000b4  00000000  00000000  000b7c78  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000183  00000000  00000000  000b7d2c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08004abc 	.word	0x08004abc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08004abc 	.word	0x08004abc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <main>:
#include "main.h"
#include "rcc.h"
#include "uart.h"

int main(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af02      	add	r7, sp, #8
  HAL_Init();
 8000a8e:	f000 f861 	bl	8000b54 <HAL_Init>
  rcc_system_clock_config();
 8000a92:	f001 f92d 	bl	8001cf0 <rcc_system_clock_config>

  // uart
  uart_uart1_gpio_config();
 8000a96:	f001 f96f 	bl	8001d78 <uart_uart1_gpio_config>
  uart_uart1_config();
 8000a9a:	f001 f99f 	bl	8001ddc <uart_uart1_config>

  printf("program is string...\r\n");
 8000a9e:	480c      	ldr	r0, [pc, #48]	; (8000ad0 <main+0x48>)
 8000aa0:	f001 ff10 	bl	80028c4 <puts>
  uint8_t counter = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	71fb      	strb	r3, [r7, #7]

  while (1)
  {
    printf("hello (%.2f) counter : %d\r\n", 12.12345, counter++);
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	1c5a      	adds	r2, r3, #1
 8000aac:	71fa      	strb	r2, [r7, #7]
 8000aae:	9300      	str	r3, [sp, #0]
 8000ab0:	a305      	add	r3, pc, #20	; (adr r3, 8000ac8 <main+0x40>)
 8000ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ab6:	4807      	ldr	r0, [pc, #28]	; (8000ad4 <main+0x4c>)
 8000ab8:	f001 fe7e 	bl	80027b8 <iprintf>
    HAL_Delay(1000);
 8000abc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ac0:	f000 f8b0 	bl	8000c24 <HAL_Delay>
    printf("hello (%.2f) counter : %d\r\n", 12.12345, counter++);
 8000ac4:	e7f0      	b.n	8000aa8 <main+0x20>
 8000ac6:	bf00      	nop
 8000ac8:	d6a161e5 	.word	0xd6a161e5
 8000acc:	40283f34 	.word	0x40283f34
 8000ad0:	08004ad8 	.word	0x08004ad8
 8000ad4:	08004af0 	.word	0x08004af0

08000ad8 <__io_putchar>:
#include "uart.h"

int __io_putchar(int ch);
int _write(int file,char *ptr, int len);

int __io_putchar(int ch) {
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 uint8_t c[1];
 c[0] = ch & 0x00FF;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	733b      	strb	r3, [r7, #12]
 HAL_UART_Transmit(&huart1, &c[0], 1, 100);
 8000ae6:	f107 010c 	add.w	r1, r7, #12
 8000aea:	2364      	movs	r3, #100	; 0x64
 8000aec:	2201      	movs	r2, #1
 8000aee:	4804      	ldr	r0, [pc, #16]	; (8000b00 <__io_putchar+0x28>)
 8000af0:	f000 ff94 	bl	8001a1c <HAL_UART_Transmit>
 return ch;
 8000af4:	687b      	ldr	r3, [r7, #4]
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	200001fc 	.word	0x200001fc

08000b04 <_write>:

int _write(int file,char *ptr, int len) {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b086      	sub	sp, #24
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60f8      	str	r0, [r7, #12]
 8000b0c:	60b9      	str	r1, [r7, #8]
 8000b0e:	607a      	str	r2, [r7, #4]
 int DataIdx;
 for(DataIdx= 0; DataIdx< len; DataIdx++) {
 8000b10:	2300      	movs	r3, #0
 8000b12:	617b      	str	r3, [r7, #20]
 8000b14:	e009      	b.n	8000b2a <_write+0x26>
  __io_putchar(*ptr++);
 8000b16:	68bb      	ldr	r3, [r7, #8]
 8000b18:	1c5a      	adds	r2, r3, #1
 8000b1a:	60ba      	str	r2, [r7, #8]
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f7ff ffda 	bl	8000ad8 <__io_putchar>
 for(DataIdx= 0; DataIdx< len; DataIdx++) {
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	3301      	adds	r3, #1
 8000b28:	617b      	str	r3, [r7, #20]
 8000b2a:	697a      	ldr	r2, [r7, #20]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	429a      	cmp	r2, r3
 8000b30:	dbf1      	blt.n	8000b16 <_write+0x12>
 }
 return len;
 8000b32:	687b      	ldr	r3, [r7, #4]
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	3718      	adds	r7, #24
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <SysTick_Handler>:
#include "main.h"
#include "stm32f1xx_it.h"

void SysTick_Handler(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8000b40:	f000 f854 	bl	8000bec <HAL_IncTick>
}
 8000b44:	bf00      	nop
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b4c:	bf00      	nop
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bc80      	pop	{r7}
 8000b52:	4770      	bx	lr

08000b54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b58:	4b08      	ldr	r3, [pc, #32]	; (8000b7c <HAL_Init+0x28>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a07      	ldr	r2, [pc, #28]	; (8000b7c <HAL_Init+0x28>)
 8000b5e:	f043 0310 	orr.w	r3, r3, #16
 8000b62:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b64:	2003      	movs	r0, #3
 8000b66:	f000 f931 	bl	8000dcc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b6a:	200f      	movs	r0, #15
 8000b6c:	f000 f80e 	bl	8000b8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b70:	f000 f806 	bl	8000b80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b74:	2300      	movs	r3, #0
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40022000 	.word	0x40022000

08000b80 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000b84:	bf00      	nop
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bc80      	pop	{r7}
 8000b8a:	4770      	bx	lr

08000b8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b94:	4b12      	ldr	r3, [pc, #72]	; (8000be0 <HAL_InitTick+0x54>)
 8000b96:	681a      	ldr	r2, [r3, #0]
 8000b98:	4b12      	ldr	r3, [pc, #72]	; (8000be4 <HAL_InitTick+0x58>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ba2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ba6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000baa:	4618      	mov	r0, r3
 8000bac:	f000 f935 	bl	8000e1a <HAL_SYSTICK_Config>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	e00e      	b.n	8000bd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2b0f      	cmp	r3, #15
 8000bbe:	d80a      	bhi.n	8000bd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	6879      	ldr	r1, [r7, #4]
 8000bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc8:	f000 f90b 	bl	8000de2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bcc:	4a06      	ldr	r2, [pc, #24]	; (8000be8 <HAL_InitTick+0x5c>)
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	e000      	b.n	8000bd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bd6:	2301      	movs	r3, #1
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3708      	adds	r7, #8
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	20000000 	.word	0x20000000
 8000be4:	20000008 	.word	0x20000008
 8000be8:	20000004 	.word	0x20000004

08000bec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bf0:	4b05      	ldr	r3, [pc, #20]	; (8000c08 <HAL_IncTick+0x1c>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	4b05      	ldr	r3, [pc, #20]	; (8000c0c <HAL_IncTick+0x20>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4413      	add	r3, r2
 8000bfc:	4a03      	ldr	r2, [pc, #12]	; (8000c0c <HAL_IncTick+0x20>)
 8000bfe:	6013      	str	r3, [r2, #0]
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bc80      	pop	{r7}
 8000c06:	4770      	bx	lr
 8000c08:	20000008 	.word	0x20000008
 8000c0c:	200001f8 	.word	0x200001f8

08000c10 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  return uwTick;
 8000c14:	4b02      	ldr	r3, [pc, #8]	; (8000c20 <HAL_GetTick+0x10>)
 8000c16:	681b      	ldr	r3, [r3, #0]
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bc80      	pop	{r7}
 8000c1e:	4770      	bx	lr
 8000c20:	200001f8 	.word	0x200001f8

08000c24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c2c:	f7ff fff0 	bl	8000c10 <HAL_GetTick>
 8000c30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c3c:	d005      	beq.n	8000c4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c3e:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <HAL_Delay+0x44>)
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	461a      	mov	r2, r3
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	4413      	add	r3, r2
 8000c48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c4a:	bf00      	nop
 8000c4c:	f7ff ffe0 	bl	8000c10 <HAL_GetTick>
 8000c50:	4602      	mov	r2, r0
 8000c52:	68bb      	ldr	r3, [r7, #8]
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	68fa      	ldr	r2, [r7, #12]
 8000c58:	429a      	cmp	r2, r3
 8000c5a:	d8f7      	bhi.n	8000c4c <HAL_Delay+0x28>
  {
  }
}
 8000c5c:	bf00      	nop
 8000c5e:	bf00      	nop
 8000c60:	3710      	adds	r7, #16
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	20000008 	.word	0x20000008

08000c6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	f003 0307 	and.w	r3, r3, #7
 8000c7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c7c:	4b0c      	ldr	r3, [pc, #48]	; (8000cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000c7e:	68db      	ldr	r3, [r3, #12]
 8000c80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c82:	68ba      	ldr	r2, [r7, #8]
 8000c84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c88:	4013      	ands	r3, r2
 8000c8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c9e:	4a04      	ldr	r2, [pc, #16]	; (8000cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ca0:	68bb      	ldr	r3, [r7, #8]
 8000ca2:	60d3      	str	r3, [r2, #12]
}
 8000ca4:	bf00      	nop
 8000ca6:	3714      	adds	r7, #20
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bc80      	pop	{r7}
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	e000ed00 	.word	0xe000ed00

08000cb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cb8:	4b04      	ldr	r3, [pc, #16]	; (8000ccc <__NVIC_GetPriorityGrouping+0x18>)
 8000cba:	68db      	ldr	r3, [r3, #12]
 8000cbc:	0a1b      	lsrs	r3, r3, #8
 8000cbe:	f003 0307 	and.w	r3, r3, #7
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bc80      	pop	{r7}
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e000ed00 	.word	0xe000ed00

08000cd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	6039      	str	r1, [r7, #0]
 8000cda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	db0a      	blt.n	8000cfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	b2da      	uxtb	r2, r3
 8000ce8:	490c      	ldr	r1, [pc, #48]	; (8000d1c <__NVIC_SetPriority+0x4c>)
 8000cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cee:	0112      	lsls	r2, r2, #4
 8000cf0:	b2d2      	uxtb	r2, r2
 8000cf2:	440b      	add	r3, r1
 8000cf4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cf8:	e00a      	b.n	8000d10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	4908      	ldr	r1, [pc, #32]	; (8000d20 <__NVIC_SetPriority+0x50>)
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	f003 030f 	and.w	r3, r3, #15
 8000d06:	3b04      	subs	r3, #4
 8000d08:	0112      	lsls	r2, r2, #4
 8000d0a:	b2d2      	uxtb	r2, r2
 8000d0c:	440b      	add	r3, r1
 8000d0e:	761a      	strb	r2, [r3, #24]
}
 8000d10:	bf00      	nop
 8000d12:	370c      	adds	r7, #12
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bc80      	pop	{r7}
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	e000e100 	.word	0xe000e100
 8000d20:	e000ed00 	.word	0xe000ed00

08000d24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b089      	sub	sp, #36	; 0x24
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	f003 0307 	and.w	r3, r3, #7
 8000d36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d38:	69fb      	ldr	r3, [r7, #28]
 8000d3a:	f1c3 0307 	rsb	r3, r3, #7
 8000d3e:	2b04      	cmp	r3, #4
 8000d40:	bf28      	it	cs
 8000d42:	2304      	movcs	r3, #4
 8000d44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	3304      	adds	r3, #4
 8000d4a:	2b06      	cmp	r3, #6
 8000d4c:	d902      	bls.n	8000d54 <NVIC_EncodePriority+0x30>
 8000d4e:	69fb      	ldr	r3, [r7, #28]
 8000d50:	3b03      	subs	r3, #3
 8000d52:	e000      	b.n	8000d56 <NVIC_EncodePriority+0x32>
 8000d54:	2300      	movs	r3, #0
 8000d56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d58:	f04f 32ff 	mov.w	r2, #4294967295
 8000d5c:	69bb      	ldr	r3, [r7, #24]
 8000d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d62:	43da      	mvns	r2, r3
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	401a      	ands	r2, r3
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	fa01 f303 	lsl.w	r3, r1, r3
 8000d76:	43d9      	mvns	r1, r3
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d7c:	4313      	orrs	r3, r2
         );
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	3724      	adds	r7, #36	; 0x24
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bc80      	pop	{r7}
 8000d86:	4770      	bx	lr

08000d88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	3b01      	subs	r3, #1
 8000d94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d98:	d301      	bcc.n	8000d9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	e00f      	b.n	8000dbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d9e:	4a0a      	ldr	r2, [pc, #40]	; (8000dc8 <SysTick_Config+0x40>)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	3b01      	subs	r3, #1
 8000da4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000da6:	210f      	movs	r1, #15
 8000da8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dac:	f7ff ff90 	bl	8000cd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000db0:	4b05      	ldr	r3, [pc, #20]	; (8000dc8 <SysTick_Config+0x40>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000db6:	4b04      	ldr	r3, [pc, #16]	; (8000dc8 <SysTick_Config+0x40>)
 8000db8:	2207      	movs	r2, #7
 8000dba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dbc:	2300      	movs	r3, #0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	e000e010 	.word	0xe000e010

08000dcc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dd4:	6878      	ldr	r0, [r7, #4]
 8000dd6:	f7ff ff49 	bl	8000c6c <__NVIC_SetPriorityGrouping>
}
 8000dda:	bf00      	nop
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b086      	sub	sp, #24
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	4603      	mov	r3, r0
 8000dea:	60b9      	str	r1, [r7, #8]
 8000dec:	607a      	str	r2, [r7, #4]
 8000dee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000df0:	2300      	movs	r3, #0
 8000df2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000df4:	f7ff ff5e 	bl	8000cb4 <__NVIC_GetPriorityGrouping>
 8000df8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dfa:	687a      	ldr	r2, [r7, #4]
 8000dfc:	68b9      	ldr	r1, [r7, #8]
 8000dfe:	6978      	ldr	r0, [r7, #20]
 8000e00:	f7ff ff90 	bl	8000d24 <NVIC_EncodePriority>
 8000e04:	4602      	mov	r2, r0
 8000e06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff ff5f 	bl	8000cd0 <__NVIC_SetPriority>
}
 8000e12:	bf00      	nop
 8000e14:	3718      	adds	r7, #24
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b082      	sub	sp, #8
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f7ff ffb0 	bl	8000d88 <SysTick_Config>
 8000e28:	4603      	mov	r3, r0
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
	...

08000e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b08b      	sub	sp, #44	; 0x2c
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e42:	2300      	movs	r3, #0
 8000e44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e46:	e169      	b.n	800111c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e48:	2201      	movs	r2, #1
 8000e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	69fa      	ldr	r2, [r7, #28]
 8000e58:	4013      	ands	r3, r2
 8000e5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e5c:	69ba      	ldr	r2, [r7, #24]
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	429a      	cmp	r2, r3
 8000e62:	f040 8158 	bne.w	8001116 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	4a9a      	ldr	r2, [pc, #616]	; (80010d4 <HAL_GPIO_Init+0x2a0>)
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d05e      	beq.n	8000f2e <HAL_GPIO_Init+0xfa>
 8000e70:	4a98      	ldr	r2, [pc, #608]	; (80010d4 <HAL_GPIO_Init+0x2a0>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d875      	bhi.n	8000f62 <HAL_GPIO_Init+0x12e>
 8000e76:	4a98      	ldr	r2, [pc, #608]	; (80010d8 <HAL_GPIO_Init+0x2a4>)
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	d058      	beq.n	8000f2e <HAL_GPIO_Init+0xfa>
 8000e7c:	4a96      	ldr	r2, [pc, #600]	; (80010d8 <HAL_GPIO_Init+0x2a4>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d86f      	bhi.n	8000f62 <HAL_GPIO_Init+0x12e>
 8000e82:	4a96      	ldr	r2, [pc, #600]	; (80010dc <HAL_GPIO_Init+0x2a8>)
 8000e84:	4293      	cmp	r3, r2
 8000e86:	d052      	beq.n	8000f2e <HAL_GPIO_Init+0xfa>
 8000e88:	4a94      	ldr	r2, [pc, #592]	; (80010dc <HAL_GPIO_Init+0x2a8>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d869      	bhi.n	8000f62 <HAL_GPIO_Init+0x12e>
 8000e8e:	4a94      	ldr	r2, [pc, #592]	; (80010e0 <HAL_GPIO_Init+0x2ac>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d04c      	beq.n	8000f2e <HAL_GPIO_Init+0xfa>
 8000e94:	4a92      	ldr	r2, [pc, #584]	; (80010e0 <HAL_GPIO_Init+0x2ac>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d863      	bhi.n	8000f62 <HAL_GPIO_Init+0x12e>
 8000e9a:	4a92      	ldr	r2, [pc, #584]	; (80010e4 <HAL_GPIO_Init+0x2b0>)
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d046      	beq.n	8000f2e <HAL_GPIO_Init+0xfa>
 8000ea0:	4a90      	ldr	r2, [pc, #576]	; (80010e4 <HAL_GPIO_Init+0x2b0>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d85d      	bhi.n	8000f62 <HAL_GPIO_Init+0x12e>
 8000ea6:	2b12      	cmp	r3, #18
 8000ea8:	d82a      	bhi.n	8000f00 <HAL_GPIO_Init+0xcc>
 8000eaa:	2b12      	cmp	r3, #18
 8000eac:	d859      	bhi.n	8000f62 <HAL_GPIO_Init+0x12e>
 8000eae:	a201      	add	r2, pc, #4	; (adr r2, 8000eb4 <HAL_GPIO_Init+0x80>)
 8000eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eb4:	08000f2f 	.word	0x08000f2f
 8000eb8:	08000f09 	.word	0x08000f09
 8000ebc:	08000f1b 	.word	0x08000f1b
 8000ec0:	08000f5d 	.word	0x08000f5d
 8000ec4:	08000f63 	.word	0x08000f63
 8000ec8:	08000f63 	.word	0x08000f63
 8000ecc:	08000f63 	.word	0x08000f63
 8000ed0:	08000f63 	.word	0x08000f63
 8000ed4:	08000f63 	.word	0x08000f63
 8000ed8:	08000f63 	.word	0x08000f63
 8000edc:	08000f63 	.word	0x08000f63
 8000ee0:	08000f63 	.word	0x08000f63
 8000ee4:	08000f63 	.word	0x08000f63
 8000ee8:	08000f63 	.word	0x08000f63
 8000eec:	08000f63 	.word	0x08000f63
 8000ef0:	08000f63 	.word	0x08000f63
 8000ef4:	08000f63 	.word	0x08000f63
 8000ef8:	08000f11 	.word	0x08000f11
 8000efc:	08000f25 	.word	0x08000f25
 8000f00:	4a79      	ldr	r2, [pc, #484]	; (80010e8 <HAL_GPIO_Init+0x2b4>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d013      	beq.n	8000f2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000f06:	e02c      	b.n	8000f62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	623b      	str	r3, [r7, #32]
          break;
 8000f0e:	e029      	b.n	8000f64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	3304      	adds	r3, #4
 8000f16:	623b      	str	r3, [r7, #32]
          break;
 8000f18:	e024      	b.n	8000f64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	68db      	ldr	r3, [r3, #12]
 8000f1e:	3308      	adds	r3, #8
 8000f20:	623b      	str	r3, [r7, #32]
          break;
 8000f22:	e01f      	b.n	8000f64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	68db      	ldr	r3, [r3, #12]
 8000f28:	330c      	adds	r3, #12
 8000f2a:	623b      	str	r3, [r7, #32]
          break;
 8000f2c:	e01a      	b.n	8000f64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	689b      	ldr	r3, [r3, #8]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d102      	bne.n	8000f3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000f36:	2304      	movs	r3, #4
 8000f38:	623b      	str	r3, [r7, #32]
          break;
 8000f3a:	e013      	b.n	8000f64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	689b      	ldr	r3, [r3, #8]
 8000f40:	2b01      	cmp	r3, #1
 8000f42:	d105      	bne.n	8000f50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f44:	2308      	movs	r3, #8
 8000f46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	69fa      	ldr	r2, [r7, #28]
 8000f4c:	611a      	str	r2, [r3, #16]
          break;
 8000f4e:	e009      	b.n	8000f64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f50:	2308      	movs	r3, #8
 8000f52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	69fa      	ldr	r2, [r7, #28]
 8000f58:	615a      	str	r2, [r3, #20]
          break;
 8000f5a:	e003      	b.n	8000f64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	623b      	str	r3, [r7, #32]
          break;
 8000f60:	e000      	b.n	8000f64 <HAL_GPIO_Init+0x130>
          break;
 8000f62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f64:	69bb      	ldr	r3, [r7, #24]
 8000f66:	2bff      	cmp	r3, #255	; 0xff
 8000f68:	d801      	bhi.n	8000f6e <HAL_GPIO_Init+0x13a>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	e001      	b.n	8000f72 <HAL_GPIO_Init+0x13e>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	3304      	adds	r3, #4
 8000f72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	2bff      	cmp	r3, #255	; 0xff
 8000f78:	d802      	bhi.n	8000f80 <HAL_GPIO_Init+0x14c>
 8000f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f7c:	009b      	lsls	r3, r3, #2
 8000f7e:	e002      	b.n	8000f86 <HAL_GPIO_Init+0x152>
 8000f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f82:	3b08      	subs	r3, #8
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	210f      	movs	r1, #15
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	fa01 f303 	lsl.w	r3, r1, r3
 8000f94:	43db      	mvns	r3, r3
 8000f96:	401a      	ands	r2, r3
 8000f98:	6a39      	ldr	r1, [r7, #32]
 8000f9a:	693b      	ldr	r3, [r7, #16]
 8000f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa0:	431a      	orrs	r2, r3
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	f000 80b1 	beq.w	8001116 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000fb4:	4b4d      	ldr	r3, [pc, #308]	; (80010ec <HAL_GPIO_Init+0x2b8>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	4a4c      	ldr	r2, [pc, #304]	; (80010ec <HAL_GPIO_Init+0x2b8>)
 8000fba:	f043 0301 	orr.w	r3, r3, #1
 8000fbe:	6193      	str	r3, [r2, #24]
 8000fc0:	4b4a      	ldr	r3, [pc, #296]	; (80010ec <HAL_GPIO_Init+0x2b8>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	f003 0301 	and.w	r3, r3, #1
 8000fc8:	60bb      	str	r3, [r7, #8]
 8000fca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000fcc:	4a48      	ldr	r2, [pc, #288]	; (80010f0 <HAL_GPIO_Init+0x2bc>)
 8000fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fd0:	089b      	lsrs	r3, r3, #2
 8000fd2:	3302      	adds	r3, #2
 8000fd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fd8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fdc:	f003 0303 	and.w	r3, r3, #3
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	220f      	movs	r2, #15
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	68fa      	ldr	r2, [r7, #12]
 8000fec:	4013      	ands	r3, r2
 8000fee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	4a40      	ldr	r2, [pc, #256]	; (80010f4 <HAL_GPIO_Init+0x2c0>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d013      	beq.n	8001020 <HAL_GPIO_Init+0x1ec>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a3f      	ldr	r2, [pc, #252]	; (80010f8 <HAL_GPIO_Init+0x2c4>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d00d      	beq.n	800101c <HAL_GPIO_Init+0x1e8>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	4a3e      	ldr	r2, [pc, #248]	; (80010fc <HAL_GPIO_Init+0x2c8>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d007      	beq.n	8001018 <HAL_GPIO_Init+0x1e4>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4a3d      	ldr	r2, [pc, #244]	; (8001100 <HAL_GPIO_Init+0x2cc>)
 800100c:	4293      	cmp	r3, r2
 800100e:	d101      	bne.n	8001014 <HAL_GPIO_Init+0x1e0>
 8001010:	2303      	movs	r3, #3
 8001012:	e006      	b.n	8001022 <HAL_GPIO_Init+0x1ee>
 8001014:	2304      	movs	r3, #4
 8001016:	e004      	b.n	8001022 <HAL_GPIO_Init+0x1ee>
 8001018:	2302      	movs	r3, #2
 800101a:	e002      	b.n	8001022 <HAL_GPIO_Init+0x1ee>
 800101c:	2301      	movs	r3, #1
 800101e:	e000      	b.n	8001022 <HAL_GPIO_Init+0x1ee>
 8001020:	2300      	movs	r3, #0
 8001022:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001024:	f002 0203 	and.w	r2, r2, #3
 8001028:	0092      	lsls	r2, r2, #2
 800102a:	4093      	lsls	r3, r2
 800102c:	68fa      	ldr	r2, [r7, #12]
 800102e:	4313      	orrs	r3, r2
 8001030:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001032:	492f      	ldr	r1, [pc, #188]	; (80010f0 <HAL_GPIO_Init+0x2bc>)
 8001034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001036:	089b      	lsrs	r3, r3, #2
 8001038:	3302      	adds	r3, #2
 800103a:	68fa      	ldr	r2, [r7, #12]
 800103c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001048:	2b00      	cmp	r3, #0
 800104a:	d006      	beq.n	800105a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800104c:	4b2d      	ldr	r3, [pc, #180]	; (8001104 <HAL_GPIO_Init+0x2d0>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	492c      	ldr	r1, [pc, #176]	; (8001104 <HAL_GPIO_Init+0x2d0>)
 8001052:	69bb      	ldr	r3, [r7, #24]
 8001054:	4313      	orrs	r3, r2
 8001056:	600b      	str	r3, [r1, #0]
 8001058:	e006      	b.n	8001068 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800105a:	4b2a      	ldr	r3, [pc, #168]	; (8001104 <HAL_GPIO_Init+0x2d0>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	69bb      	ldr	r3, [r7, #24]
 8001060:	43db      	mvns	r3, r3
 8001062:	4928      	ldr	r1, [pc, #160]	; (8001104 <HAL_GPIO_Init+0x2d0>)
 8001064:	4013      	ands	r3, r2
 8001066:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001070:	2b00      	cmp	r3, #0
 8001072:	d006      	beq.n	8001082 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001074:	4b23      	ldr	r3, [pc, #140]	; (8001104 <HAL_GPIO_Init+0x2d0>)
 8001076:	685a      	ldr	r2, [r3, #4]
 8001078:	4922      	ldr	r1, [pc, #136]	; (8001104 <HAL_GPIO_Init+0x2d0>)
 800107a:	69bb      	ldr	r3, [r7, #24]
 800107c:	4313      	orrs	r3, r2
 800107e:	604b      	str	r3, [r1, #4]
 8001080:	e006      	b.n	8001090 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001082:	4b20      	ldr	r3, [pc, #128]	; (8001104 <HAL_GPIO_Init+0x2d0>)
 8001084:	685a      	ldr	r2, [r3, #4]
 8001086:	69bb      	ldr	r3, [r7, #24]
 8001088:	43db      	mvns	r3, r3
 800108a:	491e      	ldr	r1, [pc, #120]	; (8001104 <HAL_GPIO_Init+0x2d0>)
 800108c:	4013      	ands	r3, r2
 800108e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001098:	2b00      	cmp	r3, #0
 800109a:	d006      	beq.n	80010aa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800109c:	4b19      	ldr	r3, [pc, #100]	; (8001104 <HAL_GPIO_Init+0x2d0>)
 800109e:	689a      	ldr	r2, [r3, #8]
 80010a0:	4918      	ldr	r1, [pc, #96]	; (8001104 <HAL_GPIO_Init+0x2d0>)
 80010a2:	69bb      	ldr	r3, [r7, #24]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	608b      	str	r3, [r1, #8]
 80010a8:	e006      	b.n	80010b8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80010aa:	4b16      	ldr	r3, [pc, #88]	; (8001104 <HAL_GPIO_Init+0x2d0>)
 80010ac:	689a      	ldr	r2, [r3, #8]
 80010ae:	69bb      	ldr	r3, [r7, #24]
 80010b0:	43db      	mvns	r3, r3
 80010b2:	4914      	ldr	r1, [pc, #80]	; (8001104 <HAL_GPIO_Init+0x2d0>)
 80010b4:	4013      	ands	r3, r2
 80010b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d021      	beq.n	8001108 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80010c4:	4b0f      	ldr	r3, [pc, #60]	; (8001104 <HAL_GPIO_Init+0x2d0>)
 80010c6:	68da      	ldr	r2, [r3, #12]
 80010c8:	490e      	ldr	r1, [pc, #56]	; (8001104 <HAL_GPIO_Init+0x2d0>)
 80010ca:	69bb      	ldr	r3, [r7, #24]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	60cb      	str	r3, [r1, #12]
 80010d0:	e021      	b.n	8001116 <HAL_GPIO_Init+0x2e2>
 80010d2:	bf00      	nop
 80010d4:	10320000 	.word	0x10320000
 80010d8:	10310000 	.word	0x10310000
 80010dc:	10220000 	.word	0x10220000
 80010e0:	10210000 	.word	0x10210000
 80010e4:	10120000 	.word	0x10120000
 80010e8:	10110000 	.word	0x10110000
 80010ec:	40021000 	.word	0x40021000
 80010f0:	40010000 	.word	0x40010000
 80010f4:	40010800 	.word	0x40010800
 80010f8:	40010c00 	.word	0x40010c00
 80010fc:	40011000 	.word	0x40011000
 8001100:	40011400 	.word	0x40011400
 8001104:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001108:	4b0b      	ldr	r3, [pc, #44]	; (8001138 <HAL_GPIO_Init+0x304>)
 800110a:	68da      	ldr	r2, [r3, #12]
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	43db      	mvns	r3, r3
 8001110:	4909      	ldr	r1, [pc, #36]	; (8001138 <HAL_GPIO_Init+0x304>)
 8001112:	4013      	ands	r3, r2
 8001114:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001118:	3301      	adds	r3, #1
 800111a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001122:	fa22 f303 	lsr.w	r3, r2, r3
 8001126:	2b00      	cmp	r3, #0
 8001128:	f47f ae8e 	bne.w	8000e48 <HAL_GPIO_Init+0x14>
  }
}
 800112c:	bf00      	nop
 800112e:	bf00      	nop
 8001130:	372c      	adds	r7, #44	; 0x2c
 8001132:	46bd      	mov	sp, r7
 8001134:	bc80      	pop	{r7}
 8001136:	4770      	bx	lr
 8001138:	40010400 	.word	0x40010400

0800113c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d101      	bne.n	800114e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	e272      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	2b00      	cmp	r3, #0
 8001158:	f000 8087 	beq.w	800126a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800115c:	4b92      	ldr	r3, [pc, #584]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f003 030c 	and.w	r3, r3, #12
 8001164:	2b04      	cmp	r3, #4
 8001166:	d00c      	beq.n	8001182 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001168:	4b8f      	ldr	r3, [pc, #572]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	f003 030c 	and.w	r3, r3, #12
 8001170:	2b08      	cmp	r3, #8
 8001172:	d112      	bne.n	800119a <HAL_RCC_OscConfig+0x5e>
 8001174:	4b8c      	ldr	r3, [pc, #560]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800117c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001180:	d10b      	bne.n	800119a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001182:	4b89      	ldr	r3, [pc, #548]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d06c      	beq.n	8001268 <HAL_RCC_OscConfig+0x12c>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d168      	bne.n	8001268 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e24c      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011a2:	d106      	bne.n	80011b2 <HAL_RCC_OscConfig+0x76>
 80011a4:	4b80      	ldr	r3, [pc, #512]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a7f      	ldr	r2, [pc, #508]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80011aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011ae:	6013      	str	r3, [r2, #0]
 80011b0:	e02e      	b.n	8001210 <HAL_RCC_OscConfig+0xd4>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d10c      	bne.n	80011d4 <HAL_RCC_OscConfig+0x98>
 80011ba:	4b7b      	ldr	r3, [pc, #492]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a7a      	ldr	r2, [pc, #488]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80011c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011c4:	6013      	str	r3, [r2, #0]
 80011c6:	4b78      	ldr	r3, [pc, #480]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a77      	ldr	r2, [pc, #476]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80011cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011d0:	6013      	str	r3, [r2, #0]
 80011d2:	e01d      	b.n	8001210 <HAL_RCC_OscConfig+0xd4>
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011dc:	d10c      	bne.n	80011f8 <HAL_RCC_OscConfig+0xbc>
 80011de:	4b72      	ldr	r3, [pc, #456]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a71      	ldr	r2, [pc, #452]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80011e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011e8:	6013      	str	r3, [r2, #0]
 80011ea:	4b6f      	ldr	r3, [pc, #444]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a6e      	ldr	r2, [pc, #440]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80011f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011f4:	6013      	str	r3, [r2, #0]
 80011f6:	e00b      	b.n	8001210 <HAL_RCC_OscConfig+0xd4>
 80011f8:	4b6b      	ldr	r3, [pc, #428]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a6a      	ldr	r2, [pc, #424]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80011fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001202:	6013      	str	r3, [r2, #0]
 8001204:	4b68      	ldr	r3, [pc, #416]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a67      	ldr	r2, [pc, #412]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 800120a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800120e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d013      	beq.n	8001240 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001218:	f7ff fcfa 	bl	8000c10 <HAL_GetTick>
 800121c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800121e:	e008      	b.n	8001232 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001220:	f7ff fcf6 	bl	8000c10 <HAL_GetTick>
 8001224:	4602      	mov	r2, r0
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	2b64      	cmp	r3, #100	; 0x64
 800122c:	d901      	bls.n	8001232 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800122e:	2303      	movs	r3, #3
 8001230:	e200      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001232:	4b5d      	ldr	r3, [pc, #372]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d0f0      	beq.n	8001220 <HAL_RCC_OscConfig+0xe4>
 800123e:	e014      	b.n	800126a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001240:	f7ff fce6 	bl	8000c10 <HAL_GetTick>
 8001244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001246:	e008      	b.n	800125a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001248:	f7ff fce2 	bl	8000c10 <HAL_GetTick>
 800124c:	4602      	mov	r2, r0
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	2b64      	cmp	r3, #100	; 0x64
 8001254:	d901      	bls.n	800125a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e1ec      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800125a:	4b53      	ldr	r3, [pc, #332]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001262:	2b00      	cmp	r3, #0
 8001264:	d1f0      	bne.n	8001248 <HAL_RCC_OscConfig+0x10c>
 8001266:	e000      	b.n	800126a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001268:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 0302 	and.w	r3, r3, #2
 8001272:	2b00      	cmp	r3, #0
 8001274:	d063      	beq.n	800133e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001276:	4b4c      	ldr	r3, [pc, #304]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f003 030c 	and.w	r3, r3, #12
 800127e:	2b00      	cmp	r3, #0
 8001280:	d00b      	beq.n	800129a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001282:	4b49      	ldr	r3, [pc, #292]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	f003 030c 	and.w	r3, r3, #12
 800128a:	2b08      	cmp	r3, #8
 800128c:	d11c      	bne.n	80012c8 <HAL_RCC_OscConfig+0x18c>
 800128e:	4b46      	ldr	r3, [pc, #280]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d116      	bne.n	80012c8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800129a:	4b43      	ldr	r3, [pc, #268]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d005      	beq.n	80012b2 <HAL_RCC_OscConfig+0x176>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	691b      	ldr	r3, [r3, #16]
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d001      	beq.n	80012b2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e1c0      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012b2:	4b3d      	ldr	r3, [pc, #244]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	695b      	ldr	r3, [r3, #20]
 80012be:	00db      	lsls	r3, r3, #3
 80012c0:	4939      	ldr	r1, [pc, #228]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80012c2:	4313      	orrs	r3, r2
 80012c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012c6:	e03a      	b.n	800133e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	691b      	ldr	r3, [r3, #16]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d020      	beq.n	8001312 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012d0:	4b36      	ldr	r3, [pc, #216]	; (80013ac <HAL_RCC_OscConfig+0x270>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d6:	f7ff fc9b 	bl	8000c10 <HAL_GetTick>
 80012da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012dc:	e008      	b.n	80012f0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012de:	f7ff fc97 	bl	8000c10 <HAL_GetTick>
 80012e2:	4602      	mov	r2, r0
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	d901      	bls.n	80012f0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80012ec:	2303      	movs	r3, #3
 80012ee:	e1a1      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012f0:	4b2d      	ldr	r3, [pc, #180]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0302 	and.w	r3, r3, #2
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d0f0      	beq.n	80012de <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012fc:	4b2a      	ldr	r3, [pc, #168]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	695b      	ldr	r3, [r3, #20]
 8001308:	00db      	lsls	r3, r3, #3
 800130a:	4927      	ldr	r1, [pc, #156]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 800130c:	4313      	orrs	r3, r2
 800130e:	600b      	str	r3, [r1, #0]
 8001310:	e015      	b.n	800133e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001312:	4b26      	ldr	r3, [pc, #152]	; (80013ac <HAL_RCC_OscConfig+0x270>)
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001318:	f7ff fc7a 	bl	8000c10 <HAL_GetTick>
 800131c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800131e:	e008      	b.n	8001332 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001320:	f7ff fc76 	bl	8000c10 <HAL_GetTick>
 8001324:	4602      	mov	r2, r0
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	2b02      	cmp	r3, #2
 800132c:	d901      	bls.n	8001332 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800132e:	2303      	movs	r3, #3
 8001330:	e180      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001332:	4b1d      	ldr	r3, [pc, #116]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f003 0302 	and.w	r3, r3, #2
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1f0      	bne.n	8001320 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0308 	and.w	r3, r3, #8
 8001346:	2b00      	cmp	r3, #0
 8001348:	d03a      	beq.n	80013c0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	699b      	ldr	r3, [r3, #24]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d019      	beq.n	8001386 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001352:	4b17      	ldr	r3, [pc, #92]	; (80013b0 <HAL_RCC_OscConfig+0x274>)
 8001354:	2201      	movs	r2, #1
 8001356:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001358:	f7ff fc5a 	bl	8000c10 <HAL_GetTick>
 800135c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800135e:	e008      	b.n	8001372 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001360:	f7ff fc56 	bl	8000c10 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b02      	cmp	r3, #2
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e160      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001372:	4b0d      	ldr	r3, [pc, #52]	; (80013a8 <HAL_RCC_OscConfig+0x26c>)
 8001374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	2b00      	cmp	r3, #0
 800137c:	d0f0      	beq.n	8001360 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800137e:	2001      	movs	r0, #1
 8001380:	f000 fad8 	bl	8001934 <RCC_Delay>
 8001384:	e01c      	b.n	80013c0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001386:	4b0a      	ldr	r3, [pc, #40]	; (80013b0 <HAL_RCC_OscConfig+0x274>)
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800138c:	f7ff fc40 	bl	8000c10 <HAL_GetTick>
 8001390:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001392:	e00f      	b.n	80013b4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001394:	f7ff fc3c 	bl	8000c10 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d908      	bls.n	80013b4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e146      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
 80013a6:	bf00      	nop
 80013a8:	40021000 	.word	0x40021000
 80013ac:	42420000 	.word	0x42420000
 80013b0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013b4:	4b92      	ldr	r3, [pc, #584]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 80013b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b8:	f003 0302 	and.w	r3, r3, #2
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d1e9      	bne.n	8001394 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0304 	and.w	r3, r3, #4
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	f000 80a6 	beq.w	800151a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013ce:	2300      	movs	r3, #0
 80013d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013d2:	4b8b      	ldr	r3, [pc, #556]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 80013d4:	69db      	ldr	r3, [r3, #28]
 80013d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d10d      	bne.n	80013fa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013de:	4b88      	ldr	r3, [pc, #544]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 80013e0:	69db      	ldr	r3, [r3, #28]
 80013e2:	4a87      	ldr	r2, [pc, #540]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 80013e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e8:	61d3      	str	r3, [r2, #28]
 80013ea:	4b85      	ldr	r3, [pc, #532]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 80013ec:	69db      	ldr	r3, [r3, #28]
 80013ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f2:	60bb      	str	r3, [r7, #8]
 80013f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013f6:	2301      	movs	r3, #1
 80013f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013fa:	4b82      	ldr	r3, [pc, #520]	; (8001604 <HAL_RCC_OscConfig+0x4c8>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001402:	2b00      	cmp	r3, #0
 8001404:	d118      	bne.n	8001438 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001406:	4b7f      	ldr	r3, [pc, #508]	; (8001604 <HAL_RCC_OscConfig+0x4c8>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a7e      	ldr	r2, [pc, #504]	; (8001604 <HAL_RCC_OscConfig+0x4c8>)
 800140c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001410:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001412:	f7ff fbfd 	bl	8000c10 <HAL_GetTick>
 8001416:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001418:	e008      	b.n	800142c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800141a:	f7ff fbf9 	bl	8000c10 <HAL_GetTick>
 800141e:	4602      	mov	r2, r0
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b64      	cmp	r3, #100	; 0x64
 8001426:	d901      	bls.n	800142c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e103      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800142c:	4b75      	ldr	r3, [pc, #468]	; (8001604 <HAL_RCC_OscConfig+0x4c8>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001434:	2b00      	cmp	r3, #0
 8001436:	d0f0      	beq.n	800141a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	68db      	ldr	r3, [r3, #12]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d106      	bne.n	800144e <HAL_RCC_OscConfig+0x312>
 8001440:	4b6f      	ldr	r3, [pc, #444]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 8001442:	6a1b      	ldr	r3, [r3, #32]
 8001444:	4a6e      	ldr	r2, [pc, #440]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 8001446:	f043 0301 	orr.w	r3, r3, #1
 800144a:	6213      	str	r3, [r2, #32]
 800144c:	e02d      	b.n	80014aa <HAL_RCC_OscConfig+0x36e>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d10c      	bne.n	8001470 <HAL_RCC_OscConfig+0x334>
 8001456:	4b6a      	ldr	r3, [pc, #424]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 8001458:	6a1b      	ldr	r3, [r3, #32]
 800145a:	4a69      	ldr	r2, [pc, #420]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 800145c:	f023 0301 	bic.w	r3, r3, #1
 8001460:	6213      	str	r3, [r2, #32]
 8001462:	4b67      	ldr	r3, [pc, #412]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 8001464:	6a1b      	ldr	r3, [r3, #32]
 8001466:	4a66      	ldr	r2, [pc, #408]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 8001468:	f023 0304 	bic.w	r3, r3, #4
 800146c:	6213      	str	r3, [r2, #32]
 800146e:	e01c      	b.n	80014aa <HAL_RCC_OscConfig+0x36e>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	2b05      	cmp	r3, #5
 8001476:	d10c      	bne.n	8001492 <HAL_RCC_OscConfig+0x356>
 8001478:	4b61      	ldr	r3, [pc, #388]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 800147a:	6a1b      	ldr	r3, [r3, #32]
 800147c:	4a60      	ldr	r2, [pc, #384]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 800147e:	f043 0304 	orr.w	r3, r3, #4
 8001482:	6213      	str	r3, [r2, #32]
 8001484:	4b5e      	ldr	r3, [pc, #376]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 8001486:	6a1b      	ldr	r3, [r3, #32]
 8001488:	4a5d      	ldr	r2, [pc, #372]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 800148a:	f043 0301 	orr.w	r3, r3, #1
 800148e:	6213      	str	r3, [r2, #32]
 8001490:	e00b      	b.n	80014aa <HAL_RCC_OscConfig+0x36e>
 8001492:	4b5b      	ldr	r3, [pc, #364]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 8001494:	6a1b      	ldr	r3, [r3, #32]
 8001496:	4a5a      	ldr	r2, [pc, #360]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 8001498:	f023 0301 	bic.w	r3, r3, #1
 800149c:	6213      	str	r3, [r2, #32]
 800149e:	4b58      	ldr	r3, [pc, #352]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 80014a0:	6a1b      	ldr	r3, [r3, #32]
 80014a2:	4a57      	ldr	r2, [pc, #348]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 80014a4:	f023 0304 	bic.w	r3, r3, #4
 80014a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d015      	beq.n	80014de <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b2:	f7ff fbad 	bl	8000c10 <HAL_GetTick>
 80014b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014b8:	e00a      	b.n	80014d0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014ba:	f7ff fba9 	bl	8000c10 <HAL_GetTick>
 80014be:	4602      	mov	r2, r0
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d901      	bls.n	80014d0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80014cc:	2303      	movs	r3, #3
 80014ce:	e0b1      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014d0:	4b4b      	ldr	r3, [pc, #300]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 80014d2:	6a1b      	ldr	r3, [r3, #32]
 80014d4:	f003 0302 	and.w	r3, r3, #2
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d0ee      	beq.n	80014ba <HAL_RCC_OscConfig+0x37e>
 80014dc:	e014      	b.n	8001508 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014de:	f7ff fb97 	bl	8000c10 <HAL_GetTick>
 80014e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014e4:	e00a      	b.n	80014fc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014e6:	f7ff fb93 	bl	8000c10 <HAL_GetTick>
 80014ea:	4602      	mov	r2, r0
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	1ad3      	subs	r3, r2, r3
 80014f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d901      	bls.n	80014fc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80014f8:	2303      	movs	r3, #3
 80014fa:	e09b      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014fc:	4b40      	ldr	r3, [pc, #256]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 80014fe:	6a1b      	ldr	r3, [r3, #32]
 8001500:	f003 0302 	and.w	r3, r3, #2
 8001504:	2b00      	cmp	r3, #0
 8001506:	d1ee      	bne.n	80014e6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001508:	7dfb      	ldrb	r3, [r7, #23]
 800150a:	2b01      	cmp	r3, #1
 800150c:	d105      	bne.n	800151a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800150e:	4b3c      	ldr	r3, [pc, #240]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 8001510:	69db      	ldr	r3, [r3, #28]
 8001512:	4a3b      	ldr	r2, [pc, #236]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 8001514:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001518:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	69db      	ldr	r3, [r3, #28]
 800151e:	2b00      	cmp	r3, #0
 8001520:	f000 8087 	beq.w	8001632 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001524:	4b36      	ldr	r3, [pc, #216]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f003 030c 	and.w	r3, r3, #12
 800152c:	2b08      	cmp	r3, #8
 800152e:	d061      	beq.n	80015f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	69db      	ldr	r3, [r3, #28]
 8001534:	2b02      	cmp	r3, #2
 8001536:	d146      	bne.n	80015c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001538:	4b33      	ldr	r3, [pc, #204]	; (8001608 <HAL_RCC_OscConfig+0x4cc>)
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800153e:	f7ff fb67 	bl	8000c10 <HAL_GetTick>
 8001542:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001544:	e008      	b.n	8001558 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001546:	f7ff fb63 	bl	8000c10 <HAL_GetTick>
 800154a:	4602      	mov	r2, r0
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	2b02      	cmp	r3, #2
 8001552:	d901      	bls.n	8001558 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e06d      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001558:	4b29      	ldr	r3, [pc, #164]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1f0      	bne.n	8001546 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6a1b      	ldr	r3, [r3, #32]
 8001568:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800156c:	d108      	bne.n	8001580 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800156e:	4b24      	ldr	r3, [pc, #144]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	4921      	ldr	r1, [pc, #132]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 800157c:	4313      	orrs	r3, r2
 800157e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001580:	4b1f      	ldr	r3, [pc, #124]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6a19      	ldr	r1, [r3, #32]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001590:	430b      	orrs	r3, r1
 8001592:	491b      	ldr	r1, [pc, #108]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 8001594:	4313      	orrs	r3, r2
 8001596:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001598:	4b1b      	ldr	r3, [pc, #108]	; (8001608 <HAL_RCC_OscConfig+0x4cc>)
 800159a:	2201      	movs	r2, #1
 800159c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800159e:	f7ff fb37 	bl	8000c10 <HAL_GetTick>
 80015a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015a4:	e008      	b.n	80015b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015a6:	f7ff fb33 	bl	8000c10 <HAL_GetTick>
 80015aa:	4602      	mov	r2, r0
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d901      	bls.n	80015b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e03d      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015b8:	4b11      	ldr	r3, [pc, #68]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d0f0      	beq.n	80015a6 <HAL_RCC_OscConfig+0x46a>
 80015c4:	e035      	b.n	8001632 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015c6:	4b10      	ldr	r3, [pc, #64]	; (8001608 <HAL_RCC_OscConfig+0x4cc>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015cc:	f7ff fb20 	bl	8000c10 <HAL_GetTick>
 80015d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015d2:	e008      	b.n	80015e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015d4:	f7ff fb1c 	bl	8000c10 <HAL_GetTick>
 80015d8:	4602      	mov	r2, r0
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d901      	bls.n	80015e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80015e2:	2303      	movs	r3, #3
 80015e4:	e026      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015e6:	4b06      	ldr	r3, [pc, #24]	; (8001600 <HAL_RCC_OscConfig+0x4c4>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d1f0      	bne.n	80015d4 <HAL_RCC_OscConfig+0x498>
 80015f2:	e01e      	b.n	8001632 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	69db      	ldr	r3, [r3, #28]
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d107      	bne.n	800160c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e019      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
 8001600:	40021000 	.word	0x40021000
 8001604:	40007000 	.word	0x40007000
 8001608:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800160c:	4b0b      	ldr	r3, [pc, #44]	; (800163c <HAL_RCC_OscConfig+0x500>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6a1b      	ldr	r3, [r3, #32]
 800161c:	429a      	cmp	r2, r3
 800161e:	d106      	bne.n	800162e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800162a:	429a      	cmp	r2, r3
 800162c:	d001      	beq.n	8001632 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e000      	b.n	8001634 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001632:	2300      	movs	r3, #0
}
 8001634:	4618      	mov	r0, r3
 8001636:	3718      	adds	r7, #24
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40021000 	.word	0x40021000

08001640 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d101      	bne.n	8001654 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e0d0      	b.n	80017f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001654:	4b6a      	ldr	r3, [pc, #424]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f003 0307 	and.w	r3, r3, #7
 800165c:	683a      	ldr	r2, [r7, #0]
 800165e:	429a      	cmp	r2, r3
 8001660:	d910      	bls.n	8001684 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001662:	4b67      	ldr	r3, [pc, #412]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f023 0207 	bic.w	r2, r3, #7
 800166a:	4965      	ldr	r1, [pc, #404]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	4313      	orrs	r3, r2
 8001670:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001672:	4b63      	ldr	r3, [pc, #396]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 0307 	and.w	r3, r3, #7
 800167a:	683a      	ldr	r2, [r7, #0]
 800167c:	429a      	cmp	r2, r3
 800167e:	d001      	beq.n	8001684 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e0b8      	b.n	80017f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0302 	and.w	r3, r3, #2
 800168c:	2b00      	cmp	r3, #0
 800168e:	d020      	beq.n	80016d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0304 	and.w	r3, r3, #4
 8001698:	2b00      	cmp	r3, #0
 800169a:	d005      	beq.n	80016a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800169c:	4b59      	ldr	r3, [pc, #356]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	4a58      	ldr	r2, [pc, #352]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80016a2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80016a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 0308 	and.w	r3, r3, #8
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d005      	beq.n	80016c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016b4:	4b53      	ldr	r3, [pc, #332]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	4a52      	ldr	r2, [pc, #328]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80016ba:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80016be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016c0:	4b50      	ldr	r3, [pc, #320]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	494d      	ldr	r1, [pc, #308]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80016ce:	4313      	orrs	r3, r2
 80016d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d040      	beq.n	8001760 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d107      	bne.n	80016f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e6:	4b47      	ldr	r3, [pc, #284]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d115      	bne.n	800171e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e07f      	b.n	80017f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d107      	bne.n	800170e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016fe:	4b41      	ldr	r3, [pc, #260]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d109      	bne.n	800171e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e073      	b.n	80017f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800170e:	4b3d      	ldr	r3, [pc, #244]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 0302 	and.w	r3, r3, #2
 8001716:	2b00      	cmp	r3, #0
 8001718:	d101      	bne.n	800171e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e06b      	b.n	80017f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800171e:	4b39      	ldr	r3, [pc, #228]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f023 0203 	bic.w	r2, r3, #3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	4936      	ldr	r1, [pc, #216]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 800172c:	4313      	orrs	r3, r2
 800172e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001730:	f7ff fa6e 	bl	8000c10 <HAL_GetTick>
 8001734:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001736:	e00a      	b.n	800174e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001738:	f7ff fa6a 	bl	8000c10 <HAL_GetTick>
 800173c:	4602      	mov	r2, r0
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	f241 3288 	movw	r2, #5000	; 0x1388
 8001746:	4293      	cmp	r3, r2
 8001748:	d901      	bls.n	800174e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e053      	b.n	80017f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800174e:	4b2d      	ldr	r3, [pc, #180]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f003 020c 	and.w	r2, r3, #12
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	429a      	cmp	r2, r3
 800175e:	d1eb      	bne.n	8001738 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001760:	4b27      	ldr	r3, [pc, #156]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0307 	and.w	r3, r3, #7
 8001768:	683a      	ldr	r2, [r7, #0]
 800176a:	429a      	cmp	r2, r3
 800176c:	d210      	bcs.n	8001790 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800176e:	4b24      	ldr	r3, [pc, #144]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f023 0207 	bic.w	r2, r3, #7
 8001776:	4922      	ldr	r1, [pc, #136]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	4313      	orrs	r3, r2
 800177c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800177e:	4b20      	ldr	r3, [pc, #128]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0307 	and.w	r3, r3, #7
 8001786:	683a      	ldr	r2, [r7, #0]
 8001788:	429a      	cmp	r2, r3
 800178a:	d001      	beq.n	8001790 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e032      	b.n	80017f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0304 	and.w	r3, r3, #4
 8001798:	2b00      	cmp	r3, #0
 800179a:	d008      	beq.n	80017ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800179c:	4b19      	ldr	r3, [pc, #100]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	4916      	ldr	r1, [pc, #88]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80017aa:	4313      	orrs	r3, r2
 80017ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0308 	and.w	r3, r3, #8
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d009      	beq.n	80017ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017ba:	4b12      	ldr	r3, [pc, #72]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	691b      	ldr	r3, [r3, #16]
 80017c6:	00db      	lsls	r3, r3, #3
 80017c8:	490e      	ldr	r1, [pc, #56]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80017ca:	4313      	orrs	r3, r2
 80017cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017ce:	f000 f821 	bl	8001814 <HAL_RCC_GetSysClockFreq>
 80017d2:	4602      	mov	r2, r0
 80017d4:	4b0b      	ldr	r3, [pc, #44]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	091b      	lsrs	r3, r3, #4
 80017da:	f003 030f 	and.w	r3, r3, #15
 80017de:	490a      	ldr	r1, [pc, #40]	; (8001808 <HAL_RCC_ClockConfig+0x1c8>)
 80017e0:	5ccb      	ldrb	r3, [r1, r3]
 80017e2:	fa22 f303 	lsr.w	r3, r2, r3
 80017e6:	4a09      	ldr	r2, [pc, #36]	; (800180c <HAL_RCC_ClockConfig+0x1cc>)
 80017e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80017ea:	4b09      	ldr	r3, [pc, #36]	; (8001810 <HAL_RCC_ClockConfig+0x1d0>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7ff f9cc 	bl	8000b8c <HAL_InitTick>

  return HAL_OK;
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3710      	adds	r7, #16
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	40022000 	.word	0x40022000
 8001804:	40021000 	.word	0x40021000
 8001808:	08004b1c 	.word	0x08004b1c
 800180c:	20000000 	.word	0x20000000
 8001810:	20000004 	.word	0x20000004

08001814 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001814:	b490      	push	{r4, r7}
 8001816:	b08a      	sub	sp, #40	; 0x28
 8001818:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800181a:	4b29      	ldr	r3, [pc, #164]	; (80018c0 <HAL_RCC_GetSysClockFreq+0xac>)
 800181c:	1d3c      	adds	r4, r7, #4
 800181e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001820:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001824:	f240 2301 	movw	r3, #513	; 0x201
 8001828:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800182a:	2300      	movs	r3, #0
 800182c:	61fb      	str	r3, [r7, #28]
 800182e:	2300      	movs	r3, #0
 8001830:	61bb      	str	r3, [r7, #24]
 8001832:	2300      	movs	r3, #0
 8001834:	627b      	str	r3, [r7, #36]	; 0x24
 8001836:	2300      	movs	r3, #0
 8001838:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800183a:	2300      	movs	r3, #0
 800183c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800183e:	4b21      	ldr	r3, [pc, #132]	; (80018c4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	f003 030c 	and.w	r3, r3, #12
 800184a:	2b04      	cmp	r3, #4
 800184c:	d002      	beq.n	8001854 <HAL_RCC_GetSysClockFreq+0x40>
 800184e:	2b08      	cmp	r3, #8
 8001850:	d003      	beq.n	800185a <HAL_RCC_GetSysClockFreq+0x46>
 8001852:	e02b      	b.n	80018ac <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001854:	4b1c      	ldr	r3, [pc, #112]	; (80018c8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001856:	623b      	str	r3, [r7, #32]
      break;
 8001858:	e02b      	b.n	80018b2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	0c9b      	lsrs	r3, r3, #18
 800185e:	f003 030f 	and.w	r3, r3, #15
 8001862:	3328      	adds	r3, #40	; 0x28
 8001864:	443b      	add	r3, r7
 8001866:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800186a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d012      	beq.n	800189c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001876:	4b13      	ldr	r3, [pc, #76]	; (80018c4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	0c5b      	lsrs	r3, r3, #17
 800187c:	f003 0301 	and.w	r3, r3, #1
 8001880:	3328      	adds	r3, #40	; 0x28
 8001882:	443b      	add	r3, r7
 8001884:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001888:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	4a0e      	ldr	r2, [pc, #56]	; (80018c8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800188e:	fb03 f202 	mul.w	r2, r3, r2
 8001892:	69bb      	ldr	r3, [r7, #24]
 8001894:	fbb2 f3f3 	udiv	r3, r2, r3
 8001898:	627b      	str	r3, [r7, #36]	; 0x24
 800189a:	e004      	b.n	80018a6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	4a0b      	ldr	r2, [pc, #44]	; (80018cc <HAL_RCC_GetSysClockFreq+0xb8>)
 80018a0:	fb02 f303 	mul.w	r3, r2, r3
 80018a4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80018a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a8:	623b      	str	r3, [r7, #32]
      break;
 80018aa:	e002      	b.n	80018b2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80018ac:	4b06      	ldr	r3, [pc, #24]	; (80018c8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80018ae:	623b      	str	r3, [r7, #32]
      break;
 80018b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018b2:	6a3b      	ldr	r3, [r7, #32]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3728      	adds	r7, #40	; 0x28
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bc90      	pop	{r4, r7}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	08004b0c 	.word	0x08004b0c
 80018c4:	40021000 	.word	0x40021000
 80018c8:	007a1200 	.word	0x007a1200
 80018cc:	003d0900 	.word	0x003d0900

080018d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018d4:	4b02      	ldr	r3, [pc, #8]	; (80018e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80018d6:	681b      	ldr	r3, [r3, #0]
}
 80018d8:	4618      	mov	r0, r3
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr
 80018e0:	20000000 	.word	0x20000000

080018e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80018e8:	f7ff fff2 	bl	80018d0 <HAL_RCC_GetHCLKFreq>
 80018ec:	4602      	mov	r2, r0
 80018ee:	4b05      	ldr	r3, [pc, #20]	; (8001904 <HAL_RCC_GetPCLK1Freq+0x20>)
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	0a1b      	lsrs	r3, r3, #8
 80018f4:	f003 0307 	and.w	r3, r3, #7
 80018f8:	4903      	ldr	r1, [pc, #12]	; (8001908 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018fa:	5ccb      	ldrb	r3, [r1, r3]
 80018fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001900:	4618      	mov	r0, r3
 8001902:	bd80      	pop	{r7, pc}
 8001904:	40021000 	.word	0x40021000
 8001908:	08004b2c 	.word	0x08004b2c

0800190c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001910:	f7ff ffde 	bl	80018d0 <HAL_RCC_GetHCLKFreq>
 8001914:	4602      	mov	r2, r0
 8001916:	4b05      	ldr	r3, [pc, #20]	; (800192c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	0adb      	lsrs	r3, r3, #11
 800191c:	f003 0307 	and.w	r3, r3, #7
 8001920:	4903      	ldr	r1, [pc, #12]	; (8001930 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001922:	5ccb      	ldrb	r3, [r1, r3]
 8001924:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001928:	4618      	mov	r0, r3
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40021000 	.word	0x40021000
 8001930:	08004b2c 	.word	0x08004b2c

08001934 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001934:	b480      	push	{r7}
 8001936:	b085      	sub	sp, #20
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800193c:	4b0a      	ldr	r3, [pc, #40]	; (8001968 <RCC_Delay+0x34>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a0a      	ldr	r2, [pc, #40]	; (800196c <RCC_Delay+0x38>)
 8001942:	fba2 2303 	umull	r2, r3, r2, r3
 8001946:	0a5b      	lsrs	r3, r3, #9
 8001948:	687a      	ldr	r2, [r7, #4]
 800194a:	fb02 f303 	mul.w	r3, r2, r3
 800194e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001950:	bf00      	nop
  }
  while (Delay --);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	1e5a      	subs	r2, r3, #1
 8001956:	60fa      	str	r2, [r7, #12]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d1f9      	bne.n	8001950 <RCC_Delay+0x1c>
}
 800195c:	bf00      	nop
 800195e:	bf00      	nop
 8001960:	3714      	adds	r7, #20
 8001962:	46bd      	mov	sp, r7
 8001964:	bc80      	pop	{r7}
 8001966:	4770      	bx	lr
 8001968:	20000000 	.word	0x20000000
 800196c:	10624dd3 	.word	0x10624dd3

08001970 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d101      	bne.n	8001982 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e03f      	b.n	8001a02 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001988:	b2db      	uxtb	r3, r3
 800198a:	2b00      	cmp	r3, #0
 800198c:	d106      	bne.n	800199c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2200      	movs	r2, #0
 8001992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f000 f837 	bl	8001a0a <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2224      	movs	r2, #36	; 0x24
 80019a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	68da      	ldr	r2, [r3, #12]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80019b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f000 f90d 	bl	8001bd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	691a      	ldr	r2, [r3, #16]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80019c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	695a      	ldr	r2, [r3, #20]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80019d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68da      	ldr	r2, [r3, #12]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80019e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2220      	movs	r2, #32
 80019f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2220      	movs	r2, #32
 80019fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b083      	sub	sp, #12
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 8001a12:	bf00      	nop
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr

08001a1c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	; 0x28
 8001a20:	af02      	add	r7, sp, #8
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	603b      	str	r3, [r7, #0]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	2b20      	cmp	r3, #32
 8001a3a:	d17c      	bne.n	8001b36 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d002      	beq.n	8001a48 <HAL_UART_Transmit+0x2c>
 8001a42:	88fb      	ldrh	r3, [r7, #6]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d101      	bne.n	8001a4c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e075      	b.n	8001b38 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d101      	bne.n	8001a5a <HAL_UART_Transmit+0x3e>
 8001a56:	2302      	movs	r3, #2
 8001a58:	e06e      	b.n	8001b38 <HAL_UART_Transmit+0x11c>
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2200      	movs	r2, #0
 8001a66:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2221      	movs	r2, #33	; 0x21
 8001a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001a70:	f7ff f8ce 	bl	8000c10 <HAL_GetTick>
 8001a74:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	88fa      	ldrh	r2, [r7, #6]
 8001a7a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	88fa      	ldrh	r2, [r7, #6]
 8001a80:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a8a:	d108      	bne.n	8001a9e <HAL_UART_Transmit+0x82>
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	691b      	ldr	r3, [r3, #16]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d104      	bne.n	8001a9e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	61bb      	str	r3, [r7, #24]
 8001a9c:	e003      	b.n	8001aa6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001aae:	e02a      	b.n	8001b06 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	9300      	str	r3, [sp, #0]
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2180      	movs	r1, #128	; 0x80
 8001aba:	68f8      	ldr	r0, [r7, #12]
 8001abc:	f000 f840 	bl	8001b40 <UART_WaitOnFlagUntilTimeout>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e036      	b.n	8001b38 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d10b      	bne.n	8001ae8 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	881b      	ldrh	r3, [r3, #0]
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ade:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	3302      	adds	r3, #2
 8001ae4:	61bb      	str	r3, [r7, #24]
 8001ae6:	e007      	b.n	8001af8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	781a      	ldrb	r2, [r3, #0]
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	3301      	adds	r3, #1
 8001af6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	3b01      	subs	r3, #1
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001b0a:	b29b      	uxth	r3, r3
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d1cf      	bne.n	8001ab0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	9300      	str	r3, [sp, #0]
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	2200      	movs	r2, #0
 8001b18:	2140      	movs	r1, #64	; 0x40
 8001b1a:	68f8      	ldr	r0, [r7, #12]
 8001b1c:	f000 f810 	bl	8001b40 <UART_WaitOnFlagUntilTimeout>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e006      	b.n	8001b38 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2220      	movs	r2, #32
 8001b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001b32:	2300      	movs	r3, #0
 8001b34:	e000      	b.n	8001b38 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001b36:	2302      	movs	r3, #2
  }
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3720      	adds	r7, #32
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	603b      	str	r3, [r7, #0]
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b50:	e02c      	b.n	8001bac <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b58:	d028      	beq.n	8001bac <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001b5a:	69bb      	ldr	r3, [r7, #24]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d007      	beq.n	8001b70 <UART_WaitOnFlagUntilTimeout+0x30>
 8001b60:	f7ff f856 	bl	8000c10 <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d21d      	bcs.n	8001bac <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	68da      	ldr	r2, [r3, #12]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001b7e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	695a      	ldr	r2, [r3, #20]
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f022 0201 	bic.w	r2, r2, #1
 8001b8e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2220      	movs	r2, #32
 8001b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2220      	movs	r2, #32
 8001b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	e00f      	b.n	8001bcc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	68ba      	ldr	r2, [r7, #8]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	bf0c      	ite	eq
 8001bbc:	2301      	moveq	r3, #1
 8001bbe:	2300      	movne	r3, #0
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d0c3      	beq.n	8001b52 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001bca:	2300      	movs	r3, #0
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3710      	adds	r7, #16
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	691b      	ldr	r3, [r3, #16]
 8001be2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	68da      	ldr	r2, [r3, #12]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	430a      	orrs	r2, r1
 8001bf0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	689a      	ldr	r2, [r3, #8]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	691b      	ldr	r3, [r3, #16]
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	695b      	ldr	r3, [r3, #20]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001c0e:	f023 030c 	bic.w	r3, r3, #12
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	6812      	ldr	r2, [r2, #0]
 8001c16:	68b9      	ldr	r1, [r7, #8]
 8001c18:	430b      	orrs	r3, r1
 8001c1a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	695b      	ldr	r3, [r3, #20]
 8001c22:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	699a      	ldr	r2, [r3, #24]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	430a      	orrs	r2, r1
 8001c30:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a2c      	ldr	r2, [pc, #176]	; (8001ce8 <UART_SetConfig+0x114>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d103      	bne.n	8001c44 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001c3c:	f7ff fe66 	bl	800190c <HAL_RCC_GetPCLK2Freq>
 8001c40:	60f8      	str	r0, [r7, #12]
 8001c42:	e002      	b.n	8001c4a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001c44:	f7ff fe4e 	bl	80018e4 <HAL_RCC_GetPCLK1Freq>
 8001c48:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001c4a:	68fa      	ldr	r2, [r7, #12]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	4413      	add	r3, r2
 8001c52:	009a      	lsls	r2, r3, #2
 8001c54:	441a      	add	r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c60:	4a22      	ldr	r2, [pc, #136]	; (8001cec <UART_SetConfig+0x118>)
 8001c62:	fba2 2303 	umull	r2, r3, r2, r3
 8001c66:	095b      	lsrs	r3, r3, #5
 8001c68:	0119      	lsls	r1, r3, #4
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	4413      	add	r3, r2
 8001c72:	009a      	lsls	r2, r3, #2
 8001c74:	441a      	add	r2, r3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c80:	4b1a      	ldr	r3, [pc, #104]	; (8001cec <UART_SetConfig+0x118>)
 8001c82:	fba3 0302 	umull	r0, r3, r3, r2
 8001c86:	095b      	lsrs	r3, r3, #5
 8001c88:	2064      	movs	r0, #100	; 0x64
 8001c8a:	fb00 f303 	mul.w	r3, r0, r3
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	011b      	lsls	r3, r3, #4
 8001c92:	3332      	adds	r3, #50	; 0x32
 8001c94:	4a15      	ldr	r2, [pc, #84]	; (8001cec <UART_SetConfig+0x118>)
 8001c96:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9a:	095b      	lsrs	r3, r3, #5
 8001c9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ca0:	4419      	add	r1, r3
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	4413      	add	r3, r2
 8001caa:	009a      	lsls	r2, r3, #2
 8001cac:	441a      	add	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cb8:	4b0c      	ldr	r3, [pc, #48]	; (8001cec <UART_SetConfig+0x118>)
 8001cba:	fba3 0302 	umull	r0, r3, r3, r2
 8001cbe:	095b      	lsrs	r3, r3, #5
 8001cc0:	2064      	movs	r0, #100	; 0x64
 8001cc2:	fb00 f303 	mul.w	r3, r0, r3
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	011b      	lsls	r3, r3, #4
 8001cca:	3332      	adds	r3, #50	; 0x32
 8001ccc:	4a07      	ldr	r2, [pc, #28]	; (8001cec <UART_SetConfig+0x118>)
 8001cce:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd2:	095b      	lsrs	r3, r3, #5
 8001cd4:	f003 020f 	and.w	r2, r3, #15
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	440a      	add	r2, r1
 8001cde:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001ce0:	bf00      	nop
 8001ce2:	3710      	adds	r7, #16
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40013800 	.word	0x40013800
 8001cec:	51eb851f 	.word	0x51eb851f

08001cf0 <rcc_system_clock_config>:

/*
 * @brief rcc system clock configuration
 */
bool rcc_system_clock_config(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b090      	sub	sp, #64	; 0x40
 8001cf4:	af00      	add	r7, sp, #0

    // apb1 prescaler = 2 => 36MHz
    // apb2 prescaler = 1 => 72MHz
    // adc prescaler = 6 => 12MHz

    RCC_OscInitTypeDef osc_init_struct = {0};
 8001cf6:	f107 0318 	add.w	r3, r7, #24
 8001cfa:	2228      	movs	r2, #40	; 0x28
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f000 f8f2 	bl	8001ee8 <memset>
    RCC_ClkInitTypeDef clk_init_struct = {0};
 8001d04:	1d3b      	adds	r3, r7, #4
 8001d06:	2200      	movs	r2, #0
 8001d08:	601a      	str	r2, [r3, #0]
 8001d0a:	605a      	str	r2, [r3, #4]
 8001d0c:	609a      	str	r2, [r3, #8]
 8001d0e:	60da      	str	r2, [r3, #12]
 8001d10:	611a      	str	r2, [r3, #16]

    // oscillator initialization
    osc_init_struct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d12:	2301      	movs	r3, #1
 8001d14:	61bb      	str	r3, [r7, #24]
    osc_init_struct.HSEState = RCC_HSE_ON;
 8001d16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d1a:	61fb      	str	r3, [r7, #28]
    osc_init_struct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	623b      	str	r3, [r7, #32]
    osc_init_struct.PLL.PLLState = RCC_PLL_ON;
 8001d20:	2302      	movs	r3, #2
 8001d22:	637b      	str	r3, [r7, #52]	; 0x34
    osc_init_struct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d28:	63bb      	str	r3, [r7, #56]	; 0x38
    osc_init_struct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001d2a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001d2e:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCC_OscConfig(&osc_init_struct) != HAL_OK)
 8001d30:	f107 0318 	add.w	r3, r7, #24
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff fa01 	bl	800113c <HAL_RCC_OscConfig>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <rcc_system_clock_config+0x54>
    {
      return false;
 8001d40:	2300      	movs	r3, #0
 8001d42:	e015      	b.n	8001d70 <rcc_system_clock_config+0x80>
    }

    // clock initialization
    clk_init_struct.ClockType = RCC_CLOCKTYPE_SYSCLK |
 8001d44:	230f      	movs	r3, #15
 8001d46:	607b      	str	r3, [r7, #4]
                                RCC_CLOCKTYPE_HCLK   |
                                RCC_CLOCKTYPE_PCLK1  |
                                RCC_CLOCKTYPE_PCLK2;
    clk_init_struct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	60bb      	str	r3, [r7, #8]
    clk_init_struct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	60fb      	str	r3, [r7, #12]
    clk_init_struct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d54:	613b      	str	r3, [r7, #16]
    clk_init_struct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d56:	2300      	movs	r3, #0
 8001d58:	617b      	str	r3, [r7, #20]
    // 00 - 24MHz => 0
    // 24 - 48MHz => 1
    // 48 - 72MHz => 2
    if (HAL_RCC_ClockConfig(&clk_init_struct, FLASH_LATENCY_2) != HAL_OK)
 8001d5a:	1d3b      	adds	r3, r7, #4
 8001d5c:	2102      	movs	r1, #2
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff fc6e 	bl	8001640 <HAL_RCC_ClockConfig>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <rcc_system_clock_config+0x7e>
    {
      return false;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	e000      	b.n	8001d70 <rcc_system_clock_config+0x80>
    }

    return true;
 8001d6e:	2301      	movs	r3, #1




}
 8001d70:	4618      	mov	r0, r3
 8001d72:	3740      	adds	r7, #64	; 0x40
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <uart_uart1_gpio_config>:

/*
 * @brief UART1 GPIO configuration
 */
void uart_uart1_gpio_config(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b086      	sub	sp, #24
 8001d7c:	af00      	add	r7, sp, #0
  // pa9  -> tx
  // pa10 -> rx
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7e:	4b15      	ldr	r3, [pc, #84]	; (8001dd4 <uart_uart1_gpio_config+0x5c>)
 8001d80:	699b      	ldr	r3, [r3, #24]
 8001d82:	4a14      	ldr	r2, [pc, #80]	; (8001dd4 <uart_uart1_gpio_config+0x5c>)
 8001d84:	f043 0304 	orr.w	r3, r3, #4
 8001d88:	6193      	str	r3, [r2, #24]
 8001d8a:	4b12      	ldr	r3, [pc, #72]	; (8001dd4 <uart_uart1_gpio_config+0x5c>)
 8001d8c:	699b      	ldr	r3, [r3, #24]
 8001d8e:	f003 0304 	and.w	r3, r3, #4
 8001d92:	607b      	str	r3, [r7, #4]
 8001d94:	687b      	ldr	r3, [r7, #4]
  // pa9 -> tx
  GPIO_InitTypeDef gpio_init_struct;
  gpio_init_struct.Pin = GPIO_PIN_9;
 8001d96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d9a:	60bb      	str	r3, [r7, #8]
  gpio_init_struct.Mode = GPIO_MODE_AF_PP;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	60fb      	str	r3, [r7, #12]
  gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001da0:	2303      	movs	r3, #3
 8001da2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &gpio_init_struct);
 8001da4:	f107 0308 	add.w	r3, r7, #8
 8001da8:	4619      	mov	r1, r3
 8001daa:	480b      	ldr	r0, [pc, #44]	; (8001dd8 <uart_uart1_gpio_config+0x60>)
 8001dac:	f7ff f842 	bl	8000e34 <HAL_GPIO_Init>

  // pa10 -> rx
  gpio_init_struct.Pin = GPIO_PIN_10;
 8001db0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001db4:	60bb      	str	r3, [r7, #8]
  gpio_init_struct.Mode = GPIO_MODE_INPUT;
 8001db6:	2300      	movs	r3, #0
 8001db8:	60fb      	str	r3, [r7, #12]
  gpio_init_struct.Pull = GPIO_NOPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &gpio_init_struct);
 8001dbe:	f107 0308 	add.w	r3, r7, #8
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4804      	ldr	r0, [pc, #16]	; (8001dd8 <uart_uart1_gpio_config+0x60>)
 8001dc6:	f7ff f835 	bl	8000e34 <HAL_GPIO_Init>
}
 8001dca:	bf00      	nop
 8001dcc:	3718      	adds	r7, #24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	40010800 	.word	0x40010800

08001ddc <uart_uart1_config>:

/*
 * @brief UART1 Peripheral configuration
 */
bool uart_uart1_config(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
  __HAL_RCC_USART1_CLK_ENABLE();
 8001de2:	4b19      	ldr	r3, [pc, #100]	; (8001e48 <uart_uart1_config+0x6c>)
 8001de4:	699b      	ldr	r3, [r3, #24]
 8001de6:	4a18      	ldr	r2, [pc, #96]	; (8001e48 <uart_uart1_config+0x6c>)
 8001de8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dec:	6193      	str	r3, [r2, #24]
 8001dee:	4b16      	ldr	r3, [pc, #88]	; (8001e48 <uart_uart1_config+0x6c>)
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001df6:	607b      	str	r3, [r7, #4]
 8001df8:	687b      	ldr	r3, [r7, #4]

  huart1.Instance = USART1;
 8001dfa:	4b14      	ldr	r3, [pc, #80]	; (8001e4c <uart_uart1_config+0x70>)
 8001dfc:	4a14      	ldr	r2, [pc, #80]	; (8001e50 <uart_uart1_config+0x74>)
 8001dfe:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e00:	4b12      	ldr	r3, [pc, #72]	; (8001e4c <uart_uart1_config+0x70>)
 8001e02:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e06:	605a      	str	r2, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e08:	4b10      	ldr	r3, [pc, #64]	; (8001e4c <uart_uart1_config+0x70>)
 8001e0a:	220c      	movs	r2, #12
 8001e0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e0e:	4b0f      	ldr	r3, [pc, #60]	; (8001e4c <uart_uart1_config+0x70>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e14:	4b0d      	ldr	r3, [pc, #52]	; (8001e4c <uart_uart1_config+0x70>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	61da      	str	r2, [r3, #28]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e1a:	4b0c      	ldr	r3, [pc, #48]	; (8001e4c <uart_uart1_config+0x70>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	611a      	str	r2, [r3, #16]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e20:	4b0a      	ldr	r3, [pc, #40]	; (8001e4c <uart_uart1_config+0x70>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	60da      	str	r2, [r3, #12]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e26:	4b09      	ldr	r3, [pc, #36]	; (8001e4c <uart_uart1_config+0x70>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	609a      	str	r2, [r3, #8]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e2c:	4807      	ldr	r0, [pc, #28]	; (8001e4c <uart_uart1_config+0x70>)
 8001e2e:	f7ff fd9f 	bl	8001970 <HAL_UART_Init>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <uart_uart1_config+0x60>
  {
    return false;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	e000      	b.n	8001e3e <uart_uart1_config+0x62>
  }
  return true;
 8001e3c:	2301      	movs	r3, #1
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	200001fc 	.word	0x200001fc
 8001e50:	40013800 	.word	0x40013800

08001e54 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e54:	480c      	ldr	r0, [pc, #48]	; (8001e88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e56:	490d      	ldr	r1, [pc, #52]	; (8001e8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e58:	4a0d      	ldr	r2, [pc, #52]	; (8001e90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e5c:	e002      	b.n	8001e64 <LoopCopyDataInit>

08001e5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e62:	3304      	adds	r3, #4

08001e64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e68:	d3f9      	bcc.n	8001e5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e6a:	4a0a      	ldr	r2, [pc, #40]	; (8001e94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e6c:	4c0a      	ldr	r4, [pc, #40]	; (8001e98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e70:	e001      	b.n	8001e76 <LoopFillZerobss>

08001e72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e74:	3204      	adds	r2, #4

08001e76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e78:	d3fb      	bcc.n	8001e72 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e7a:	f7fe fe65 	bl	8000b48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e7e:	f000 f80f 	bl	8001ea0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e82:	f7fe fe01 	bl	8000a88 <main>
  bx lr
 8001e86:	4770      	bx	lr
  ldr r0, =_sdata
 8001e88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e8c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001e90:	08004f14 	.word	0x08004f14
  ldr r2, =_sbss
 8001e94:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001e98:	20000254 	.word	0x20000254

08001e9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e9c:	e7fe      	b.n	8001e9c <ADC1_2_IRQHandler>
	...

08001ea0 <__libc_init_array>:
 8001ea0:	b570      	push	{r4, r5, r6, lr}
 8001ea2:	2600      	movs	r6, #0
 8001ea4:	4d0c      	ldr	r5, [pc, #48]	; (8001ed8 <__libc_init_array+0x38>)
 8001ea6:	4c0d      	ldr	r4, [pc, #52]	; (8001edc <__libc_init_array+0x3c>)
 8001ea8:	1b64      	subs	r4, r4, r5
 8001eaa:	10a4      	asrs	r4, r4, #2
 8001eac:	42a6      	cmp	r6, r4
 8001eae:	d109      	bne.n	8001ec4 <__libc_init_array+0x24>
 8001eb0:	f002 fe04 	bl	8004abc <_init>
 8001eb4:	2600      	movs	r6, #0
 8001eb6:	4d0a      	ldr	r5, [pc, #40]	; (8001ee0 <__libc_init_array+0x40>)
 8001eb8:	4c0a      	ldr	r4, [pc, #40]	; (8001ee4 <__libc_init_array+0x44>)
 8001eba:	1b64      	subs	r4, r4, r5
 8001ebc:	10a4      	asrs	r4, r4, #2
 8001ebe:	42a6      	cmp	r6, r4
 8001ec0:	d105      	bne.n	8001ece <__libc_init_array+0x2e>
 8001ec2:	bd70      	pop	{r4, r5, r6, pc}
 8001ec4:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ec8:	4798      	blx	r3
 8001eca:	3601      	adds	r6, #1
 8001ecc:	e7ee      	b.n	8001eac <__libc_init_array+0xc>
 8001ece:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ed2:	4798      	blx	r3
 8001ed4:	3601      	adds	r6, #1
 8001ed6:	e7f2      	b.n	8001ebe <__libc_init_array+0x1e>
 8001ed8:	08004f0c 	.word	0x08004f0c
 8001edc:	08004f0c 	.word	0x08004f0c
 8001ee0:	08004f0c 	.word	0x08004f0c
 8001ee4:	08004f10 	.word	0x08004f10

08001ee8 <memset>:
 8001ee8:	4603      	mov	r3, r0
 8001eea:	4402      	add	r2, r0
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d100      	bne.n	8001ef2 <memset+0xa>
 8001ef0:	4770      	bx	lr
 8001ef2:	f803 1b01 	strb.w	r1, [r3], #1
 8001ef6:	e7f9      	b.n	8001eec <memset+0x4>

08001ef8 <__cvt>:
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001efe:	461f      	mov	r7, r3
 8001f00:	bfbb      	ittet	lt
 8001f02:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8001f06:	461f      	movlt	r7, r3
 8001f08:	2300      	movge	r3, #0
 8001f0a:	232d      	movlt	r3, #45	; 0x2d
 8001f0c:	b088      	sub	sp, #32
 8001f0e:	4614      	mov	r4, r2
 8001f10:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8001f12:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8001f14:	7013      	strb	r3, [r2, #0]
 8001f16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8001f18:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8001f1c:	f023 0820 	bic.w	r8, r3, #32
 8001f20:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8001f24:	d005      	beq.n	8001f32 <__cvt+0x3a>
 8001f26:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8001f2a:	d100      	bne.n	8001f2e <__cvt+0x36>
 8001f2c:	3501      	adds	r5, #1
 8001f2e:	2302      	movs	r3, #2
 8001f30:	e000      	b.n	8001f34 <__cvt+0x3c>
 8001f32:	2303      	movs	r3, #3
 8001f34:	aa07      	add	r2, sp, #28
 8001f36:	9204      	str	r2, [sp, #16]
 8001f38:	aa06      	add	r2, sp, #24
 8001f3a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8001f3e:	e9cd 3500 	strd	r3, r5, [sp]
 8001f42:	4622      	mov	r2, r4
 8001f44:	463b      	mov	r3, r7
 8001f46:	f000 fe13 	bl	8002b70 <_dtoa_r>
 8001f4a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8001f4e:	4606      	mov	r6, r0
 8001f50:	d102      	bne.n	8001f58 <__cvt+0x60>
 8001f52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001f54:	07db      	lsls	r3, r3, #31
 8001f56:	d522      	bpl.n	8001f9e <__cvt+0xa6>
 8001f58:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8001f5c:	eb06 0905 	add.w	r9, r6, r5
 8001f60:	d110      	bne.n	8001f84 <__cvt+0x8c>
 8001f62:	7833      	ldrb	r3, [r6, #0]
 8001f64:	2b30      	cmp	r3, #48	; 0x30
 8001f66:	d10a      	bne.n	8001f7e <__cvt+0x86>
 8001f68:	2200      	movs	r2, #0
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	4620      	mov	r0, r4
 8001f6e:	4639      	mov	r1, r7
 8001f70:	f7fe fd1a 	bl	80009a8 <__aeabi_dcmpeq>
 8001f74:	b918      	cbnz	r0, 8001f7e <__cvt+0x86>
 8001f76:	f1c5 0501 	rsb	r5, r5, #1
 8001f7a:	f8ca 5000 	str.w	r5, [sl]
 8001f7e:	f8da 3000 	ldr.w	r3, [sl]
 8001f82:	4499      	add	r9, r3
 8001f84:	2200      	movs	r2, #0
 8001f86:	2300      	movs	r3, #0
 8001f88:	4620      	mov	r0, r4
 8001f8a:	4639      	mov	r1, r7
 8001f8c:	f7fe fd0c 	bl	80009a8 <__aeabi_dcmpeq>
 8001f90:	b108      	cbz	r0, 8001f96 <__cvt+0x9e>
 8001f92:	f8cd 901c 	str.w	r9, [sp, #28]
 8001f96:	2230      	movs	r2, #48	; 0x30
 8001f98:	9b07      	ldr	r3, [sp, #28]
 8001f9a:	454b      	cmp	r3, r9
 8001f9c:	d307      	bcc.n	8001fae <__cvt+0xb6>
 8001f9e:	4630      	mov	r0, r6
 8001fa0:	9b07      	ldr	r3, [sp, #28]
 8001fa2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001fa4:	1b9b      	subs	r3, r3, r6
 8001fa6:	6013      	str	r3, [r2, #0]
 8001fa8:	b008      	add	sp, #32
 8001faa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001fae:	1c59      	adds	r1, r3, #1
 8001fb0:	9107      	str	r1, [sp, #28]
 8001fb2:	701a      	strb	r2, [r3, #0]
 8001fb4:	e7f0      	b.n	8001f98 <__cvt+0xa0>

08001fb6 <__exponent>:
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001fba:	2900      	cmp	r1, #0
 8001fbc:	f803 2b02 	strb.w	r2, [r3], #2
 8001fc0:	bfb6      	itet	lt
 8001fc2:	222d      	movlt	r2, #45	; 0x2d
 8001fc4:	222b      	movge	r2, #43	; 0x2b
 8001fc6:	4249      	neglt	r1, r1
 8001fc8:	2909      	cmp	r1, #9
 8001fca:	7042      	strb	r2, [r0, #1]
 8001fcc:	dd2b      	ble.n	8002026 <__exponent+0x70>
 8001fce:	f10d 0407 	add.w	r4, sp, #7
 8001fd2:	46a4      	mov	ip, r4
 8001fd4:	270a      	movs	r7, #10
 8001fd6:	fb91 f6f7 	sdiv	r6, r1, r7
 8001fda:	460a      	mov	r2, r1
 8001fdc:	46a6      	mov	lr, r4
 8001fde:	fb07 1516 	mls	r5, r7, r6, r1
 8001fe2:	2a63      	cmp	r2, #99	; 0x63
 8001fe4:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8001fe8:	4631      	mov	r1, r6
 8001fea:	f104 34ff 	add.w	r4, r4, #4294967295
 8001fee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8001ff2:	dcf0      	bgt.n	8001fd6 <__exponent+0x20>
 8001ff4:	3130      	adds	r1, #48	; 0x30
 8001ff6:	f1ae 0502 	sub.w	r5, lr, #2
 8001ffa:	f804 1c01 	strb.w	r1, [r4, #-1]
 8001ffe:	4629      	mov	r1, r5
 8002000:	1c44      	adds	r4, r0, #1
 8002002:	4561      	cmp	r1, ip
 8002004:	d30a      	bcc.n	800201c <__exponent+0x66>
 8002006:	f10d 0209 	add.w	r2, sp, #9
 800200a:	eba2 020e 	sub.w	r2, r2, lr
 800200e:	4565      	cmp	r5, ip
 8002010:	bf88      	it	hi
 8002012:	2200      	movhi	r2, #0
 8002014:	4413      	add	r3, r2
 8002016:	1a18      	subs	r0, r3, r0
 8002018:	b003      	add	sp, #12
 800201a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800201c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002020:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002024:	e7ed      	b.n	8002002 <__exponent+0x4c>
 8002026:	2330      	movs	r3, #48	; 0x30
 8002028:	3130      	adds	r1, #48	; 0x30
 800202a:	7083      	strb	r3, [r0, #2]
 800202c:	70c1      	strb	r1, [r0, #3]
 800202e:	1d03      	adds	r3, r0, #4
 8002030:	e7f1      	b.n	8002016 <__exponent+0x60>
	...

08002034 <_printf_float>:
 8002034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002038:	b091      	sub	sp, #68	; 0x44
 800203a:	460c      	mov	r4, r1
 800203c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8002040:	4616      	mov	r6, r2
 8002042:	461f      	mov	r7, r3
 8002044:	4605      	mov	r5, r0
 8002046:	f001 fd35 	bl	8003ab4 <_localeconv_r>
 800204a:	6803      	ldr	r3, [r0, #0]
 800204c:	4618      	mov	r0, r3
 800204e:	9309      	str	r3, [sp, #36]	; 0x24
 8002050:	f7fe f87e 	bl	8000150 <strlen>
 8002054:	2300      	movs	r3, #0
 8002056:	930e      	str	r3, [sp, #56]	; 0x38
 8002058:	f8d8 3000 	ldr.w	r3, [r8]
 800205c:	900a      	str	r0, [sp, #40]	; 0x28
 800205e:	3307      	adds	r3, #7
 8002060:	f023 0307 	bic.w	r3, r3, #7
 8002064:	f103 0208 	add.w	r2, r3, #8
 8002068:	f894 9018 	ldrb.w	r9, [r4, #24]
 800206c:	f8d4 b000 	ldr.w	fp, [r4]
 8002070:	f8c8 2000 	str.w	r2, [r8]
 8002074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002078:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800207c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8002080:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8002084:	930b      	str	r3, [sp, #44]	; 0x2c
 8002086:	f04f 32ff 	mov.w	r2, #4294967295
 800208a:	4640      	mov	r0, r8
 800208c:	4b9c      	ldr	r3, [pc, #624]	; (8002300 <_printf_float+0x2cc>)
 800208e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002090:	f7fe fcbc 	bl	8000a0c <__aeabi_dcmpun>
 8002094:	bb70      	cbnz	r0, 80020f4 <_printf_float+0xc0>
 8002096:	f04f 32ff 	mov.w	r2, #4294967295
 800209a:	4640      	mov	r0, r8
 800209c:	4b98      	ldr	r3, [pc, #608]	; (8002300 <_printf_float+0x2cc>)
 800209e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80020a0:	f7fe fc96 	bl	80009d0 <__aeabi_dcmple>
 80020a4:	bb30      	cbnz	r0, 80020f4 <_printf_float+0xc0>
 80020a6:	2200      	movs	r2, #0
 80020a8:	2300      	movs	r3, #0
 80020aa:	4640      	mov	r0, r8
 80020ac:	4651      	mov	r1, sl
 80020ae:	f7fe fc85 	bl	80009bc <__aeabi_dcmplt>
 80020b2:	b110      	cbz	r0, 80020ba <_printf_float+0x86>
 80020b4:	232d      	movs	r3, #45	; 0x2d
 80020b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80020ba:	4b92      	ldr	r3, [pc, #584]	; (8002304 <_printf_float+0x2d0>)
 80020bc:	4892      	ldr	r0, [pc, #584]	; (8002308 <_printf_float+0x2d4>)
 80020be:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80020c2:	bf94      	ite	ls
 80020c4:	4698      	movls	r8, r3
 80020c6:	4680      	movhi	r8, r0
 80020c8:	2303      	movs	r3, #3
 80020ca:	f04f 0a00 	mov.w	sl, #0
 80020ce:	6123      	str	r3, [r4, #16]
 80020d0:	f02b 0304 	bic.w	r3, fp, #4
 80020d4:	6023      	str	r3, [r4, #0]
 80020d6:	4633      	mov	r3, r6
 80020d8:	4621      	mov	r1, r4
 80020da:	4628      	mov	r0, r5
 80020dc:	9700      	str	r7, [sp, #0]
 80020de:	aa0f      	add	r2, sp, #60	; 0x3c
 80020e0:	f000 f9d4 	bl	800248c <_printf_common>
 80020e4:	3001      	adds	r0, #1
 80020e6:	f040 8090 	bne.w	800220a <_printf_float+0x1d6>
 80020ea:	f04f 30ff 	mov.w	r0, #4294967295
 80020ee:	b011      	add	sp, #68	; 0x44
 80020f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80020f4:	4642      	mov	r2, r8
 80020f6:	4653      	mov	r3, sl
 80020f8:	4640      	mov	r0, r8
 80020fa:	4651      	mov	r1, sl
 80020fc:	f7fe fc86 	bl	8000a0c <__aeabi_dcmpun>
 8002100:	b148      	cbz	r0, 8002116 <_printf_float+0xe2>
 8002102:	f1ba 0f00 	cmp.w	sl, #0
 8002106:	bfb8      	it	lt
 8002108:	232d      	movlt	r3, #45	; 0x2d
 800210a:	4880      	ldr	r0, [pc, #512]	; (800230c <_printf_float+0x2d8>)
 800210c:	bfb8      	it	lt
 800210e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002112:	4b7f      	ldr	r3, [pc, #508]	; (8002310 <_printf_float+0x2dc>)
 8002114:	e7d3      	b.n	80020be <_printf_float+0x8a>
 8002116:	6863      	ldr	r3, [r4, #4]
 8002118:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800211c:	1c5a      	adds	r2, r3, #1
 800211e:	d142      	bne.n	80021a6 <_printf_float+0x172>
 8002120:	2306      	movs	r3, #6
 8002122:	6063      	str	r3, [r4, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	9206      	str	r2, [sp, #24]
 8002128:	aa0e      	add	r2, sp, #56	; 0x38
 800212a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800212e:	aa0d      	add	r2, sp, #52	; 0x34
 8002130:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8002134:	9203      	str	r2, [sp, #12]
 8002136:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800213a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800213e:	6023      	str	r3, [r4, #0]
 8002140:	6863      	ldr	r3, [r4, #4]
 8002142:	4642      	mov	r2, r8
 8002144:	9300      	str	r3, [sp, #0]
 8002146:	4628      	mov	r0, r5
 8002148:	4653      	mov	r3, sl
 800214a:	910b      	str	r1, [sp, #44]	; 0x2c
 800214c:	f7ff fed4 	bl	8001ef8 <__cvt>
 8002150:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002152:	4680      	mov	r8, r0
 8002154:	2947      	cmp	r1, #71	; 0x47
 8002156:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002158:	d108      	bne.n	800216c <_printf_float+0x138>
 800215a:	1cc8      	adds	r0, r1, #3
 800215c:	db02      	blt.n	8002164 <_printf_float+0x130>
 800215e:	6863      	ldr	r3, [r4, #4]
 8002160:	4299      	cmp	r1, r3
 8002162:	dd40      	ble.n	80021e6 <_printf_float+0x1b2>
 8002164:	f1a9 0902 	sub.w	r9, r9, #2
 8002168:	fa5f f989 	uxtb.w	r9, r9
 800216c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002170:	d81f      	bhi.n	80021b2 <_printf_float+0x17e>
 8002172:	464a      	mov	r2, r9
 8002174:	3901      	subs	r1, #1
 8002176:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800217a:	910d      	str	r1, [sp, #52]	; 0x34
 800217c:	f7ff ff1b 	bl	8001fb6 <__exponent>
 8002180:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002182:	4682      	mov	sl, r0
 8002184:	1813      	adds	r3, r2, r0
 8002186:	2a01      	cmp	r2, #1
 8002188:	6123      	str	r3, [r4, #16]
 800218a:	dc02      	bgt.n	8002192 <_printf_float+0x15e>
 800218c:	6822      	ldr	r2, [r4, #0]
 800218e:	07d2      	lsls	r2, r2, #31
 8002190:	d501      	bpl.n	8002196 <_printf_float+0x162>
 8002192:	3301      	adds	r3, #1
 8002194:	6123      	str	r3, [r4, #16]
 8002196:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800219a:	2b00      	cmp	r3, #0
 800219c:	d09b      	beq.n	80020d6 <_printf_float+0xa2>
 800219e:	232d      	movs	r3, #45	; 0x2d
 80021a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80021a4:	e797      	b.n	80020d6 <_printf_float+0xa2>
 80021a6:	2947      	cmp	r1, #71	; 0x47
 80021a8:	d1bc      	bne.n	8002124 <_printf_float+0xf0>
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d1ba      	bne.n	8002124 <_printf_float+0xf0>
 80021ae:	2301      	movs	r3, #1
 80021b0:	e7b7      	b.n	8002122 <_printf_float+0xee>
 80021b2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80021b6:	d118      	bne.n	80021ea <_printf_float+0x1b6>
 80021b8:	2900      	cmp	r1, #0
 80021ba:	6863      	ldr	r3, [r4, #4]
 80021bc:	dd0b      	ble.n	80021d6 <_printf_float+0x1a2>
 80021be:	6121      	str	r1, [r4, #16]
 80021c0:	b913      	cbnz	r3, 80021c8 <_printf_float+0x194>
 80021c2:	6822      	ldr	r2, [r4, #0]
 80021c4:	07d0      	lsls	r0, r2, #31
 80021c6:	d502      	bpl.n	80021ce <_printf_float+0x19a>
 80021c8:	3301      	adds	r3, #1
 80021ca:	440b      	add	r3, r1
 80021cc:	6123      	str	r3, [r4, #16]
 80021ce:	f04f 0a00 	mov.w	sl, #0
 80021d2:	65a1      	str	r1, [r4, #88]	; 0x58
 80021d4:	e7df      	b.n	8002196 <_printf_float+0x162>
 80021d6:	b913      	cbnz	r3, 80021de <_printf_float+0x1aa>
 80021d8:	6822      	ldr	r2, [r4, #0]
 80021da:	07d2      	lsls	r2, r2, #31
 80021dc:	d501      	bpl.n	80021e2 <_printf_float+0x1ae>
 80021de:	3302      	adds	r3, #2
 80021e0:	e7f4      	b.n	80021cc <_printf_float+0x198>
 80021e2:	2301      	movs	r3, #1
 80021e4:	e7f2      	b.n	80021cc <_printf_float+0x198>
 80021e6:	f04f 0967 	mov.w	r9, #103	; 0x67
 80021ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80021ec:	4299      	cmp	r1, r3
 80021ee:	db05      	blt.n	80021fc <_printf_float+0x1c8>
 80021f0:	6823      	ldr	r3, [r4, #0]
 80021f2:	6121      	str	r1, [r4, #16]
 80021f4:	07d8      	lsls	r0, r3, #31
 80021f6:	d5ea      	bpl.n	80021ce <_printf_float+0x19a>
 80021f8:	1c4b      	adds	r3, r1, #1
 80021fa:	e7e7      	b.n	80021cc <_printf_float+0x198>
 80021fc:	2900      	cmp	r1, #0
 80021fe:	bfcc      	ite	gt
 8002200:	2201      	movgt	r2, #1
 8002202:	f1c1 0202 	rsble	r2, r1, #2
 8002206:	4413      	add	r3, r2
 8002208:	e7e0      	b.n	80021cc <_printf_float+0x198>
 800220a:	6823      	ldr	r3, [r4, #0]
 800220c:	055a      	lsls	r2, r3, #21
 800220e:	d407      	bmi.n	8002220 <_printf_float+0x1ec>
 8002210:	6923      	ldr	r3, [r4, #16]
 8002212:	4642      	mov	r2, r8
 8002214:	4631      	mov	r1, r6
 8002216:	4628      	mov	r0, r5
 8002218:	47b8      	blx	r7
 800221a:	3001      	adds	r0, #1
 800221c:	d12b      	bne.n	8002276 <_printf_float+0x242>
 800221e:	e764      	b.n	80020ea <_printf_float+0xb6>
 8002220:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002224:	f240 80dd 	bls.w	80023e2 <_printf_float+0x3ae>
 8002228:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800222c:	2200      	movs	r2, #0
 800222e:	2300      	movs	r3, #0
 8002230:	f7fe fbba 	bl	80009a8 <__aeabi_dcmpeq>
 8002234:	2800      	cmp	r0, #0
 8002236:	d033      	beq.n	80022a0 <_printf_float+0x26c>
 8002238:	2301      	movs	r3, #1
 800223a:	4631      	mov	r1, r6
 800223c:	4628      	mov	r0, r5
 800223e:	4a35      	ldr	r2, [pc, #212]	; (8002314 <_printf_float+0x2e0>)
 8002240:	47b8      	blx	r7
 8002242:	3001      	adds	r0, #1
 8002244:	f43f af51 	beq.w	80020ea <_printf_float+0xb6>
 8002248:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800224c:	429a      	cmp	r2, r3
 800224e:	db02      	blt.n	8002256 <_printf_float+0x222>
 8002250:	6823      	ldr	r3, [r4, #0]
 8002252:	07d8      	lsls	r0, r3, #31
 8002254:	d50f      	bpl.n	8002276 <_printf_float+0x242>
 8002256:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800225a:	4631      	mov	r1, r6
 800225c:	4628      	mov	r0, r5
 800225e:	47b8      	blx	r7
 8002260:	3001      	adds	r0, #1
 8002262:	f43f af42 	beq.w	80020ea <_printf_float+0xb6>
 8002266:	f04f 0800 	mov.w	r8, #0
 800226a:	f104 091a 	add.w	r9, r4, #26
 800226e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002270:	3b01      	subs	r3, #1
 8002272:	4543      	cmp	r3, r8
 8002274:	dc09      	bgt.n	800228a <_printf_float+0x256>
 8002276:	6823      	ldr	r3, [r4, #0]
 8002278:	079b      	lsls	r3, r3, #30
 800227a:	f100 8102 	bmi.w	8002482 <_printf_float+0x44e>
 800227e:	68e0      	ldr	r0, [r4, #12]
 8002280:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002282:	4298      	cmp	r0, r3
 8002284:	bfb8      	it	lt
 8002286:	4618      	movlt	r0, r3
 8002288:	e731      	b.n	80020ee <_printf_float+0xba>
 800228a:	2301      	movs	r3, #1
 800228c:	464a      	mov	r2, r9
 800228e:	4631      	mov	r1, r6
 8002290:	4628      	mov	r0, r5
 8002292:	47b8      	blx	r7
 8002294:	3001      	adds	r0, #1
 8002296:	f43f af28 	beq.w	80020ea <_printf_float+0xb6>
 800229a:	f108 0801 	add.w	r8, r8, #1
 800229e:	e7e6      	b.n	800226e <_printf_float+0x23a>
 80022a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	dc38      	bgt.n	8002318 <_printf_float+0x2e4>
 80022a6:	2301      	movs	r3, #1
 80022a8:	4631      	mov	r1, r6
 80022aa:	4628      	mov	r0, r5
 80022ac:	4a19      	ldr	r2, [pc, #100]	; (8002314 <_printf_float+0x2e0>)
 80022ae:	47b8      	blx	r7
 80022b0:	3001      	adds	r0, #1
 80022b2:	f43f af1a 	beq.w	80020ea <_printf_float+0xb6>
 80022b6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80022ba:	4313      	orrs	r3, r2
 80022bc:	d102      	bne.n	80022c4 <_printf_float+0x290>
 80022be:	6823      	ldr	r3, [r4, #0]
 80022c0:	07d9      	lsls	r1, r3, #31
 80022c2:	d5d8      	bpl.n	8002276 <_printf_float+0x242>
 80022c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80022c8:	4631      	mov	r1, r6
 80022ca:	4628      	mov	r0, r5
 80022cc:	47b8      	blx	r7
 80022ce:	3001      	adds	r0, #1
 80022d0:	f43f af0b 	beq.w	80020ea <_printf_float+0xb6>
 80022d4:	f04f 0900 	mov.w	r9, #0
 80022d8:	f104 0a1a 	add.w	sl, r4, #26
 80022dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80022de:	425b      	negs	r3, r3
 80022e0:	454b      	cmp	r3, r9
 80022e2:	dc01      	bgt.n	80022e8 <_printf_float+0x2b4>
 80022e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80022e6:	e794      	b.n	8002212 <_printf_float+0x1de>
 80022e8:	2301      	movs	r3, #1
 80022ea:	4652      	mov	r2, sl
 80022ec:	4631      	mov	r1, r6
 80022ee:	4628      	mov	r0, r5
 80022f0:	47b8      	blx	r7
 80022f2:	3001      	adds	r0, #1
 80022f4:	f43f aef9 	beq.w	80020ea <_printf_float+0xb6>
 80022f8:	f109 0901 	add.w	r9, r9, #1
 80022fc:	e7ee      	b.n	80022dc <_printf_float+0x2a8>
 80022fe:	bf00      	nop
 8002300:	7fefffff 	.word	0x7fefffff
 8002304:	08004b38 	.word	0x08004b38
 8002308:	08004b3c 	.word	0x08004b3c
 800230c:	08004b44 	.word	0x08004b44
 8002310:	08004b40 	.word	0x08004b40
 8002314:	08004b48 	.word	0x08004b48
 8002318:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800231a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800231c:	429a      	cmp	r2, r3
 800231e:	bfa8      	it	ge
 8002320:	461a      	movge	r2, r3
 8002322:	2a00      	cmp	r2, #0
 8002324:	4691      	mov	r9, r2
 8002326:	dc37      	bgt.n	8002398 <_printf_float+0x364>
 8002328:	f04f 0b00 	mov.w	fp, #0
 800232c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002330:	f104 021a 	add.w	r2, r4, #26
 8002334:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8002338:	ebaa 0309 	sub.w	r3, sl, r9
 800233c:	455b      	cmp	r3, fp
 800233e:	dc33      	bgt.n	80023a8 <_printf_float+0x374>
 8002340:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002344:	429a      	cmp	r2, r3
 8002346:	db3b      	blt.n	80023c0 <_printf_float+0x38c>
 8002348:	6823      	ldr	r3, [r4, #0]
 800234a:	07da      	lsls	r2, r3, #31
 800234c:	d438      	bmi.n	80023c0 <_printf_float+0x38c>
 800234e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002350:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002352:	eba3 020a 	sub.w	r2, r3, sl
 8002356:	eba3 0901 	sub.w	r9, r3, r1
 800235a:	4591      	cmp	r9, r2
 800235c:	bfa8      	it	ge
 800235e:	4691      	movge	r9, r2
 8002360:	f1b9 0f00 	cmp.w	r9, #0
 8002364:	dc34      	bgt.n	80023d0 <_printf_float+0x39c>
 8002366:	f04f 0800 	mov.w	r8, #0
 800236a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800236e:	f104 0a1a 	add.w	sl, r4, #26
 8002372:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002376:	1a9b      	subs	r3, r3, r2
 8002378:	eba3 0309 	sub.w	r3, r3, r9
 800237c:	4543      	cmp	r3, r8
 800237e:	f77f af7a 	ble.w	8002276 <_printf_float+0x242>
 8002382:	2301      	movs	r3, #1
 8002384:	4652      	mov	r2, sl
 8002386:	4631      	mov	r1, r6
 8002388:	4628      	mov	r0, r5
 800238a:	47b8      	blx	r7
 800238c:	3001      	adds	r0, #1
 800238e:	f43f aeac 	beq.w	80020ea <_printf_float+0xb6>
 8002392:	f108 0801 	add.w	r8, r8, #1
 8002396:	e7ec      	b.n	8002372 <_printf_float+0x33e>
 8002398:	4613      	mov	r3, r2
 800239a:	4631      	mov	r1, r6
 800239c:	4642      	mov	r2, r8
 800239e:	4628      	mov	r0, r5
 80023a0:	47b8      	blx	r7
 80023a2:	3001      	adds	r0, #1
 80023a4:	d1c0      	bne.n	8002328 <_printf_float+0x2f4>
 80023a6:	e6a0      	b.n	80020ea <_printf_float+0xb6>
 80023a8:	2301      	movs	r3, #1
 80023aa:	4631      	mov	r1, r6
 80023ac:	4628      	mov	r0, r5
 80023ae:	920b      	str	r2, [sp, #44]	; 0x2c
 80023b0:	47b8      	blx	r7
 80023b2:	3001      	adds	r0, #1
 80023b4:	f43f ae99 	beq.w	80020ea <_printf_float+0xb6>
 80023b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80023ba:	f10b 0b01 	add.w	fp, fp, #1
 80023be:	e7b9      	b.n	8002334 <_printf_float+0x300>
 80023c0:	4631      	mov	r1, r6
 80023c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80023c6:	4628      	mov	r0, r5
 80023c8:	47b8      	blx	r7
 80023ca:	3001      	adds	r0, #1
 80023cc:	d1bf      	bne.n	800234e <_printf_float+0x31a>
 80023ce:	e68c      	b.n	80020ea <_printf_float+0xb6>
 80023d0:	464b      	mov	r3, r9
 80023d2:	4631      	mov	r1, r6
 80023d4:	4628      	mov	r0, r5
 80023d6:	eb08 020a 	add.w	r2, r8, sl
 80023da:	47b8      	blx	r7
 80023dc:	3001      	adds	r0, #1
 80023de:	d1c2      	bne.n	8002366 <_printf_float+0x332>
 80023e0:	e683      	b.n	80020ea <_printf_float+0xb6>
 80023e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80023e4:	2a01      	cmp	r2, #1
 80023e6:	dc01      	bgt.n	80023ec <_printf_float+0x3b8>
 80023e8:	07db      	lsls	r3, r3, #31
 80023ea:	d537      	bpl.n	800245c <_printf_float+0x428>
 80023ec:	2301      	movs	r3, #1
 80023ee:	4642      	mov	r2, r8
 80023f0:	4631      	mov	r1, r6
 80023f2:	4628      	mov	r0, r5
 80023f4:	47b8      	blx	r7
 80023f6:	3001      	adds	r0, #1
 80023f8:	f43f ae77 	beq.w	80020ea <_printf_float+0xb6>
 80023fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002400:	4631      	mov	r1, r6
 8002402:	4628      	mov	r0, r5
 8002404:	47b8      	blx	r7
 8002406:	3001      	adds	r0, #1
 8002408:	f43f ae6f 	beq.w	80020ea <_printf_float+0xb6>
 800240c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002410:	2200      	movs	r2, #0
 8002412:	2300      	movs	r3, #0
 8002414:	f7fe fac8 	bl	80009a8 <__aeabi_dcmpeq>
 8002418:	b9d8      	cbnz	r0, 8002452 <_printf_float+0x41e>
 800241a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800241c:	f108 0201 	add.w	r2, r8, #1
 8002420:	3b01      	subs	r3, #1
 8002422:	4631      	mov	r1, r6
 8002424:	4628      	mov	r0, r5
 8002426:	47b8      	blx	r7
 8002428:	3001      	adds	r0, #1
 800242a:	d10e      	bne.n	800244a <_printf_float+0x416>
 800242c:	e65d      	b.n	80020ea <_printf_float+0xb6>
 800242e:	2301      	movs	r3, #1
 8002430:	464a      	mov	r2, r9
 8002432:	4631      	mov	r1, r6
 8002434:	4628      	mov	r0, r5
 8002436:	47b8      	blx	r7
 8002438:	3001      	adds	r0, #1
 800243a:	f43f ae56 	beq.w	80020ea <_printf_float+0xb6>
 800243e:	f108 0801 	add.w	r8, r8, #1
 8002442:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002444:	3b01      	subs	r3, #1
 8002446:	4543      	cmp	r3, r8
 8002448:	dcf1      	bgt.n	800242e <_printf_float+0x3fa>
 800244a:	4653      	mov	r3, sl
 800244c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002450:	e6e0      	b.n	8002214 <_printf_float+0x1e0>
 8002452:	f04f 0800 	mov.w	r8, #0
 8002456:	f104 091a 	add.w	r9, r4, #26
 800245a:	e7f2      	b.n	8002442 <_printf_float+0x40e>
 800245c:	2301      	movs	r3, #1
 800245e:	4642      	mov	r2, r8
 8002460:	e7df      	b.n	8002422 <_printf_float+0x3ee>
 8002462:	2301      	movs	r3, #1
 8002464:	464a      	mov	r2, r9
 8002466:	4631      	mov	r1, r6
 8002468:	4628      	mov	r0, r5
 800246a:	47b8      	blx	r7
 800246c:	3001      	adds	r0, #1
 800246e:	f43f ae3c 	beq.w	80020ea <_printf_float+0xb6>
 8002472:	f108 0801 	add.w	r8, r8, #1
 8002476:	68e3      	ldr	r3, [r4, #12]
 8002478:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800247a:	1a5b      	subs	r3, r3, r1
 800247c:	4543      	cmp	r3, r8
 800247e:	dcf0      	bgt.n	8002462 <_printf_float+0x42e>
 8002480:	e6fd      	b.n	800227e <_printf_float+0x24a>
 8002482:	f04f 0800 	mov.w	r8, #0
 8002486:	f104 0919 	add.w	r9, r4, #25
 800248a:	e7f4      	b.n	8002476 <_printf_float+0x442>

0800248c <_printf_common>:
 800248c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002490:	4616      	mov	r6, r2
 8002492:	4699      	mov	r9, r3
 8002494:	688a      	ldr	r2, [r1, #8]
 8002496:	690b      	ldr	r3, [r1, #16]
 8002498:	4607      	mov	r7, r0
 800249a:	4293      	cmp	r3, r2
 800249c:	bfb8      	it	lt
 800249e:	4613      	movlt	r3, r2
 80024a0:	6033      	str	r3, [r6, #0]
 80024a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80024a6:	460c      	mov	r4, r1
 80024a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80024ac:	b10a      	cbz	r2, 80024b2 <_printf_common+0x26>
 80024ae:	3301      	adds	r3, #1
 80024b0:	6033      	str	r3, [r6, #0]
 80024b2:	6823      	ldr	r3, [r4, #0]
 80024b4:	0699      	lsls	r1, r3, #26
 80024b6:	bf42      	ittt	mi
 80024b8:	6833      	ldrmi	r3, [r6, #0]
 80024ba:	3302      	addmi	r3, #2
 80024bc:	6033      	strmi	r3, [r6, #0]
 80024be:	6825      	ldr	r5, [r4, #0]
 80024c0:	f015 0506 	ands.w	r5, r5, #6
 80024c4:	d106      	bne.n	80024d4 <_printf_common+0x48>
 80024c6:	f104 0a19 	add.w	sl, r4, #25
 80024ca:	68e3      	ldr	r3, [r4, #12]
 80024cc:	6832      	ldr	r2, [r6, #0]
 80024ce:	1a9b      	subs	r3, r3, r2
 80024d0:	42ab      	cmp	r3, r5
 80024d2:	dc28      	bgt.n	8002526 <_printf_common+0x9a>
 80024d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80024d8:	1e13      	subs	r3, r2, #0
 80024da:	6822      	ldr	r2, [r4, #0]
 80024dc:	bf18      	it	ne
 80024de:	2301      	movne	r3, #1
 80024e0:	0692      	lsls	r2, r2, #26
 80024e2:	d42d      	bmi.n	8002540 <_printf_common+0xb4>
 80024e4:	4649      	mov	r1, r9
 80024e6:	4638      	mov	r0, r7
 80024e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80024ec:	47c0      	blx	r8
 80024ee:	3001      	adds	r0, #1
 80024f0:	d020      	beq.n	8002534 <_printf_common+0xa8>
 80024f2:	6823      	ldr	r3, [r4, #0]
 80024f4:	68e5      	ldr	r5, [r4, #12]
 80024f6:	f003 0306 	and.w	r3, r3, #6
 80024fa:	2b04      	cmp	r3, #4
 80024fc:	bf18      	it	ne
 80024fe:	2500      	movne	r5, #0
 8002500:	6832      	ldr	r2, [r6, #0]
 8002502:	f04f 0600 	mov.w	r6, #0
 8002506:	68a3      	ldr	r3, [r4, #8]
 8002508:	bf08      	it	eq
 800250a:	1aad      	subeq	r5, r5, r2
 800250c:	6922      	ldr	r2, [r4, #16]
 800250e:	bf08      	it	eq
 8002510:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002514:	4293      	cmp	r3, r2
 8002516:	bfc4      	itt	gt
 8002518:	1a9b      	subgt	r3, r3, r2
 800251a:	18ed      	addgt	r5, r5, r3
 800251c:	341a      	adds	r4, #26
 800251e:	42b5      	cmp	r5, r6
 8002520:	d11a      	bne.n	8002558 <_printf_common+0xcc>
 8002522:	2000      	movs	r0, #0
 8002524:	e008      	b.n	8002538 <_printf_common+0xac>
 8002526:	2301      	movs	r3, #1
 8002528:	4652      	mov	r2, sl
 800252a:	4649      	mov	r1, r9
 800252c:	4638      	mov	r0, r7
 800252e:	47c0      	blx	r8
 8002530:	3001      	adds	r0, #1
 8002532:	d103      	bne.n	800253c <_printf_common+0xb0>
 8002534:	f04f 30ff 	mov.w	r0, #4294967295
 8002538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800253c:	3501      	adds	r5, #1
 800253e:	e7c4      	b.n	80024ca <_printf_common+0x3e>
 8002540:	2030      	movs	r0, #48	; 0x30
 8002542:	18e1      	adds	r1, r4, r3
 8002544:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002548:	1c5a      	adds	r2, r3, #1
 800254a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800254e:	4422      	add	r2, r4
 8002550:	3302      	adds	r3, #2
 8002552:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002556:	e7c5      	b.n	80024e4 <_printf_common+0x58>
 8002558:	2301      	movs	r3, #1
 800255a:	4622      	mov	r2, r4
 800255c:	4649      	mov	r1, r9
 800255e:	4638      	mov	r0, r7
 8002560:	47c0      	blx	r8
 8002562:	3001      	adds	r0, #1
 8002564:	d0e6      	beq.n	8002534 <_printf_common+0xa8>
 8002566:	3601      	adds	r6, #1
 8002568:	e7d9      	b.n	800251e <_printf_common+0x92>
	...

0800256c <_printf_i>:
 800256c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002570:	7e0f      	ldrb	r7, [r1, #24]
 8002572:	4691      	mov	r9, r2
 8002574:	2f78      	cmp	r7, #120	; 0x78
 8002576:	4680      	mov	r8, r0
 8002578:	460c      	mov	r4, r1
 800257a:	469a      	mov	sl, r3
 800257c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800257e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002582:	d807      	bhi.n	8002594 <_printf_i+0x28>
 8002584:	2f62      	cmp	r7, #98	; 0x62
 8002586:	d80a      	bhi.n	800259e <_printf_i+0x32>
 8002588:	2f00      	cmp	r7, #0
 800258a:	f000 80d9 	beq.w	8002740 <_printf_i+0x1d4>
 800258e:	2f58      	cmp	r7, #88	; 0x58
 8002590:	f000 80a4 	beq.w	80026dc <_printf_i+0x170>
 8002594:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002598:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800259c:	e03a      	b.n	8002614 <_printf_i+0xa8>
 800259e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80025a2:	2b15      	cmp	r3, #21
 80025a4:	d8f6      	bhi.n	8002594 <_printf_i+0x28>
 80025a6:	a101      	add	r1, pc, #4	; (adr r1, 80025ac <_printf_i+0x40>)
 80025a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80025ac:	08002605 	.word	0x08002605
 80025b0:	08002619 	.word	0x08002619
 80025b4:	08002595 	.word	0x08002595
 80025b8:	08002595 	.word	0x08002595
 80025bc:	08002595 	.word	0x08002595
 80025c0:	08002595 	.word	0x08002595
 80025c4:	08002619 	.word	0x08002619
 80025c8:	08002595 	.word	0x08002595
 80025cc:	08002595 	.word	0x08002595
 80025d0:	08002595 	.word	0x08002595
 80025d4:	08002595 	.word	0x08002595
 80025d8:	08002727 	.word	0x08002727
 80025dc:	08002649 	.word	0x08002649
 80025e0:	08002709 	.word	0x08002709
 80025e4:	08002595 	.word	0x08002595
 80025e8:	08002595 	.word	0x08002595
 80025ec:	08002749 	.word	0x08002749
 80025f0:	08002595 	.word	0x08002595
 80025f4:	08002649 	.word	0x08002649
 80025f8:	08002595 	.word	0x08002595
 80025fc:	08002595 	.word	0x08002595
 8002600:	08002711 	.word	0x08002711
 8002604:	682b      	ldr	r3, [r5, #0]
 8002606:	1d1a      	adds	r2, r3, #4
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	602a      	str	r2, [r5, #0]
 800260c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002610:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002614:	2301      	movs	r3, #1
 8002616:	e0a4      	b.n	8002762 <_printf_i+0x1f6>
 8002618:	6820      	ldr	r0, [r4, #0]
 800261a:	6829      	ldr	r1, [r5, #0]
 800261c:	0606      	lsls	r6, r0, #24
 800261e:	f101 0304 	add.w	r3, r1, #4
 8002622:	d50a      	bpl.n	800263a <_printf_i+0xce>
 8002624:	680e      	ldr	r6, [r1, #0]
 8002626:	602b      	str	r3, [r5, #0]
 8002628:	2e00      	cmp	r6, #0
 800262a:	da03      	bge.n	8002634 <_printf_i+0xc8>
 800262c:	232d      	movs	r3, #45	; 0x2d
 800262e:	4276      	negs	r6, r6
 8002630:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002634:	230a      	movs	r3, #10
 8002636:	485e      	ldr	r0, [pc, #376]	; (80027b0 <_printf_i+0x244>)
 8002638:	e019      	b.n	800266e <_printf_i+0x102>
 800263a:	680e      	ldr	r6, [r1, #0]
 800263c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002640:	602b      	str	r3, [r5, #0]
 8002642:	bf18      	it	ne
 8002644:	b236      	sxthne	r6, r6
 8002646:	e7ef      	b.n	8002628 <_printf_i+0xbc>
 8002648:	682b      	ldr	r3, [r5, #0]
 800264a:	6820      	ldr	r0, [r4, #0]
 800264c:	1d19      	adds	r1, r3, #4
 800264e:	6029      	str	r1, [r5, #0]
 8002650:	0601      	lsls	r1, r0, #24
 8002652:	d501      	bpl.n	8002658 <_printf_i+0xec>
 8002654:	681e      	ldr	r6, [r3, #0]
 8002656:	e002      	b.n	800265e <_printf_i+0xf2>
 8002658:	0646      	lsls	r6, r0, #25
 800265a:	d5fb      	bpl.n	8002654 <_printf_i+0xe8>
 800265c:	881e      	ldrh	r6, [r3, #0]
 800265e:	2f6f      	cmp	r7, #111	; 0x6f
 8002660:	bf0c      	ite	eq
 8002662:	2308      	moveq	r3, #8
 8002664:	230a      	movne	r3, #10
 8002666:	4852      	ldr	r0, [pc, #328]	; (80027b0 <_printf_i+0x244>)
 8002668:	2100      	movs	r1, #0
 800266a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800266e:	6865      	ldr	r5, [r4, #4]
 8002670:	2d00      	cmp	r5, #0
 8002672:	bfa8      	it	ge
 8002674:	6821      	ldrge	r1, [r4, #0]
 8002676:	60a5      	str	r5, [r4, #8]
 8002678:	bfa4      	itt	ge
 800267a:	f021 0104 	bicge.w	r1, r1, #4
 800267e:	6021      	strge	r1, [r4, #0]
 8002680:	b90e      	cbnz	r6, 8002686 <_printf_i+0x11a>
 8002682:	2d00      	cmp	r5, #0
 8002684:	d04d      	beq.n	8002722 <_printf_i+0x1b6>
 8002686:	4615      	mov	r5, r2
 8002688:	fbb6 f1f3 	udiv	r1, r6, r3
 800268c:	fb03 6711 	mls	r7, r3, r1, r6
 8002690:	5dc7      	ldrb	r7, [r0, r7]
 8002692:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002696:	4637      	mov	r7, r6
 8002698:	42bb      	cmp	r3, r7
 800269a:	460e      	mov	r6, r1
 800269c:	d9f4      	bls.n	8002688 <_printf_i+0x11c>
 800269e:	2b08      	cmp	r3, #8
 80026a0:	d10b      	bne.n	80026ba <_printf_i+0x14e>
 80026a2:	6823      	ldr	r3, [r4, #0]
 80026a4:	07de      	lsls	r6, r3, #31
 80026a6:	d508      	bpl.n	80026ba <_printf_i+0x14e>
 80026a8:	6923      	ldr	r3, [r4, #16]
 80026aa:	6861      	ldr	r1, [r4, #4]
 80026ac:	4299      	cmp	r1, r3
 80026ae:	bfde      	ittt	le
 80026b0:	2330      	movle	r3, #48	; 0x30
 80026b2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80026b6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80026ba:	1b52      	subs	r2, r2, r5
 80026bc:	6122      	str	r2, [r4, #16]
 80026be:	464b      	mov	r3, r9
 80026c0:	4621      	mov	r1, r4
 80026c2:	4640      	mov	r0, r8
 80026c4:	f8cd a000 	str.w	sl, [sp]
 80026c8:	aa03      	add	r2, sp, #12
 80026ca:	f7ff fedf 	bl	800248c <_printf_common>
 80026ce:	3001      	adds	r0, #1
 80026d0:	d14c      	bne.n	800276c <_printf_i+0x200>
 80026d2:	f04f 30ff 	mov.w	r0, #4294967295
 80026d6:	b004      	add	sp, #16
 80026d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026dc:	4834      	ldr	r0, [pc, #208]	; (80027b0 <_printf_i+0x244>)
 80026de:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80026e2:	6829      	ldr	r1, [r5, #0]
 80026e4:	6823      	ldr	r3, [r4, #0]
 80026e6:	f851 6b04 	ldr.w	r6, [r1], #4
 80026ea:	6029      	str	r1, [r5, #0]
 80026ec:	061d      	lsls	r5, r3, #24
 80026ee:	d514      	bpl.n	800271a <_printf_i+0x1ae>
 80026f0:	07df      	lsls	r7, r3, #31
 80026f2:	bf44      	itt	mi
 80026f4:	f043 0320 	orrmi.w	r3, r3, #32
 80026f8:	6023      	strmi	r3, [r4, #0]
 80026fa:	b91e      	cbnz	r6, 8002704 <_printf_i+0x198>
 80026fc:	6823      	ldr	r3, [r4, #0]
 80026fe:	f023 0320 	bic.w	r3, r3, #32
 8002702:	6023      	str	r3, [r4, #0]
 8002704:	2310      	movs	r3, #16
 8002706:	e7af      	b.n	8002668 <_printf_i+0xfc>
 8002708:	6823      	ldr	r3, [r4, #0]
 800270a:	f043 0320 	orr.w	r3, r3, #32
 800270e:	6023      	str	r3, [r4, #0]
 8002710:	2378      	movs	r3, #120	; 0x78
 8002712:	4828      	ldr	r0, [pc, #160]	; (80027b4 <_printf_i+0x248>)
 8002714:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002718:	e7e3      	b.n	80026e2 <_printf_i+0x176>
 800271a:	0659      	lsls	r1, r3, #25
 800271c:	bf48      	it	mi
 800271e:	b2b6      	uxthmi	r6, r6
 8002720:	e7e6      	b.n	80026f0 <_printf_i+0x184>
 8002722:	4615      	mov	r5, r2
 8002724:	e7bb      	b.n	800269e <_printf_i+0x132>
 8002726:	682b      	ldr	r3, [r5, #0]
 8002728:	6826      	ldr	r6, [r4, #0]
 800272a:	1d18      	adds	r0, r3, #4
 800272c:	6961      	ldr	r1, [r4, #20]
 800272e:	6028      	str	r0, [r5, #0]
 8002730:	0635      	lsls	r5, r6, #24
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	d501      	bpl.n	800273a <_printf_i+0x1ce>
 8002736:	6019      	str	r1, [r3, #0]
 8002738:	e002      	b.n	8002740 <_printf_i+0x1d4>
 800273a:	0670      	lsls	r0, r6, #25
 800273c:	d5fb      	bpl.n	8002736 <_printf_i+0x1ca>
 800273e:	8019      	strh	r1, [r3, #0]
 8002740:	2300      	movs	r3, #0
 8002742:	4615      	mov	r5, r2
 8002744:	6123      	str	r3, [r4, #16]
 8002746:	e7ba      	b.n	80026be <_printf_i+0x152>
 8002748:	682b      	ldr	r3, [r5, #0]
 800274a:	2100      	movs	r1, #0
 800274c:	1d1a      	adds	r2, r3, #4
 800274e:	602a      	str	r2, [r5, #0]
 8002750:	681d      	ldr	r5, [r3, #0]
 8002752:	6862      	ldr	r2, [r4, #4]
 8002754:	4628      	mov	r0, r5
 8002756:	f001 fa21 	bl	8003b9c <memchr>
 800275a:	b108      	cbz	r0, 8002760 <_printf_i+0x1f4>
 800275c:	1b40      	subs	r0, r0, r5
 800275e:	6060      	str	r0, [r4, #4]
 8002760:	6863      	ldr	r3, [r4, #4]
 8002762:	6123      	str	r3, [r4, #16]
 8002764:	2300      	movs	r3, #0
 8002766:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800276a:	e7a8      	b.n	80026be <_printf_i+0x152>
 800276c:	462a      	mov	r2, r5
 800276e:	4649      	mov	r1, r9
 8002770:	4640      	mov	r0, r8
 8002772:	6923      	ldr	r3, [r4, #16]
 8002774:	47d0      	blx	sl
 8002776:	3001      	adds	r0, #1
 8002778:	d0ab      	beq.n	80026d2 <_printf_i+0x166>
 800277a:	6823      	ldr	r3, [r4, #0]
 800277c:	079b      	lsls	r3, r3, #30
 800277e:	d413      	bmi.n	80027a8 <_printf_i+0x23c>
 8002780:	68e0      	ldr	r0, [r4, #12]
 8002782:	9b03      	ldr	r3, [sp, #12]
 8002784:	4298      	cmp	r0, r3
 8002786:	bfb8      	it	lt
 8002788:	4618      	movlt	r0, r3
 800278a:	e7a4      	b.n	80026d6 <_printf_i+0x16a>
 800278c:	2301      	movs	r3, #1
 800278e:	4632      	mov	r2, r6
 8002790:	4649      	mov	r1, r9
 8002792:	4640      	mov	r0, r8
 8002794:	47d0      	blx	sl
 8002796:	3001      	adds	r0, #1
 8002798:	d09b      	beq.n	80026d2 <_printf_i+0x166>
 800279a:	3501      	adds	r5, #1
 800279c:	68e3      	ldr	r3, [r4, #12]
 800279e:	9903      	ldr	r1, [sp, #12]
 80027a0:	1a5b      	subs	r3, r3, r1
 80027a2:	42ab      	cmp	r3, r5
 80027a4:	dcf2      	bgt.n	800278c <_printf_i+0x220>
 80027a6:	e7eb      	b.n	8002780 <_printf_i+0x214>
 80027a8:	2500      	movs	r5, #0
 80027aa:	f104 0619 	add.w	r6, r4, #25
 80027ae:	e7f5      	b.n	800279c <_printf_i+0x230>
 80027b0:	08004b4a 	.word	0x08004b4a
 80027b4:	08004b5b 	.word	0x08004b5b

080027b8 <iprintf>:
 80027b8:	b40f      	push	{r0, r1, r2, r3}
 80027ba:	4b0a      	ldr	r3, [pc, #40]	; (80027e4 <iprintf+0x2c>)
 80027bc:	b513      	push	{r0, r1, r4, lr}
 80027be:	681c      	ldr	r4, [r3, #0]
 80027c0:	b124      	cbz	r4, 80027cc <iprintf+0x14>
 80027c2:	69a3      	ldr	r3, [r4, #24]
 80027c4:	b913      	cbnz	r3, 80027cc <iprintf+0x14>
 80027c6:	4620      	mov	r0, r4
 80027c8:	f001 f8d6 	bl	8003978 <__sinit>
 80027cc:	ab05      	add	r3, sp, #20
 80027ce:	4620      	mov	r0, r4
 80027d0:	9a04      	ldr	r2, [sp, #16]
 80027d2:	68a1      	ldr	r1, [r4, #8]
 80027d4:	9301      	str	r3, [sp, #4]
 80027d6:	f001 fe97 	bl	8004508 <_vfiprintf_r>
 80027da:	b002      	add	sp, #8
 80027dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027e0:	b004      	add	sp, #16
 80027e2:	4770      	bx	lr
 80027e4:	2000000c 	.word	0x2000000c

080027e8 <_puts_r>:
 80027e8:	b570      	push	{r4, r5, r6, lr}
 80027ea:	460e      	mov	r6, r1
 80027ec:	4605      	mov	r5, r0
 80027ee:	b118      	cbz	r0, 80027f8 <_puts_r+0x10>
 80027f0:	6983      	ldr	r3, [r0, #24]
 80027f2:	b90b      	cbnz	r3, 80027f8 <_puts_r+0x10>
 80027f4:	f001 f8c0 	bl	8003978 <__sinit>
 80027f8:	69ab      	ldr	r3, [r5, #24]
 80027fa:	68ac      	ldr	r4, [r5, #8]
 80027fc:	b913      	cbnz	r3, 8002804 <_puts_r+0x1c>
 80027fe:	4628      	mov	r0, r5
 8002800:	f001 f8ba 	bl	8003978 <__sinit>
 8002804:	4b2c      	ldr	r3, [pc, #176]	; (80028b8 <_puts_r+0xd0>)
 8002806:	429c      	cmp	r4, r3
 8002808:	d120      	bne.n	800284c <_puts_r+0x64>
 800280a:	686c      	ldr	r4, [r5, #4]
 800280c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800280e:	07db      	lsls	r3, r3, #31
 8002810:	d405      	bmi.n	800281e <_puts_r+0x36>
 8002812:	89a3      	ldrh	r3, [r4, #12]
 8002814:	0598      	lsls	r0, r3, #22
 8002816:	d402      	bmi.n	800281e <_puts_r+0x36>
 8002818:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800281a:	f001 f950 	bl	8003abe <__retarget_lock_acquire_recursive>
 800281e:	89a3      	ldrh	r3, [r4, #12]
 8002820:	0719      	lsls	r1, r3, #28
 8002822:	d51d      	bpl.n	8002860 <_puts_r+0x78>
 8002824:	6923      	ldr	r3, [r4, #16]
 8002826:	b1db      	cbz	r3, 8002860 <_puts_r+0x78>
 8002828:	3e01      	subs	r6, #1
 800282a:	68a3      	ldr	r3, [r4, #8]
 800282c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002830:	3b01      	subs	r3, #1
 8002832:	60a3      	str	r3, [r4, #8]
 8002834:	bb39      	cbnz	r1, 8002886 <_puts_r+0x9e>
 8002836:	2b00      	cmp	r3, #0
 8002838:	da38      	bge.n	80028ac <_puts_r+0xc4>
 800283a:	4622      	mov	r2, r4
 800283c:	210a      	movs	r1, #10
 800283e:	4628      	mov	r0, r5
 8002840:	f000 f848 	bl	80028d4 <__swbuf_r>
 8002844:	3001      	adds	r0, #1
 8002846:	d011      	beq.n	800286c <_puts_r+0x84>
 8002848:	250a      	movs	r5, #10
 800284a:	e011      	b.n	8002870 <_puts_r+0x88>
 800284c:	4b1b      	ldr	r3, [pc, #108]	; (80028bc <_puts_r+0xd4>)
 800284e:	429c      	cmp	r4, r3
 8002850:	d101      	bne.n	8002856 <_puts_r+0x6e>
 8002852:	68ac      	ldr	r4, [r5, #8]
 8002854:	e7da      	b.n	800280c <_puts_r+0x24>
 8002856:	4b1a      	ldr	r3, [pc, #104]	; (80028c0 <_puts_r+0xd8>)
 8002858:	429c      	cmp	r4, r3
 800285a:	bf08      	it	eq
 800285c:	68ec      	ldreq	r4, [r5, #12]
 800285e:	e7d5      	b.n	800280c <_puts_r+0x24>
 8002860:	4621      	mov	r1, r4
 8002862:	4628      	mov	r0, r5
 8002864:	f000 f888 	bl	8002978 <__swsetup_r>
 8002868:	2800      	cmp	r0, #0
 800286a:	d0dd      	beq.n	8002828 <_puts_r+0x40>
 800286c:	f04f 35ff 	mov.w	r5, #4294967295
 8002870:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002872:	07da      	lsls	r2, r3, #31
 8002874:	d405      	bmi.n	8002882 <_puts_r+0x9a>
 8002876:	89a3      	ldrh	r3, [r4, #12]
 8002878:	059b      	lsls	r3, r3, #22
 800287a:	d402      	bmi.n	8002882 <_puts_r+0x9a>
 800287c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800287e:	f001 f91f 	bl	8003ac0 <__retarget_lock_release_recursive>
 8002882:	4628      	mov	r0, r5
 8002884:	bd70      	pop	{r4, r5, r6, pc}
 8002886:	2b00      	cmp	r3, #0
 8002888:	da04      	bge.n	8002894 <_puts_r+0xac>
 800288a:	69a2      	ldr	r2, [r4, #24]
 800288c:	429a      	cmp	r2, r3
 800288e:	dc06      	bgt.n	800289e <_puts_r+0xb6>
 8002890:	290a      	cmp	r1, #10
 8002892:	d004      	beq.n	800289e <_puts_r+0xb6>
 8002894:	6823      	ldr	r3, [r4, #0]
 8002896:	1c5a      	adds	r2, r3, #1
 8002898:	6022      	str	r2, [r4, #0]
 800289a:	7019      	strb	r1, [r3, #0]
 800289c:	e7c5      	b.n	800282a <_puts_r+0x42>
 800289e:	4622      	mov	r2, r4
 80028a0:	4628      	mov	r0, r5
 80028a2:	f000 f817 	bl	80028d4 <__swbuf_r>
 80028a6:	3001      	adds	r0, #1
 80028a8:	d1bf      	bne.n	800282a <_puts_r+0x42>
 80028aa:	e7df      	b.n	800286c <_puts_r+0x84>
 80028ac:	250a      	movs	r5, #10
 80028ae:	6823      	ldr	r3, [r4, #0]
 80028b0:	1c5a      	adds	r2, r3, #1
 80028b2:	6022      	str	r2, [r4, #0]
 80028b4:	701d      	strb	r5, [r3, #0]
 80028b6:	e7db      	b.n	8002870 <_puts_r+0x88>
 80028b8:	08004c1c 	.word	0x08004c1c
 80028bc:	08004c3c 	.word	0x08004c3c
 80028c0:	08004bfc 	.word	0x08004bfc

080028c4 <puts>:
 80028c4:	4b02      	ldr	r3, [pc, #8]	; (80028d0 <puts+0xc>)
 80028c6:	4601      	mov	r1, r0
 80028c8:	6818      	ldr	r0, [r3, #0]
 80028ca:	f7ff bf8d 	b.w	80027e8 <_puts_r>
 80028ce:	bf00      	nop
 80028d0:	2000000c 	.word	0x2000000c

080028d4 <__swbuf_r>:
 80028d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028d6:	460e      	mov	r6, r1
 80028d8:	4614      	mov	r4, r2
 80028da:	4605      	mov	r5, r0
 80028dc:	b118      	cbz	r0, 80028e6 <__swbuf_r+0x12>
 80028de:	6983      	ldr	r3, [r0, #24]
 80028e0:	b90b      	cbnz	r3, 80028e6 <__swbuf_r+0x12>
 80028e2:	f001 f849 	bl	8003978 <__sinit>
 80028e6:	4b21      	ldr	r3, [pc, #132]	; (800296c <__swbuf_r+0x98>)
 80028e8:	429c      	cmp	r4, r3
 80028ea:	d12b      	bne.n	8002944 <__swbuf_r+0x70>
 80028ec:	686c      	ldr	r4, [r5, #4]
 80028ee:	69a3      	ldr	r3, [r4, #24]
 80028f0:	60a3      	str	r3, [r4, #8]
 80028f2:	89a3      	ldrh	r3, [r4, #12]
 80028f4:	071a      	lsls	r2, r3, #28
 80028f6:	d52f      	bpl.n	8002958 <__swbuf_r+0x84>
 80028f8:	6923      	ldr	r3, [r4, #16]
 80028fa:	b36b      	cbz	r3, 8002958 <__swbuf_r+0x84>
 80028fc:	6923      	ldr	r3, [r4, #16]
 80028fe:	6820      	ldr	r0, [r4, #0]
 8002900:	b2f6      	uxtb	r6, r6
 8002902:	1ac0      	subs	r0, r0, r3
 8002904:	6963      	ldr	r3, [r4, #20]
 8002906:	4637      	mov	r7, r6
 8002908:	4283      	cmp	r3, r0
 800290a:	dc04      	bgt.n	8002916 <__swbuf_r+0x42>
 800290c:	4621      	mov	r1, r4
 800290e:	4628      	mov	r0, r5
 8002910:	f000 ff9e 	bl	8003850 <_fflush_r>
 8002914:	bb30      	cbnz	r0, 8002964 <__swbuf_r+0x90>
 8002916:	68a3      	ldr	r3, [r4, #8]
 8002918:	3001      	adds	r0, #1
 800291a:	3b01      	subs	r3, #1
 800291c:	60a3      	str	r3, [r4, #8]
 800291e:	6823      	ldr	r3, [r4, #0]
 8002920:	1c5a      	adds	r2, r3, #1
 8002922:	6022      	str	r2, [r4, #0]
 8002924:	701e      	strb	r6, [r3, #0]
 8002926:	6963      	ldr	r3, [r4, #20]
 8002928:	4283      	cmp	r3, r0
 800292a:	d004      	beq.n	8002936 <__swbuf_r+0x62>
 800292c:	89a3      	ldrh	r3, [r4, #12]
 800292e:	07db      	lsls	r3, r3, #31
 8002930:	d506      	bpl.n	8002940 <__swbuf_r+0x6c>
 8002932:	2e0a      	cmp	r6, #10
 8002934:	d104      	bne.n	8002940 <__swbuf_r+0x6c>
 8002936:	4621      	mov	r1, r4
 8002938:	4628      	mov	r0, r5
 800293a:	f000 ff89 	bl	8003850 <_fflush_r>
 800293e:	b988      	cbnz	r0, 8002964 <__swbuf_r+0x90>
 8002940:	4638      	mov	r0, r7
 8002942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002944:	4b0a      	ldr	r3, [pc, #40]	; (8002970 <__swbuf_r+0x9c>)
 8002946:	429c      	cmp	r4, r3
 8002948:	d101      	bne.n	800294e <__swbuf_r+0x7a>
 800294a:	68ac      	ldr	r4, [r5, #8]
 800294c:	e7cf      	b.n	80028ee <__swbuf_r+0x1a>
 800294e:	4b09      	ldr	r3, [pc, #36]	; (8002974 <__swbuf_r+0xa0>)
 8002950:	429c      	cmp	r4, r3
 8002952:	bf08      	it	eq
 8002954:	68ec      	ldreq	r4, [r5, #12]
 8002956:	e7ca      	b.n	80028ee <__swbuf_r+0x1a>
 8002958:	4621      	mov	r1, r4
 800295a:	4628      	mov	r0, r5
 800295c:	f000 f80c 	bl	8002978 <__swsetup_r>
 8002960:	2800      	cmp	r0, #0
 8002962:	d0cb      	beq.n	80028fc <__swbuf_r+0x28>
 8002964:	f04f 37ff 	mov.w	r7, #4294967295
 8002968:	e7ea      	b.n	8002940 <__swbuf_r+0x6c>
 800296a:	bf00      	nop
 800296c:	08004c1c 	.word	0x08004c1c
 8002970:	08004c3c 	.word	0x08004c3c
 8002974:	08004bfc 	.word	0x08004bfc

08002978 <__swsetup_r>:
 8002978:	4b32      	ldr	r3, [pc, #200]	; (8002a44 <__swsetup_r+0xcc>)
 800297a:	b570      	push	{r4, r5, r6, lr}
 800297c:	681d      	ldr	r5, [r3, #0]
 800297e:	4606      	mov	r6, r0
 8002980:	460c      	mov	r4, r1
 8002982:	b125      	cbz	r5, 800298e <__swsetup_r+0x16>
 8002984:	69ab      	ldr	r3, [r5, #24]
 8002986:	b913      	cbnz	r3, 800298e <__swsetup_r+0x16>
 8002988:	4628      	mov	r0, r5
 800298a:	f000 fff5 	bl	8003978 <__sinit>
 800298e:	4b2e      	ldr	r3, [pc, #184]	; (8002a48 <__swsetup_r+0xd0>)
 8002990:	429c      	cmp	r4, r3
 8002992:	d10f      	bne.n	80029b4 <__swsetup_r+0x3c>
 8002994:	686c      	ldr	r4, [r5, #4]
 8002996:	89a3      	ldrh	r3, [r4, #12]
 8002998:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800299c:	0719      	lsls	r1, r3, #28
 800299e:	d42c      	bmi.n	80029fa <__swsetup_r+0x82>
 80029a0:	06dd      	lsls	r5, r3, #27
 80029a2:	d411      	bmi.n	80029c8 <__swsetup_r+0x50>
 80029a4:	2309      	movs	r3, #9
 80029a6:	6033      	str	r3, [r6, #0]
 80029a8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80029ac:	f04f 30ff 	mov.w	r0, #4294967295
 80029b0:	81a3      	strh	r3, [r4, #12]
 80029b2:	e03e      	b.n	8002a32 <__swsetup_r+0xba>
 80029b4:	4b25      	ldr	r3, [pc, #148]	; (8002a4c <__swsetup_r+0xd4>)
 80029b6:	429c      	cmp	r4, r3
 80029b8:	d101      	bne.n	80029be <__swsetup_r+0x46>
 80029ba:	68ac      	ldr	r4, [r5, #8]
 80029bc:	e7eb      	b.n	8002996 <__swsetup_r+0x1e>
 80029be:	4b24      	ldr	r3, [pc, #144]	; (8002a50 <__swsetup_r+0xd8>)
 80029c0:	429c      	cmp	r4, r3
 80029c2:	bf08      	it	eq
 80029c4:	68ec      	ldreq	r4, [r5, #12]
 80029c6:	e7e6      	b.n	8002996 <__swsetup_r+0x1e>
 80029c8:	0758      	lsls	r0, r3, #29
 80029ca:	d512      	bpl.n	80029f2 <__swsetup_r+0x7a>
 80029cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80029ce:	b141      	cbz	r1, 80029e2 <__swsetup_r+0x6a>
 80029d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80029d4:	4299      	cmp	r1, r3
 80029d6:	d002      	beq.n	80029de <__swsetup_r+0x66>
 80029d8:	4630      	mov	r0, r6
 80029da:	f001 fc91 	bl	8004300 <_free_r>
 80029de:	2300      	movs	r3, #0
 80029e0:	6363      	str	r3, [r4, #52]	; 0x34
 80029e2:	89a3      	ldrh	r3, [r4, #12]
 80029e4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80029e8:	81a3      	strh	r3, [r4, #12]
 80029ea:	2300      	movs	r3, #0
 80029ec:	6063      	str	r3, [r4, #4]
 80029ee:	6923      	ldr	r3, [r4, #16]
 80029f0:	6023      	str	r3, [r4, #0]
 80029f2:	89a3      	ldrh	r3, [r4, #12]
 80029f4:	f043 0308 	orr.w	r3, r3, #8
 80029f8:	81a3      	strh	r3, [r4, #12]
 80029fa:	6923      	ldr	r3, [r4, #16]
 80029fc:	b94b      	cbnz	r3, 8002a12 <__swsetup_r+0x9a>
 80029fe:	89a3      	ldrh	r3, [r4, #12]
 8002a00:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002a04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a08:	d003      	beq.n	8002a12 <__swsetup_r+0x9a>
 8002a0a:	4621      	mov	r1, r4
 8002a0c:	4630      	mov	r0, r6
 8002a0e:	f001 f87d 	bl	8003b0c <__smakebuf_r>
 8002a12:	89a0      	ldrh	r0, [r4, #12]
 8002a14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002a18:	f010 0301 	ands.w	r3, r0, #1
 8002a1c:	d00a      	beq.n	8002a34 <__swsetup_r+0xbc>
 8002a1e:	2300      	movs	r3, #0
 8002a20:	60a3      	str	r3, [r4, #8]
 8002a22:	6963      	ldr	r3, [r4, #20]
 8002a24:	425b      	negs	r3, r3
 8002a26:	61a3      	str	r3, [r4, #24]
 8002a28:	6923      	ldr	r3, [r4, #16]
 8002a2a:	b943      	cbnz	r3, 8002a3e <__swsetup_r+0xc6>
 8002a2c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002a30:	d1ba      	bne.n	80029a8 <__swsetup_r+0x30>
 8002a32:	bd70      	pop	{r4, r5, r6, pc}
 8002a34:	0781      	lsls	r1, r0, #30
 8002a36:	bf58      	it	pl
 8002a38:	6963      	ldrpl	r3, [r4, #20]
 8002a3a:	60a3      	str	r3, [r4, #8]
 8002a3c:	e7f4      	b.n	8002a28 <__swsetup_r+0xb0>
 8002a3e:	2000      	movs	r0, #0
 8002a40:	e7f7      	b.n	8002a32 <__swsetup_r+0xba>
 8002a42:	bf00      	nop
 8002a44:	2000000c 	.word	0x2000000c
 8002a48:	08004c1c 	.word	0x08004c1c
 8002a4c:	08004c3c 	.word	0x08004c3c
 8002a50:	08004bfc 	.word	0x08004bfc

08002a54 <quorem>:
 8002a54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a58:	6903      	ldr	r3, [r0, #16]
 8002a5a:	690c      	ldr	r4, [r1, #16]
 8002a5c:	4607      	mov	r7, r0
 8002a5e:	42a3      	cmp	r3, r4
 8002a60:	f2c0 8082 	blt.w	8002b68 <quorem+0x114>
 8002a64:	3c01      	subs	r4, #1
 8002a66:	f100 0514 	add.w	r5, r0, #20
 8002a6a:	f101 0814 	add.w	r8, r1, #20
 8002a6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002a72:	9301      	str	r3, [sp, #4]
 8002a74:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002a78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	fbb2 f6f3 	udiv	r6, r2, r3
 8002a84:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8002a88:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002a8c:	d331      	bcc.n	8002af2 <quorem+0x9e>
 8002a8e:	f04f 0e00 	mov.w	lr, #0
 8002a92:	4640      	mov	r0, r8
 8002a94:	46ac      	mov	ip, r5
 8002a96:	46f2      	mov	sl, lr
 8002a98:	f850 2b04 	ldr.w	r2, [r0], #4
 8002a9c:	b293      	uxth	r3, r2
 8002a9e:	fb06 e303 	mla	r3, r6, r3, lr
 8002aa2:	0c12      	lsrs	r2, r2, #16
 8002aa4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	fb06 e202 	mla	r2, r6, r2, lr
 8002aae:	ebaa 0303 	sub.w	r3, sl, r3
 8002ab2:	f8dc a000 	ldr.w	sl, [ip]
 8002ab6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8002aba:	fa1f fa8a 	uxth.w	sl, sl
 8002abe:	4453      	add	r3, sl
 8002ac0:	f8dc a000 	ldr.w	sl, [ip]
 8002ac4:	b292      	uxth	r2, r2
 8002ac6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8002aca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002ad4:	4581      	cmp	r9, r0
 8002ad6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8002ada:	f84c 3b04 	str.w	r3, [ip], #4
 8002ade:	d2db      	bcs.n	8002a98 <quorem+0x44>
 8002ae0:	f855 300b 	ldr.w	r3, [r5, fp]
 8002ae4:	b92b      	cbnz	r3, 8002af2 <quorem+0x9e>
 8002ae6:	9b01      	ldr	r3, [sp, #4]
 8002ae8:	3b04      	subs	r3, #4
 8002aea:	429d      	cmp	r5, r3
 8002aec:	461a      	mov	r2, r3
 8002aee:	d32f      	bcc.n	8002b50 <quorem+0xfc>
 8002af0:	613c      	str	r4, [r7, #16]
 8002af2:	4638      	mov	r0, r7
 8002af4:	f001 faec 	bl	80040d0 <__mcmp>
 8002af8:	2800      	cmp	r0, #0
 8002afa:	db25      	blt.n	8002b48 <quorem+0xf4>
 8002afc:	4628      	mov	r0, r5
 8002afe:	f04f 0c00 	mov.w	ip, #0
 8002b02:	3601      	adds	r6, #1
 8002b04:	f858 1b04 	ldr.w	r1, [r8], #4
 8002b08:	f8d0 e000 	ldr.w	lr, [r0]
 8002b0c:	b28b      	uxth	r3, r1
 8002b0e:	ebac 0303 	sub.w	r3, ip, r3
 8002b12:	fa1f f28e 	uxth.w	r2, lr
 8002b16:	4413      	add	r3, r2
 8002b18:	0c0a      	lsrs	r2, r1, #16
 8002b1a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8002b1e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002b28:	45c1      	cmp	r9, r8
 8002b2a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8002b2e:	f840 3b04 	str.w	r3, [r0], #4
 8002b32:	d2e7      	bcs.n	8002b04 <quorem+0xb0>
 8002b34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002b38:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002b3c:	b922      	cbnz	r2, 8002b48 <quorem+0xf4>
 8002b3e:	3b04      	subs	r3, #4
 8002b40:	429d      	cmp	r5, r3
 8002b42:	461a      	mov	r2, r3
 8002b44:	d30a      	bcc.n	8002b5c <quorem+0x108>
 8002b46:	613c      	str	r4, [r7, #16]
 8002b48:	4630      	mov	r0, r6
 8002b4a:	b003      	add	sp, #12
 8002b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b50:	6812      	ldr	r2, [r2, #0]
 8002b52:	3b04      	subs	r3, #4
 8002b54:	2a00      	cmp	r2, #0
 8002b56:	d1cb      	bne.n	8002af0 <quorem+0x9c>
 8002b58:	3c01      	subs	r4, #1
 8002b5a:	e7c6      	b.n	8002aea <quorem+0x96>
 8002b5c:	6812      	ldr	r2, [r2, #0]
 8002b5e:	3b04      	subs	r3, #4
 8002b60:	2a00      	cmp	r2, #0
 8002b62:	d1f0      	bne.n	8002b46 <quorem+0xf2>
 8002b64:	3c01      	subs	r4, #1
 8002b66:	e7eb      	b.n	8002b40 <quorem+0xec>
 8002b68:	2000      	movs	r0, #0
 8002b6a:	e7ee      	b.n	8002b4a <quorem+0xf6>
 8002b6c:	0000      	movs	r0, r0
	...

08002b70 <_dtoa_r>:
 8002b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b74:	4616      	mov	r6, r2
 8002b76:	461f      	mov	r7, r3
 8002b78:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8002b7a:	b099      	sub	sp, #100	; 0x64
 8002b7c:	4605      	mov	r5, r0
 8002b7e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8002b82:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8002b86:	b974      	cbnz	r4, 8002ba6 <_dtoa_r+0x36>
 8002b88:	2010      	movs	r0, #16
 8002b8a:	f000 ffff 	bl	8003b8c <malloc>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	6268      	str	r0, [r5, #36]	; 0x24
 8002b92:	b920      	cbnz	r0, 8002b9e <_dtoa_r+0x2e>
 8002b94:	21ea      	movs	r1, #234	; 0xea
 8002b96:	4ba8      	ldr	r3, [pc, #672]	; (8002e38 <_dtoa_r+0x2c8>)
 8002b98:	48a8      	ldr	r0, [pc, #672]	; (8002e3c <_dtoa_r+0x2cc>)
 8002b9a:	f001 fe4b 	bl	8004834 <__assert_func>
 8002b9e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8002ba2:	6004      	str	r4, [r0, #0]
 8002ba4:	60c4      	str	r4, [r0, #12]
 8002ba6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002ba8:	6819      	ldr	r1, [r3, #0]
 8002baa:	b151      	cbz	r1, 8002bc2 <_dtoa_r+0x52>
 8002bac:	685a      	ldr	r2, [r3, #4]
 8002bae:	2301      	movs	r3, #1
 8002bb0:	4093      	lsls	r3, r2
 8002bb2:	604a      	str	r2, [r1, #4]
 8002bb4:	608b      	str	r3, [r1, #8]
 8002bb6:	4628      	mov	r0, r5
 8002bb8:	f001 f84c 	bl	8003c54 <_Bfree>
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002bc0:	601a      	str	r2, [r3, #0]
 8002bc2:	1e3b      	subs	r3, r7, #0
 8002bc4:	bfaf      	iteee	ge
 8002bc6:	2300      	movge	r3, #0
 8002bc8:	2201      	movlt	r2, #1
 8002bca:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8002bce:	9305      	strlt	r3, [sp, #20]
 8002bd0:	bfa8      	it	ge
 8002bd2:	f8c8 3000 	strge.w	r3, [r8]
 8002bd6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8002bda:	4b99      	ldr	r3, [pc, #612]	; (8002e40 <_dtoa_r+0x2d0>)
 8002bdc:	bfb8      	it	lt
 8002bde:	f8c8 2000 	strlt.w	r2, [r8]
 8002be2:	ea33 0309 	bics.w	r3, r3, r9
 8002be6:	d119      	bne.n	8002c1c <_dtoa_r+0xac>
 8002be8:	f242 730f 	movw	r3, #9999	; 0x270f
 8002bec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8002bee:	6013      	str	r3, [r2, #0]
 8002bf0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8002bf4:	4333      	orrs	r3, r6
 8002bf6:	f000 857f 	beq.w	80036f8 <_dtoa_r+0xb88>
 8002bfa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002bfc:	b953      	cbnz	r3, 8002c14 <_dtoa_r+0xa4>
 8002bfe:	4b91      	ldr	r3, [pc, #580]	; (8002e44 <_dtoa_r+0x2d4>)
 8002c00:	e022      	b.n	8002c48 <_dtoa_r+0xd8>
 8002c02:	4b91      	ldr	r3, [pc, #580]	; (8002e48 <_dtoa_r+0x2d8>)
 8002c04:	9303      	str	r3, [sp, #12]
 8002c06:	3308      	adds	r3, #8
 8002c08:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8002c0a:	6013      	str	r3, [r2, #0]
 8002c0c:	9803      	ldr	r0, [sp, #12]
 8002c0e:	b019      	add	sp, #100	; 0x64
 8002c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c14:	4b8b      	ldr	r3, [pc, #556]	; (8002e44 <_dtoa_r+0x2d4>)
 8002c16:	9303      	str	r3, [sp, #12]
 8002c18:	3303      	adds	r3, #3
 8002c1a:	e7f5      	b.n	8002c08 <_dtoa_r+0x98>
 8002c1c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8002c20:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8002c24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002c28:	2200      	movs	r2, #0
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	f7fd febc 	bl	80009a8 <__aeabi_dcmpeq>
 8002c30:	4680      	mov	r8, r0
 8002c32:	b158      	cbz	r0, 8002c4c <_dtoa_r+0xdc>
 8002c34:	2301      	movs	r3, #1
 8002c36:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8002c38:	6013      	str	r3, [r2, #0]
 8002c3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	f000 8558 	beq.w	80036f2 <_dtoa_r+0xb82>
 8002c42:	4882      	ldr	r0, [pc, #520]	; (8002e4c <_dtoa_r+0x2dc>)
 8002c44:	6018      	str	r0, [r3, #0]
 8002c46:	1e43      	subs	r3, r0, #1
 8002c48:	9303      	str	r3, [sp, #12]
 8002c4a:	e7df      	b.n	8002c0c <_dtoa_r+0x9c>
 8002c4c:	ab16      	add	r3, sp, #88	; 0x58
 8002c4e:	9301      	str	r3, [sp, #4]
 8002c50:	ab17      	add	r3, sp, #92	; 0x5c
 8002c52:	9300      	str	r3, [sp, #0]
 8002c54:	4628      	mov	r0, r5
 8002c56:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8002c5a:	f001 fae1 	bl	8004220 <__d2b>
 8002c5e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8002c62:	4683      	mov	fp, r0
 8002c64:	2c00      	cmp	r4, #0
 8002c66:	d07f      	beq.n	8002d68 <_dtoa_r+0x1f8>
 8002c68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002c6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002c6e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8002c72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c76:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8002c7a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8002c7e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8002c82:	2200      	movs	r2, #0
 8002c84:	4b72      	ldr	r3, [pc, #456]	; (8002e50 <_dtoa_r+0x2e0>)
 8002c86:	f7fd fa6f 	bl	8000168 <__aeabi_dsub>
 8002c8a:	a365      	add	r3, pc, #404	; (adr r3, 8002e20 <_dtoa_r+0x2b0>)
 8002c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c90:	f7fd fc22 	bl	80004d8 <__aeabi_dmul>
 8002c94:	a364      	add	r3, pc, #400	; (adr r3, 8002e28 <_dtoa_r+0x2b8>)
 8002c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c9a:	f7fd fa67 	bl	800016c <__adddf3>
 8002c9e:	4606      	mov	r6, r0
 8002ca0:	4620      	mov	r0, r4
 8002ca2:	460f      	mov	r7, r1
 8002ca4:	f7fd fbae 	bl	8000404 <__aeabi_i2d>
 8002ca8:	a361      	add	r3, pc, #388	; (adr r3, 8002e30 <_dtoa_r+0x2c0>)
 8002caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cae:	f7fd fc13 	bl	80004d8 <__aeabi_dmul>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	4630      	mov	r0, r6
 8002cb8:	4639      	mov	r1, r7
 8002cba:	f7fd fa57 	bl	800016c <__adddf3>
 8002cbe:	4606      	mov	r6, r0
 8002cc0:	460f      	mov	r7, r1
 8002cc2:	f7fd feb9 	bl	8000a38 <__aeabi_d2iz>
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	4682      	mov	sl, r0
 8002cca:	2300      	movs	r3, #0
 8002ccc:	4630      	mov	r0, r6
 8002cce:	4639      	mov	r1, r7
 8002cd0:	f7fd fe74 	bl	80009bc <__aeabi_dcmplt>
 8002cd4:	b148      	cbz	r0, 8002cea <_dtoa_r+0x17a>
 8002cd6:	4650      	mov	r0, sl
 8002cd8:	f7fd fb94 	bl	8000404 <__aeabi_i2d>
 8002cdc:	4632      	mov	r2, r6
 8002cde:	463b      	mov	r3, r7
 8002ce0:	f7fd fe62 	bl	80009a8 <__aeabi_dcmpeq>
 8002ce4:	b908      	cbnz	r0, 8002cea <_dtoa_r+0x17a>
 8002ce6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002cea:	f1ba 0f16 	cmp.w	sl, #22
 8002cee:	d858      	bhi.n	8002da2 <_dtoa_r+0x232>
 8002cf0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002cf4:	4b57      	ldr	r3, [pc, #348]	; (8002e54 <_dtoa_r+0x2e4>)
 8002cf6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8002cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cfe:	f7fd fe5d 	bl	80009bc <__aeabi_dcmplt>
 8002d02:	2800      	cmp	r0, #0
 8002d04:	d04f      	beq.n	8002da6 <_dtoa_r+0x236>
 8002d06:	2300      	movs	r3, #0
 8002d08:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002d0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8002d0e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002d10:	1b1c      	subs	r4, r3, r4
 8002d12:	1e63      	subs	r3, r4, #1
 8002d14:	9309      	str	r3, [sp, #36]	; 0x24
 8002d16:	bf49      	itett	mi
 8002d18:	f1c4 0301 	rsbmi	r3, r4, #1
 8002d1c:	2300      	movpl	r3, #0
 8002d1e:	9306      	strmi	r3, [sp, #24]
 8002d20:	2300      	movmi	r3, #0
 8002d22:	bf54      	ite	pl
 8002d24:	9306      	strpl	r3, [sp, #24]
 8002d26:	9309      	strmi	r3, [sp, #36]	; 0x24
 8002d28:	f1ba 0f00 	cmp.w	sl, #0
 8002d2c:	db3d      	blt.n	8002daa <_dtoa_r+0x23a>
 8002d2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d30:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8002d34:	4453      	add	r3, sl
 8002d36:	9309      	str	r3, [sp, #36]	; 0x24
 8002d38:	2300      	movs	r3, #0
 8002d3a:	930a      	str	r3, [sp, #40]	; 0x28
 8002d3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002d3e:	2b09      	cmp	r3, #9
 8002d40:	f200 808c 	bhi.w	8002e5c <_dtoa_r+0x2ec>
 8002d44:	2b05      	cmp	r3, #5
 8002d46:	bfc4      	itt	gt
 8002d48:	3b04      	subgt	r3, #4
 8002d4a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8002d4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002d4e:	bfc8      	it	gt
 8002d50:	2400      	movgt	r4, #0
 8002d52:	f1a3 0302 	sub.w	r3, r3, #2
 8002d56:	bfd8      	it	le
 8002d58:	2401      	movle	r4, #1
 8002d5a:	2b03      	cmp	r3, #3
 8002d5c:	f200 808a 	bhi.w	8002e74 <_dtoa_r+0x304>
 8002d60:	e8df f003 	tbb	[pc, r3]
 8002d64:	5b4d4f2d 	.word	0x5b4d4f2d
 8002d68:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8002d6c:	441c      	add	r4, r3
 8002d6e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8002d72:	2b20      	cmp	r3, #32
 8002d74:	bfc3      	ittte	gt
 8002d76:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8002d7a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8002d7e:	fa09 f303 	lslgt.w	r3, r9, r3
 8002d82:	f1c3 0320 	rsble	r3, r3, #32
 8002d86:	bfc6      	itte	gt
 8002d88:	fa26 f000 	lsrgt.w	r0, r6, r0
 8002d8c:	4318      	orrgt	r0, r3
 8002d8e:	fa06 f003 	lslle.w	r0, r6, r3
 8002d92:	f7fd fb27 	bl	80003e4 <__aeabi_ui2d>
 8002d96:	2301      	movs	r3, #1
 8002d98:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8002d9c:	3c01      	subs	r4, #1
 8002d9e:	9313      	str	r3, [sp, #76]	; 0x4c
 8002da0:	e76f      	b.n	8002c82 <_dtoa_r+0x112>
 8002da2:	2301      	movs	r3, #1
 8002da4:	e7b2      	b.n	8002d0c <_dtoa_r+0x19c>
 8002da6:	900f      	str	r0, [sp, #60]	; 0x3c
 8002da8:	e7b1      	b.n	8002d0e <_dtoa_r+0x19e>
 8002daa:	9b06      	ldr	r3, [sp, #24]
 8002dac:	eba3 030a 	sub.w	r3, r3, sl
 8002db0:	9306      	str	r3, [sp, #24]
 8002db2:	f1ca 0300 	rsb	r3, sl, #0
 8002db6:	930a      	str	r3, [sp, #40]	; 0x28
 8002db8:	2300      	movs	r3, #0
 8002dba:	930e      	str	r3, [sp, #56]	; 0x38
 8002dbc:	e7be      	b.n	8002d3c <_dtoa_r+0x1cc>
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	930b      	str	r3, [sp, #44]	; 0x2c
 8002dc2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	dc58      	bgt.n	8002e7a <_dtoa_r+0x30a>
 8002dc8:	f04f 0901 	mov.w	r9, #1
 8002dcc:	464b      	mov	r3, r9
 8002dce:	f8cd 9020 	str.w	r9, [sp, #32]
 8002dd2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8002dda:	6042      	str	r2, [r0, #4]
 8002ddc:	2204      	movs	r2, #4
 8002dde:	f102 0614 	add.w	r6, r2, #20
 8002de2:	429e      	cmp	r6, r3
 8002de4:	6841      	ldr	r1, [r0, #4]
 8002de6:	d94e      	bls.n	8002e86 <_dtoa_r+0x316>
 8002de8:	4628      	mov	r0, r5
 8002dea:	f000 fef3 	bl	8003bd4 <_Balloc>
 8002dee:	9003      	str	r0, [sp, #12]
 8002df0:	2800      	cmp	r0, #0
 8002df2:	d14c      	bne.n	8002e8e <_dtoa_r+0x31e>
 8002df4:	4602      	mov	r2, r0
 8002df6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8002dfa:	4b17      	ldr	r3, [pc, #92]	; (8002e58 <_dtoa_r+0x2e8>)
 8002dfc:	e6cc      	b.n	8002b98 <_dtoa_r+0x28>
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e7de      	b.n	8002dc0 <_dtoa_r+0x250>
 8002e02:	2300      	movs	r3, #0
 8002e04:	930b      	str	r3, [sp, #44]	; 0x2c
 8002e06:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002e08:	eb0a 0903 	add.w	r9, sl, r3
 8002e0c:	f109 0301 	add.w	r3, r9, #1
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	9308      	str	r3, [sp, #32]
 8002e14:	bfb8      	it	lt
 8002e16:	2301      	movlt	r3, #1
 8002e18:	e7dd      	b.n	8002dd6 <_dtoa_r+0x266>
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e7f2      	b.n	8002e04 <_dtoa_r+0x294>
 8002e1e:	bf00      	nop
 8002e20:	636f4361 	.word	0x636f4361
 8002e24:	3fd287a7 	.word	0x3fd287a7
 8002e28:	8b60c8b3 	.word	0x8b60c8b3
 8002e2c:	3fc68a28 	.word	0x3fc68a28
 8002e30:	509f79fb 	.word	0x509f79fb
 8002e34:	3fd34413 	.word	0x3fd34413
 8002e38:	08004b79 	.word	0x08004b79
 8002e3c:	08004b90 	.word	0x08004b90
 8002e40:	7ff00000 	.word	0x7ff00000
 8002e44:	08004b75 	.word	0x08004b75
 8002e48:	08004b6c 	.word	0x08004b6c
 8002e4c:	08004b49 	.word	0x08004b49
 8002e50:	3ff80000 	.word	0x3ff80000
 8002e54:	08004ce0 	.word	0x08004ce0
 8002e58:	08004beb 	.word	0x08004beb
 8002e5c:	2401      	movs	r4, #1
 8002e5e:	2300      	movs	r3, #0
 8002e60:	940b      	str	r4, [sp, #44]	; 0x2c
 8002e62:	9322      	str	r3, [sp, #136]	; 0x88
 8002e64:	f04f 39ff 	mov.w	r9, #4294967295
 8002e68:	2200      	movs	r2, #0
 8002e6a:	2312      	movs	r3, #18
 8002e6c:	f8cd 9020 	str.w	r9, [sp, #32]
 8002e70:	9223      	str	r2, [sp, #140]	; 0x8c
 8002e72:	e7b0      	b.n	8002dd6 <_dtoa_r+0x266>
 8002e74:	2301      	movs	r3, #1
 8002e76:	930b      	str	r3, [sp, #44]	; 0x2c
 8002e78:	e7f4      	b.n	8002e64 <_dtoa_r+0x2f4>
 8002e7a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8002e7e:	464b      	mov	r3, r9
 8002e80:	f8cd 9020 	str.w	r9, [sp, #32]
 8002e84:	e7a7      	b.n	8002dd6 <_dtoa_r+0x266>
 8002e86:	3101      	adds	r1, #1
 8002e88:	6041      	str	r1, [r0, #4]
 8002e8a:	0052      	lsls	r2, r2, #1
 8002e8c:	e7a7      	b.n	8002dde <_dtoa_r+0x26e>
 8002e8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002e90:	9a03      	ldr	r2, [sp, #12]
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	9b08      	ldr	r3, [sp, #32]
 8002e96:	2b0e      	cmp	r3, #14
 8002e98:	f200 80a8 	bhi.w	8002fec <_dtoa_r+0x47c>
 8002e9c:	2c00      	cmp	r4, #0
 8002e9e:	f000 80a5 	beq.w	8002fec <_dtoa_r+0x47c>
 8002ea2:	f1ba 0f00 	cmp.w	sl, #0
 8002ea6:	dd34      	ble.n	8002f12 <_dtoa_r+0x3a2>
 8002ea8:	4a9a      	ldr	r2, [pc, #616]	; (8003114 <_dtoa_r+0x5a4>)
 8002eaa:	f00a 030f 	and.w	r3, sl, #15
 8002eae:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002eb2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8002eb6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002eba:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8002ebe:	ea4f 142a 	mov.w	r4, sl, asr #4
 8002ec2:	d016      	beq.n	8002ef2 <_dtoa_r+0x382>
 8002ec4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002ec8:	4b93      	ldr	r3, [pc, #588]	; (8003118 <_dtoa_r+0x5a8>)
 8002eca:	2703      	movs	r7, #3
 8002ecc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002ed0:	f7fd fc2c 	bl	800072c <__aeabi_ddiv>
 8002ed4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002ed8:	f004 040f 	and.w	r4, r4, #15
 8002edc:	4e8e      	ldr	r6, [pc, #568]	; (8003118 <_dtoa_r+0x5a8>)
 8002ede:	b954      	cbnz	r4, 8002ef6 <_dtoa_r+0x386>
 8002ee0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8002ee4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002ee8:	f7fd fc20 	bl	800072c <__aeabi_ddiv>
 8002eec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002ef0:	e029      	b.n	8002f46 <_dtoa_r+0x3d6>
 8002ef2:	2702      	movs	r7, #2
 8002ef4:	e7f2      	b.n	8002edc <_dtoa_r+0x36c>
 8002ef6:	07e1      	lsls	r1, r4, #31
 8002ef8:	d508      	bpl.n	8002f0c <_dtoa_r+0x39c>
 8002efa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8002efe:	e9d6 2300 	ldrd	r2, r3, [r6]
 8002f02:	f7fd fae9 	bl	80004d8 <__aeabi_dmul>
 8002f06:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8002f0a:	3701      	adds	r7, #1
 8002f0c:	1064      	asrs	r4, r4, #1
 8002f0e:	3608      	adds	r6, #8
 8002f10:	e7e5      	b.n	8002ede <_dtoa_r+0x36e>
 8002f12:	f000 80a5 	beq.w	8003060 <_dtoa_r+0x4f0>
 8002f16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002f1a:	f1ca 0400 	rsb	r4, sl, #0
 8002f1e:	4b7d      	ldr	r3, [pc, #500]	; (8003114 <_dtoa_r+0x5a4>)
 8002f20:	f004 020f 	and.w	r2, r4, #15
 8002f24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f2c:	f7fd fad4 	bl	80004d8 <__aeabi_dmul>
 8002f30:	2702      	movs	r7, #2
 8002f32:	2300      	movs	r3, #0
 8002f34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002f38:	4e77      	ldr	r6, [pc, #476]	; (8003118 <_dtoa_r+0x5a8>)
 8002f3a:	1124      	asrs	r4, r4, #4
 8002f3c:	2c00      	cmp	r4, #0
 8002f3e:	f040 8084 	bne.w	800304a <_dtoa_r+0x4da>
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1d2      	bne.n	8002eec <_dtoa_r+0x37c>
 8002f46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	f000 808b 	beq.w	8003064 <_dtoa_r+0x4f4>
 8002f4e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8002f52:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8002f56:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	4b6f      	ldr	r3, [pc, #444]	; (800311c <_dtoa_r+0x5ac>)
 8002f5e:	f7fd fd2d 	bl	80009bc <__aeabi_dcmplt>
 8002f62:	2800      	cmp	r0, #0
 8002f64:	d07e      	beq.n	8003064 <_dtoa_r+0x4f4>
 8002f66:	9b08      	ldr	r3, [sp, #32]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d07b      	beq.n	8003064 <_dtoa_r+0x4f4>
 8002f6c:	f1b9 0f00 	cmp.w	r9, #0
 8002f70:	dd38      	ble.n	8002fe4 <_dtoa_r+0x474>
 8002f72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8002f76:	2200      	movs	r2, #0
 8002f78:	4b69      	ldr	r3, [pc, #420]	; (8003120 <_dtoa_r+0x5b0>)
 8002f7a:	f7fd faad 	bl	80004d8 <__aeabi_dmul>
 8002f7e:	464c      	mov	r4, r9
 8002f80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002f84:	f10a 38ff 	add.w	r8, sl, #4294967295
 8002f88:	3701      	adds	r7, #1
 8002f8a:	4638      	mov	r0, r7
 8002f8c:	f7fd fa3a 	bl	8000404 <__aeabi_i2d>
 8002f90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002f94:	f7fd faa0 	bl	80004d8 <__aeabi_dmul>
 8002f98:	2200      	movs	r2, #0
 8002f9a:	4b62      	ldr	r3, [pc, #392]	; (8003124 <_dtoa_r+0x5b4>)
 8002f9c:	f7fd f8e6 	bl	800016c <__adddf3>
 8002fa0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8002fa4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8002fa8:	9611      	str	r6, [sp, #68]	; 0x44
 8002faa:	2c00      	cmp	r4, #0
 8002fac:	d15d      	bne.n	800306a <_dtoa_r+0x4fa>
 8002fae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	4b5c      	ldr	r3, [pc, #368]	; (8003128 <_dtoa_r+0x5b8>)
 8002fb6:	f7fd f8d7 	bl	8000168 <__aeabi_dsub>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002fc2:	4633      	mov	r3, r6
 8002fc4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002fc6:	f7fd fd17 	bl	80009f8 <__aeabi_dcmpgt>
 8002fca:	2800      	cmp	r0, #0
 8002fcc:	f040 829c 	bne.w	8003508 <_dtoa_r+0x998>
 8002fd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002fd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002fd6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8002fda:	f7fd fcef 	bl	80009bc <__aeabi_dcmplt>
 8002fde:	2800      	cmp	r0, #0
 8002fe0:	f040 8290 	bne.w	8003504 <_dtoa_r+0x994>
 8002fe4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8002fe8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8002fec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	f2c0 8152 	blt.w	8003298 <_dtoa_r+0x728>
 8002ff4:	f1ba 0f0e 	cmp.w	sl, #14
 8002ff8:	f300 814e 	bgt.w	8003298 <_dtoa_r+0x728>
 8002ffc:	4b45      	ldr	r3, [pc, #276]	; (8003114 <_dtoa_r+0x5a4>)
 8002ffe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003002:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003006:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800300a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800300c:	2b00      	cmp	r3, #0
 800300e:	f280 80db 	bge.w	80031c8 <_dtoa_r+0x658>
 8003012:	9b08      	ldr	r3, [sp, #32]
 8003014:	2b00      	cmp	r3, #0
 8003016:	f300 80d7 	bgt.w	80031c8 <_dtoa_r+0x658>
 800301a:	f040 8272 	bne.w	8003502 <_dtoa_r+0x992>
 800301e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003022:	2200      	movs	r2, #0
 8003024:	4b40      	ldr	r3, [pc, #256]	; (8003128 <_dtoa_r+0x5b8>)
 8003026:	f7fd fa57 	bl	80004d8 <__aeabi_dmul>
 800302a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800302e:	f7fd fcd9 	bl	80009e4 <__aeabi_dcmpge>
 8003032:	9c08      	ldr	r4, [sp, #32]
 8003034:	4626      	mov	r6, r4
 8003036:	2800      	cmp	r0, #0
 8003038:	f040 8248 	bne.w	80034cc <_dtoa_r+0x95c>
 800303c:	2331      	movs	r3, #49	; 0x31
 800303e:	9f03      	ldr	r7, [sp, #12]
 8003040:	f10a 0a01 	add.w	sl, sl, #1
 8003044:	f807 3b01 	strb.w	r3, [r7], #1
 8003048:	e244      	b.n	80034d4 <_dtoa_r+0x964>
 800304a:	07e2      	lsls	r2, r4, #31
 800304c:	d505      	bpl.n	800305a <_dtoa_r+0x4ea>
 800304e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003052:	f7fd fa41 	bl	80004d8 <__aeabi_dmul>
 8003056:	2301      	movs	r3, #1
 8003058:	3701      	adds	r7, #1
 800305a:	1064      	asrs	r4, r4, #1
 800305c:	3608      	adds	r6, #8
 800305e:	e76d      	b.n	8002f3c <_dtoa_r+0x3cc>
 8003060:	2702      	movs	r7, #2
 8003062:	e770      	b.n	8002f46 <_dtoa_r+0x3d6>
 8003064:	46d0      	mov	r8, sl
 8003066:	9c08      	ldr	r4, [sp, #32]
 8003068:	e78f      	b.n	8002f8a <_dtoa_r+0x41a>
 800306a:	9903      	ldr	r1, [sp, #12]
 800306c:	4b29      	ldr	r3, [pc, #164]	; (8003114 <_dtoa_r+0x5a4>)
 800306e:	4421      	add	r1, r4
 8003070:	9112      	str	r1, [sp, #72]	; 0x48
 8003072:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003074:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003078:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800307c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003080:	2900      	cmp	r1, #0
 8003082:	d055      	beq.n	8003130 <_dtoa_r+0x5c0>
 8003084:	2000      	movs	r0, #0
 8003086:	4929      	ldr	r1, [pc, #164]	; (800312c <_dtoa_r+0x5bc>)
 8003088:	f7fd fb50 	bl	800072c <__aeabi_ddiv>
 800308c:	463b      	mov	r3, r7
 800308e:	4632      	mov	r2, r6
 8003090:	f7fd f86a 	bl	8000168 <__aeabi_dsub>
 8003094:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003098:	9f03      	ldr	r7, [sp, #12]
 800309a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800309e:	f7fd fccb 	bl	8000a38 <__aeabi_d2iz>
 80030a2:	4604      	mov	r4, r0
 80030a4:	f7fd f9ae 	bl	8000404 <__aeabi_i2d>
 80030a8:	4602      	mov	r2, r0
 80030aa:	460b      	mov	r3, r1
 80030ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80030b0:	f7fd f85a 	bl	8000168 <__aeabi_dsub>
 80030b4:	4602      	mov	r2, r0
 80030b6:	460b      	mov	r3, r1
 80030b8:	3430      	adds	r4, #48	; 0x30
 80030ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80030be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80030c2:	f807 4b01 	strb.w	r4, [r7], #1
 80030c6:	f7fd fc79 	bl	80009bc <__aeabi_dcmplt>
 80030ca:	2800      	cmp	r0, #0
 80030cc:	d174      	bne.n	80031b8 <_dtoa_r+0x648>
 80030ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80030d2:	2000      	movs	r0, #0
 80030d4:	4911      	ldr	r1, [pc, #68]	; (800311c <_dtoa_r+0x5ac>)
 80030d6:	f7fd f847 	bl	8000168 <__aeabi_dsub>
 80030da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80030de:	f7fd fc6d 	bl	80009bc <__aeabi_dcmplt>
 80030e2:	2800      	cmp	r0, #0
 80030e4:	f040 80b7 	bne.w	8003256 <_dtoa_r+0x6e6>
 80030e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80030ea:	429f      	cmp	r7, r3
 80030ec:	f43f af7a 	beq.w	8002fe4 <_dtoa_r+0x474>
 80030f0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80030f4:	2200      	movs	r2, #0
 80030f6:	4b0a      	ldr	r3, [pc, #40]	; (8003120 <_dtoa_r+0x5b0>)
 80030f8:	f7fd f9ee 	bl	80004d8 <__aeabi_dmul>
 80030fc:	2200      	movs	r2, #0
 80030fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003102:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003106:	4b06      	ldr	r3, [pc, #24]	; (8003120 <_dtoa_r+0x5b0>)
 8003108:	f7fd f9e6 	bl	80004d8 <__aeabi_dmul>
 800310c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003110:	e7c3      	b.n	800309a <_dtoa_r+0x52a>
 8003112:	bf00      	nop
 8003114:	08004ce0 	.word	0x08004ce0
 8003118:	08004cb8 	.word	0x08004cb8
 800311c:	3ff00000 	.word	0x3ff00000
 8003120:	40240000 	.word	0x40240000
 8003124:	401c0000 	.word	0x401c0000
 8003128:	40140000 	.word	0x40140000
 800312c:	3fe00000 	.word	0x3fe00000
 8003130:	4630      	mov	r0, r6
 8003132:	4639      	mov	r1, r7
 8003134:	f7fd f9d0 	bl	80004d8 <__aeabi_dmul>
 8003138:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800313a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800313e:	9c03      	ldr	r4, [sp, #12]
 8003140:	9314      	str	r3, [sp, #80]	; 0x50
 8003142:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003146:	f7fd fc77 	bl	8000a38 <__aeabi_d2iz>
 800314a:	9015      	str	r0, [sp, #84]	; 0x54
 800314c:	f7fd f95a 	bl	8000404 <__aeabi_i2d>
 8003150:	4602      	mov	r2, r0
 8003152:	460b      	mov	r3, r1
 8003154:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003158:	f7fd f806 	bl	8000168 <__aeabi_dsub>
 800315c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800315e:	4606      	mov	r6, r0
 8003160:	3330      	adds	r3, #48	; 0x30
 8003162:	f804 3b01 	strb.w	r3, [r4], #1
 8003166:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003168:	460f      	mov	r7, r1
 800316a:	429c      	cmp	r4, r3
 800316c:	f04f 0200 	mov.w	r2, #0
 8003170:	d124      	bne.n	80031bc <_dtoa_r+0x64c>
 8003172:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003176:	4bb0      	ldr	r3, [pc, #704]	; (8003438 <_dtoa_r+0x8c8>)
 8003178:	f7fc fff8 	bl	800016c <__adddf3>
 800317c:	4602      	mov	r2, r0
 800317e:	460b      	mov	r3, r1
 8003180:	4630      	mov	r0, r6
 8003182:	4639      	mov	r1, r7
 8003184:	f7fd fc38 	bl	80009f8 <__aeabi_dcmpgt>
 8003188:	2800      	cmp	r0, #0
 800318a:	d163      	bne.n	8003254 <_dtoa_r+0x6e4>
 800318c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003190:	2000      	movs	r0, #0
 8003192:	49a9      	ldr	r1, [pc, #676]	; (8003438 <_dtoa_r+0x8c8>)
 8003194:	f7fc ffe8 	bl	8000168 <__aeabi_dsub>
 8003198:	4602      	mov	r2, r0
 800319a:	460b      	mov	r3, r1
 800319c:	4630      	mov	r0, r6
 800319e:	4639      	mov	r1, r7
 80031a0:	f7fd fc0c 	bl	80009bc <__aeabi_dcmplt>
 80031a4:	2800      	cmp	r0, #0
 80031a6:	f43f af1d 	beq.w	8002fe4 <_dtoa_r+0x474>
 80031aa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80031ac:	1e7b      	subs	r3, r7, #1
 80031ae:	9314      	str	r3, [sp, #80]	; 0x50
 80031b0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80031b4:	2b30      	cmp	r3, #48	; 0x30
 80031b6:	d0f8      	beq.n	80031aa <_dtoa_r+0x63a>
 80031b8:	46c2      	mov	sl, r8
 80031ba:	e03b      	b.n	8003234 <_dtoa_r+0x6c4>
 80031bc:	4b9f      	ldr	r3, [pc, #636]	; (800343c <_dtoa_r+0x8cc>)
 80031be:	f7fd f98b 	bl	80004d8 <__aeabi_dmul>
 80031c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80031c6:	e7bc      	b.n	8003142 <_dtoa_r+0x5d2>
 80031c8:	9f03      	ldr	r7, [sp, #12]
 80031ca:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80031ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80031d2:	4640      	mov	r0, r8
 80031d4:	4649      	mov	r1, r9
 80031d6:	f7fd faa9 	bl	800072c <__aeabi_ddiv>
 80031da:	f7fd fc2d 	bl	8000a38 <__aeabi_d2iz>
 80031de:	4604      	mov	r4, r0
 80031e0:	f7fd f910 	bl	8000404 <__aeabi_i2d>
 80031e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80031e8:	f7fd f976 	bl	80004d8 <__aeabi_dmul>
 80031ec:	4602      	mov	r2, r0
 80031ee:	460b      	mov	r3, r1
 80031f0:	4640      	mov	r0, r8
 80031f2:	4649      	mov	r1, r9
 80031f4:	f7fc ffb8 	bl	8000168 <__aeabi_dsub>
 80031f8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80031fc:	f807 6b01 	strb.w	r6, [r7], #1
 8003200:	9e03      	ldr	r6, [sp, #12]
 8003202:	f8dd c020 	ldr.w	ip, [sp, #32]
 8003206:	1bbe      	subs	r6, r7, r6
 8003208:	45b4      	cmp	ip, r6
 800320a:	4602      	mov	r2, r0
 800320c:	460b      	mov	r3, r1
 800320e:	d136      	bne.n	800327e <_dtoa_r+0x70e>
 8003210:	f7fc ffac 	bl	800016c <__adddf3>
 8003214:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003218:	4680      	mov	r8, r0
 800321a:	4689      	mov	r9, r1
 800321c:	f7fd fbec 	bl	80009f8 <__aeabi_dcmpgt>
 8003220:	bb58      	cbnz	r0, 800327a <_dtoa_r+0x70a>
 8003222:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003226:	4640      	mov	r0, r8
 8003228:	4649      	mov	r1, r9
 800322a:	f7fd fbbd 	bl	80009a8 <__aeabi_dcmpeq>
 800322e:	b108      	cbz	r0, 8003234 <_dtoa_r+0x6c4>
 8003230:	07e1      	lsls	r1, r4, #31
 8003232:	d422      	bmi.n	800327a <_dtoa_r+0x70a>
 8003234:	4628      	mov	r0, r5
 8003236:	4659      	mov	r1, fp
 8003238:	f000 fd0c 	bl	8003c54 <_Bfree>
 800323c:	2300      	movs	r3, #0
 800323e:	703b      	strb	r3, [r7, #0]
 8003240:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8003242:	f10a 0001 	add.w	r0, sl, #1
 8003246:	6018      	str	r0, [r3, #0]
 8003248:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800324a:	2b00      	cmp	r3, #0
 800324c:	f43f acde 	beq.w	8002c0c <_dtoa_r+0x9c>
 8003250:	601f      	str	r7, [r3, #0]
 8003252:	e4db      	b.n	8002c0c <_dtoa_r+0x9c>
 8003254:	4627      	mov	r7, r4
 8003256:	463b      	mov	r3, r7
 8003258:	461f      	mov	r7, r3
 800325a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800325e:	2a39      	cmp	r2, #57	; 0x39
 8003260:	d107      	bne.n	8003272 <_dtoa_r+0x702>
 8003262:	9a03      	ldr	r2, [sp, #12]
 8003264:	429a      	cmp	r2, r3
 8003266:	d1f7      	bne.n	8003258 <_dtoa_r+0x6e8>
 8003268:	2230      	movs	r2, #48	; 0x30
 800326a:	9903      	ldr	r1, [sp, #12]
 800326c:	f108 0801 	add.w	r8, r8, #1
 8003270:	700a      	strb	r2, [r1, #0]
 8003272:	781a      	ldrb	r2, [r3, #0]
 8003274:	3201      	adds	r2, #1
 8003276:	701a      	strb	r2, [r3, #0]
 8003278:	e79e      	b.n	80031b8 <_dtoa_r+0x648>
 800327a:	46d0      	mov	r8, sl
 800327c:	e7eb      	b.n	8003256 <_dtoa_r+0x6e6>
 800327e:	2200      	movs	r2, #0
 8003280:	4b6e      	ldr	r3, [pc, #440]	; (800343c <_dtoa_r+0x8cc>)
 8003282:	f7fd f929 	bl	80004d8 <__aeabi_dmul>
 8003286:	2200      	movs	r2, #0
 8003288:	2300      	movs	r3, #0
 800328a:	4680      	mov	r8, r0
 800328c:	4689      	mov	r9, r1
 800328e:	f7fd fb8b 	bl	80009a8 <__aeabi_dcmpeq>
 8003292:	2800      	cmp	r0, #0
 8003294:	d09b      	beq.n	80031ce <_dtoa_r+0x65e>
 8003296:	e7cd      	b.n	8003234 <_dtoa_r+0x6c4>
 8003298:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800329a:	2a00      	cmp	r2, #0
 800329c:	f000 80d0 	beq.w	8003440 <_dtoa_r+0x8d0>
 80032a0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80032a2:	2a01      	cmp	r2, #1
 80032a4:	f300 80ae 	bgt.w	8003404 <_dtoa_r+0x894>
 80032a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80032aa:	2a00      	cmp	r2, #0
 80032ac:	f000 80a6 	beq.w	80033fc <_dtoa_r+0x88c>
 80032b0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80032b4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80032b6:	9f06      	ldr	r7, [sp, #24]
 80032b8:	9a06      	ldr	r2, [sp, #24]
 80032ba:	2101      	movs	r1, #1
 80032bc:	441a      	add	r2, r3
 80032be:	9206      	str	r2, [sp, #24]
 80032c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80032c2:	4628      	mov	r0, r5
 80032c4:	441a      	add	r2, r3
 80032c6:	9209      	str	r2, [sp, #36]	; 0x24
 80032c8:	f000 fd7a 	bl	8003dc0 <__i2b>
 80032cc:	4606      	mov	r6, r0
 80032ce:	2f00      	cmp	r7, #0
 80032d0:	dd0c      	ble.n	80032ec <_dtoa_r+0x77c>
 80032d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	dd09      	ble.n	80032ec <_dtoa_r+0x77c>
 80032d8:	42bb      	cmp	r3, r7
 80032da:	bfa8      	it	ge
 80032dc:	463b      	movge	r3, r7
 80032de:	9a06      	ldr	r2, [sp, #24]
 80032e0:	1aff      	subs	r7, r7, r3
 80032e2:	1ad2      	subs	r2, r2, r3
 80032e4:	9206      	str	r2, [sp, #24]
 80032e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	9309      	str	r3, [sp, #36]	; 0x24
 80032ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032ee:	b1f3      	cbz	r3, 800332e <_dtoa_r+0x7be>
 80032f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	f000 80a8 	beq.w	8003448 <_dtoa_r+0x8d8>
 80032f8:	2c00      	cmp	r4, #0
 80032fa:	dd10      	ble.n	800331e <_dtoa_r+0x7ae>
 80032fc:	4631      	mov	r1, r6
 80032fe:	4622      	mov	r2, r4
 8003300:	4628      	mov	r0, r5
 8003302:	f000 fe1b 	bl	8003f3c <__pow5mult>
 8003306:	465a      	mov	r2, fp
 8003308:	4601      	mov	r1, r0
 800330a:	4606      	mov	r6, r0
 800330c:	4628      	mov	r0, r5
 800330e:	f000 fd6d 	bl	8003dec <__multiply>
 8003312:	4680      	mov	r8, r0
 8003314:	4659      	mov	r1, fp
 8003316:	4628      	mov	r0, r5
 8003318:	f000 fc9c 	bl	8003c54 <_Bfree>
 800331c:	46c3      	mov	fp, r8
 800331e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003320:	1b1a      	subs	r2, r3, r4
 8003322:	d004      	beq.n	800332e <_dtoa_r+0x7be>
 8003324:	4659      	mov	r1, fp
 8003326:	4628      	mov	r0, r5
 8003328:	f000 fe08 	bl	8003f3c <__pow5mult>
 800332c:	4683      	mov	fp, r0
 800332e:	2101      	movs	r1, #1
 8003330:	4628      	mov	r0, r5
 8003332:	f000 fd45 	bl	8003dc0 <__i2b>
 8003336:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003338:	4604      	mov	r4, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	f340 8086 	ble.w	800344c <_dtoa_r+0x8dc>
 8003340:	461a      	mov	r2, r3
 8003342:	4601      	mov	r1, r0
 8003344:	4628      	mov	r0, r5
 8003346:	f000 fdf9 	bl	8003f3c <__pow5mult>
 800334a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800334c:	4604      	mov	r4, r0
 800334e:	2b01      	cmp	r3, #1
 8003350:	dd7f      	ble.n	8003452 <_dtoa_r+0x8e2>
 8003352:	f04f 0800 	mov.w	r8, #0
 8003356:	6923      	ldr	r3, [r4, #16]
 8003358:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800335c:	6918      	ldr	r0, [r3, #16]
 800335e:	f000 fce1 	bl	8003d24 <__hi0bits>
 8003362:	f1c0 0020 	rsb	r0, r0, #32
 8003366:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003368:	4418      	add	r0, r3
 800336a:	f010 001f 	ands.w	r0, r0, #31
 800336e:	f000 8092 	beq.w	8003496 <_dtoa_r+0x926>
 8003372:	f1c0 0320 	rsb	r3, r0, #32
 8003376:	2b04      	cmp	r3, #4
 8003378:	f340 808a 	ble.w	8003490 <_dtoa_r+0x920>
 800337c:	f1c0 001c 	rsb	r0, r0, #28
 8003380:	9b06      	ldr	r3, [sp, #24]
 8003382:	4407      	add	r7, r0
 8003384:	4403      	add	r3, r0
 8003386:	9306      	str	r3, [sp, #24]
 8003388:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800338a:	4403      	add	r3, r0
 800338c:	9309      	str	r3, [sp, #36]	; 0x24
 800338e:	9b06      	ldr	r3, [sp, #24]
 8003390:	2b00      	cmp	r3, #0
 8003392:	dd05      	ble.n	80033a0 <_dtoa_r+0x830>
 8003394:	4659      	mov	r1, fp
 8003396:	461a      	mov	r2, r3
 8003398:	4628      	mov	r0, r5
 800339a:	f000 fe29 	bl	8003ff0 <__lshift>
 800339e:	4683      	mov	fp, r0
 80033a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	dd05      	ble.n	80033b2 <_dtoa_r+0x842>
 80033a6:	4621      	mov	r1, r4
 80033a8:	461a      	mov	r2, r3
 80033aa:	4628      	mov	r0, r5
 80033ac:	f000 fe20 	bl	8003ff0 <__lshift>
 80033b0:	4604      	mov	r4, r0
 80033b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d070      	beq.n	800349a <_dtoa_r+0x92a>
 80033b8:	4621      	mov	r1, r4
 80033ba:	4658      	mov	r0, fp
 80033bc:	f000 fe88 	bl	80040d0 <__mcmp>
 80033c0:	2800      	cmp	r0, #0
 80033c2:	da6a      	bge.n	800349a <_dtoa_r+0x92a>
 80033c4:	2300      	movs	r3, #0
 80033c6:	4659      	mov	r1, fp
 80033c8:	220a      	movs	r2, #10
 80033ca:	4628      	mov	r0, r5
 80033cc:	f000 fc64 	bl	8003c98 <__multadd>
 80033d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80033d2:	4683      	mov	fp, r0
 80033d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80033d8:	2b00      	cmp	r3, #0
 80033da:	f000 8194 	beq.w	8003706 <_dtoa_r+0xb96>
 80033de:	4631      	mov	r1, r6
 80033e0:	2300      	movs	r3, #0
 80033e2:	220a      	movs	r2, #10
 80033e4:	4628      	mov	r0, r5
 80033e6:	f000 fc57 	bl	8003c98 <__multadd>
 80033ea:	f1b9 0f00 	cmp.w	r9, #0
 80033ee:	4606      	mov	r6, r0
 80033f0:	f300 8093 	bgt.w	800351a <_dtoa_r+0x9aa>
 80033f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	dc57      	bgt.n	80034aa <_dtoa_r+0x93a>
 80033fa:	e08e      	b.n	800351a <_dtoa_r+0x9aa>
 80033fc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80033fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003402:	e757      	b.n	80032b4 <_dtoa_r+0x744>
 8003404:	9b08      	ldr	r3, [sp, #32]
 8003406:	1e5c      	subs	r4, r3, #1
 8003408:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800340a:	42a3      	cmp	r3, r4
 800340c:	bfb7      	itett	lt
 800340e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8003410:	1b1c      	subge	r4, r3, r4
 8003412:	1ae2      	sublt	r2, r4, r3
 8003414:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8003416:	bfbe      	ittt	lt
 8003418:	940a      	strlt	r4, [sp, #40]	; 0x28
 800341a:	189b      	addlt	r3, r3, r2
 800341c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800341e:	9b08      	ldr	r3, [sp, #32]
 8003420:	bfb8      	it	lt
 8003422:	2400      	movlt	r4, #0
 8003424:	2b00      	cmp	r3, #0
 8003426:	bfbb      	ittet	lt
 8003428:	9b06      	ldrlt	r3, [sp, #24]
 800342a:	9a08      	ldrlt	r2, [sp, #32]
 800342c:	9f06      	ldrge	r7, [sp, #24]
 800342e:	1a9f      	sublt	r7, r3, r2
 8003430:	bfac      	ite	ge
 8003432:	9b08      	ldrge	r3, [sp, #32]
 8003434:	2300      	movlt	r3, #0
 8003436:	e73f      	b.n	80032b8 <_dtoa_r+0x748>
 8003438:	3fe00000 	.word	0x3fe00000
 800343c:	40240000 	.word	0x40240000
 8003440:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003442:	9f06      	ldr	r7, [sp, #24]
 8003444:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8003446:	e742      	b.n	80032ce <_dtoa_r+0x75e>
 8003448:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800344a:	e76b      	b.n	8003324 <_dtoa_r+0x7b4>
 800344c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800344e:	2b01      	cmp	r3, #1
 8003450:	dc19      	bgt.n	8003486 <_dtoa_r+0x916>
 8003452:	9b04      	ldr	r3, [sp, #16]
 8003454:	b9bb      	cbnz	r3, 8003486 <_dtoa_r+0x916>
 8003456:	9b05      	ldr	r3, [sp, #20]
 8003458:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800345c:	b99b      	cbnz	r3, 8003486 <_dtoa_r+0x916>
 800345e:	9b05      	ldr	r3, [sp, #20]
 8003460:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003464:	0d1b      	lsrs	r3, r3, #20
 8003466:	051b      	lsls	r3, r3, #20
 8003468:	b183      	cbz	r3, 800348c <_dtoa_r+0x91c>
 800346a:	f04f 0801 	mov.w	r8, #1
 800346e:	9b06      	ldr	r3, [sp, #24]
 8003470:	3301      	adds	r3, #1
 8003472:	9306      	str	r3, [sp, #24]
 8003474:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003476:	3301      	adds	r3, #1
 8003478:	9309      	str	r3, [sp, #36]	; 0x24
 800347a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800347c:	2b00      	cmp	r3, #0
 800347e:	f47f af6a 	bne.w	8003356 <_dtoa_r+0x7e6>
 8003482:	2001      	movs	r0, #1
 8003484:	e76f      	b.n	8003366 <_dtoa_r+0x7f6>
 8003486:	f04f 0800 	mov.w	r8, #0
 800348a:	e7f6      	b.n	800347a <_dtoa_r+0x90a>
 800348c:	4698      	mov	r8, r3
 800348e:	e7f4      	b.n	800347a <_dtoa_r+0x90a>
 8003490:	f43f af7d 	beq.w	800338e <_dtoa_r+0x81e>
 8003494:	4618      	mov	r0, r3
 8003496:	301c      	adds	r0, #28
 8003498:	e772      	b.n	8003380 <_dtoa_r+0x810>
 800349a:	9b08      	ldr	r3, [sp, #32]
 800349c:	2b00      	cmp	r3, #0
 800349e:	dc36      	bgt.n	800350e <_dtoa_r+0x99e>
 80034a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	dd33      	ble.n	800350e <_dtoa_r+0x99e>
 80034a6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80034aa:	f1b9 0f00 	cmp.w	r9, #0
 80034ae:	d10d      	bne.n	80034cc <_dtoa_r+0x95c>
 80034b0:	4621      	mov	r1, r4
 80034b2:	464b      	mov	r3, r9
 80034b4:	2205      	movs	r2, #5
 80034b6:	4628      	mov	r0, r5
 80034b8:	f000 fbee 	bl	8003c98 <__multadd>
 80034bc:	4601      	mov	r1, r0
 80034be:	4604      	mov	r4, r0
 80034c0:	4658      	mov	r0, fp
 80034c2:	f000 fe05 	bl	80040d0 <__mcmp>
 80034c6:	2800      	cmp	r0, #0
 80034c8:	f73f adb8 	bgt.w	800303c <_dtoa_r+0x4cc>
 80034cc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80034ce:	9f03      	ldr	r7, [sp, #12]
 80034d0:	ea6f 0a03 	mvn.w	sl, r3
 80034d4:	f04f 0800 	mov.w	r8, #0
 80034d8:	4621      	mov	r1, r4
 80034da:	4628      	mov	r0, r5
 80034dc:	f000 fbba 	bl	8003c54 <_Bfree>
 80034e0:	2e00      	cmp	r6, #0
 80034e2:	f43f aea7 	beq.w	8003234 <_dtoa_r+0x6c4>
 80034e6:	f1b8 0f00 	cmp.w	r8, #0
 80034ea:	d005      	beq.n	80034f8 <_dtoa_r+0x988>
 80034ec:	45b0      	cmp	r8, r6
 80034ee:	d003      	beq.n	80034f8 <_dtoa_r+0x988>
 80034f0:	4641      	mov	r1, r8
 80034f2:	4628      	mov	r0, r5
 80034f4:	f000 fbae 	bl	8003c54 <_Bfree>
 80034f8:	4631      	mov	r1, r6
 80034fa:	4628      	mov	r0, r5
 80034fc:	f000 fbaa 	bl	8003c54 <_Bfree>
 8003500:	e698      	b.n	8003234 <_dtoa_r+0x6c4>
 8003502:	2400      	movs	r4, #0
 8003504:	4626      	mov	r6, r4
 8003506:	e7e1      	b.n	80034cc <_dtoa_r+0x95c>
 8003508:	46c2      	mov	sl, r8
 800350a:	4626      	mov	r6, r4
 800350c:	e596      	b.n	800303c <_dtoa_r+0x4cc>
 800350e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003510:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003514:	2b00      	cmp	r3, #0
 8003516:	f000 80fd 	beq.w	8003714 <_dtoa_r+0xba4>
 800351a:	2f00      	cmp	r7, #0
 800351c:	dd05      	ble.n	800352a <_dtoa_r+0x9ba>
 800351e:	4631      	mov	r1, r6
 8003520:	463a      	mov	r2, r7
 8003522:	4628      	mov	r0, r5
 8003524:	f000 fd64 	bl	8003ff0 <__lshift>
 8003528:	4606      	mov	r6, r0
 800352a:	f1b8 0f00 	cmp.w	r8, #0
 800352e:	d05c      	beq.n	80035ea <_dtoa_r+0xa7a>
 8003530:	4628      	mov	r0, r5
 8003532:	6871      	ldr	r1, [r6, #4]
 8003534:	f000 fb4e 	bl	8003bd4 <_Balloc>
 8003538:	4607      	mov	r7, r0
 800353a:	b928      	cbnz	r0, 8003548 <_dtoa_r+0x9d8>
 800353c:	4602      	mov	r2, r0
 800353e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8003542:	4b7f      	ldr	r3, [pc, #508]	; (8003740 <_dtoa_r+0xbd0>)
 8003544:	f7ff bb28 	b.w	8002b98 <_dtoa_r+0x28>
 8003548:	6932      	ldr	r2, [r6, #16]
 800354a:	f106 010c 	add.w	r1, r6, #12
 800354e:	3202      	adds	r2, #2
 8003550:	0092      	lsls	r2, r2, #2
 8003552:	300c      	adds	r0, #12
 8003554:	f000 fb30 	bl	8003bb8 <memcpy>
 8003558:	2201      	movs	r2, #1
 800355a:	4639      	mov	r1, r7
 800355c:	4628      	mov	r0, r5
 800355e:	f000 fd47 	bl	8003ff0 <__lshift>
 8003562:	46b0      	mov	r8, r6
 8003564:	4606      	mov	r6, r0
 8003566:	9b03      	ldr	r3, [sp, #12]
 8003568:	3301      	adds	r3, #1
 800356a:	9308      	str	r3, [sp, #32]
 800356c:	9b03      	ldr	r3, [sp, #12]
 800356e:	444b      	add	r3, r9
 8003570:	930a      	str	r3, [sp, #40]	; 0x28
 8003572:	9b04      	ldr	r3, [sp, #16]
 8003574:	f003 0301 	and.w	r3, r3, #1
 8003578:	9309      	str	r3, [sp, #36]	; 0x24
 800357a:	9b08      	ldr	r3, [sp, #32]
 800357c:	4621      	mov	r1, r4
 800357e:	3b01      	subs	r3, #1
 8003580:	4658      	mov	r0, fp
 8003582:	9304      	str	r3, [sp, #16]
 8003584:	f7ff fa66 	bl	8002a54 <quorem>
 8003588:	4603      	mov	r3, r0
 800358a:	4641      	mov	r1, r8
 800358c:	3330      	adds	r3, #48	; 0x30
 800358e:	9006      	str	r0, [sp, #24]
 8003590:	4658      	mov	r0, fp
 8003592:	930b      	str	r3, [sp, #44]	; 0x2c
 8003594:	f000 fd9c 	bl	80040d0 <__mcmp>
 8003598:	4632      	mov	r2, r6
 800359a:	4681      	mov	r9, r0
 800359c:	4621      	mov	r1, r4
 800359e:	4628      	mov	r0, r5
 80035a0:	f000 fdb2 	bl	8004108 <__mdiff>
 80035a4:	68c2      	ldr	r2, [r0, #12]
 80035a6:	4607      	mov	r7, r0
 80035a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80035aa:	bb02      	cbnz	r2, 80035ee <_dtoa_r+0xa7e>
 80035ac:	4601      	mov	r1, r0
 80035ae:	4658      	mov	r0, fp
 80035b0:	f000 fd8e 	bl	80040d0 <__mcmp>
 80035b4:	4602      	mov	r2, r0
 80035b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80035b8:	4639      	mov	r1, r7
 80035ba:	4628      	mov	r0, r5
 80035bc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80035c0:	f000 fb48 	bl	8003c54 <_Bfree>
 80035c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80035c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80035c8:	9f08      	ldr	r7, [sp, #32]
 80035ca:	ea43 0102 	orr.w	r1, r3, r2
 80035ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035d0:	430b      	orrs	r3, r1
 80035d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80035d4:	d10d      	bne.n	80035f2 <_dtoa_r+0xa82>
 80035d6:	2b39      	cmp	r3, #57	; 0x39
 80035d8:	d029      	beq.n	800362e <_dtoa_r+0xabe>
 80035da:	f1b9 0f00 	cmp.w	r9, #0
 80035de:	dd01      	ble.n	80035e4 <_dtoa_r+0xa74>
 80035e0:	9b06      	ldr	r3, [sp, #24]
 80035e2:	3331      	adds	r3, #49	; 0x31
 80035e4:	9a04      	ldr	r2, [sp, #16]
 80035e6:	7013      	strb	r3, [r2, #0]
 80035e8:	e776      	b.n	80034d8 <_dtoa_r+0x968>
 80035ea:	4630      	mov	r0, r6
 80035ec:	e7b9      	b.n	8003562 <_dtoa_r+0x9f2>
 80035ee:	2201      	movs	r2, #1
 80035f0:	e7e2      	b.n	80035b8 <_dtoa_r+0xa48>
 80035f2:	f1b9 0f00 	cmp.w	r9, #0
 80035f6:	db06      	blt.n	8003606 <_dtoa_r+0xa96>
 80035f8:	9922      	ldr	r1, [sp, #136]	; 0x88
 80035fa:	ea41 0909 	orr.w	r9, r1, r9
 80035fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003600:	ea59 0101 	orrs.w	r1, r9, r1
 8003604:	d120      	bne.n	8003648 <_dtoa_r+0xad8>
 8003606:	2a00      	cmp	r2, #0
 8003608:	ddec      	ble.n	80035e4 <_dtoa_r+0xa74>
 800360a:	4659      	mov	r1, fp
 800360c:	2201      	movs	r2, #1
 800360e:	4628      	mov	r0, r5
 8003610:	9308      	str	r3, [sp, #32]
 8003612:	f000 fced 	bl	8003ff0 <__lshift>
 8003616:	4621      	mov	r1, r4
 8003618:	4683      	mov	fp, r0
 800361a:	f000 fd59 	bl	80040d0 <__mcmp>
 800361e:	2800      	cmp	r0, #0
 8003620:	9b08      	ldr	r3, [sp, #32]
 8003622:	dc02      	bgt.n	800362a <_dtoa_r+0xaba>
 8003624:	d1de      	bne.n	80035e4 <_dtoa_r+0xa74>
 8003626:	07da      	lsls	r2, r3, #31
 8003628:	d5dc      	bpl.n	80035e4 <_dtoa_r+0xa74>
 800362a:	2b39      	cmp	r3, #57	; 0x39
 800362c:	d1d8      	bne.n	80035e0 <_dtoa_r+0xa70>
 800362e:	2339      	movs	r3, #57	; 0x39
 8003630:	9a04      	ldr	r2, [sp, #16]
 8003632:	7013      	strb	r3, [r2, #0]
 8003634:	463b      	mov	r3, r7
 8003636:	461f      	mov	r7, r3
 8003638:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800363c:	3b01      	subs	r3, #1
 800363e:	2a39      	cmp	r2, #57	; 0x39
 8003640:	d050      	beq.n	80036e4 <_dtoa_r+0xb74>
 8003642:	3201      	adds	r2, #1
 8003644:	701a      	strb	r2, [r3, #0]
 8003646:	e747      	b.n	80034d8 <_dtoa_r+0x968>
 8003648:	2a00      	cmp	r2, #0
 800364a:	dd03      	ble.n	8003654 <_dtoa_r+0xae4>
 800364c:	2b39      	cmp	r3, #57	; 0x39
 800364e:	d0ee      	beq.n	800362e <_dtoa_r+0xabe>
 8003650:	3301      	adds	r3, #1
 8003652:	e7c7      	b.n	80035e4 <_dtoa_r+0xa74>
 8003654:	9a08      	ldr	r2, [sp, #32]
 8003656:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003658:	f802 3c01 	strb.w	r3, [r2, #-1]
 800365c:	428a      	cmp	r2, r1
 800365e:	d02a      	beq.n	80036b6 <_dtoa_r+0xb46>
 8003660:	4659      	mov	r1, fp
 8003662:	2300      	movs	r3, #0
 8003664:	220a      	movs	r2, #10
 8003666:	4628      	mov	r0, r5
 8003668:	f000 fb16 	bl	8003c98 <__multadd>
 800366c:	45b0      	cmp	r8, r6
 800366e:	4683      	mov	fp, r0
 8003670:	f04f 0300 	mov.w	r3, #0
 8003674:	f04f 020a 	mov.w	r2, #10
 8003678:	4641      	mov	r1, r8
 800367a:	4628      	mov	r0, r5
 800367c:	d107      	bne.n	800368e <_dtoa_r+0xb1e>
 800367e:	f000 fb0b 	bl	8003c98 <__multadd>
 8003682:	4680      	mov	r8, r0
 8003684:	4606      	mov	r6, r0
 8003686:	9b08      	ldr	r3, [sp, #32]
 8003688:	3301      	adds	r3, #1
 800368a:	9308      	str	r3, [sp, #32]
 800368c:	e775      	b.n	800357a <_dtoa_r+0xa0a>
 800368e:	f000 fb03 	bl	8003c98 <__multadd>
 8003692:	4631      	mov	r1, r6
 8003694:	4680      	mov	r8, r0
 8003696:	2300      	movs	r3, #0
 8003698:	220a      	movs	r2, #10
 800369a:	4628      	mov	r0, r5
 800369c:	f000 fafc 	bl	8003c98 <__multadd>
 80036a0:	4606      	mov	r6, r0
 80036a2:	e7f0      	b.n	8003686 <_dtoa_r+0xb16>
 80036a4:	f1b9 0f00 	cmp.w	r9, #0
 80036a8:	bfcc      	ite	gt
 80036aa:	464f      	movgt	r7, r9
 80036ac:	2701      	movle	r7, #1
 80036ae:	f04f 0800 	mov.w	r8, #0
 80036b2:	9a03      	ldr	r2, [sp, #12]
 80036b4:	4417      	add	r7, r2
 80036b6:	4659      	mov	r1, fp
 80036b8:	2201      	movs	r2, #1
 80036ba:	4628      	mov	r0, r5
 80036bc:	9308      	str	r3, [sp, #32]
 80036be:	f000 fc97 	bl	8003ff0 <__lshift>
 80036c2:	4621      	mov	r1, r4
 80036c4:	4683      	mov	fp, r0
 80036c6:	f000 fd03 	bl	80040d0 <__mcmp>
 80036ca:	2800      	cmp	r0, #0
 80036cc:	dcb2      	bgt.n	8003634 <_dtoa_r+0xac4>
 80036ce:	d102      	bne.n	80036d6 <_dtoa_r+0xb66>
 80036d0:	9b08      	ldr	r3, [sp, #32]
 80036d2:	07db      	lsls	r3, r3, #31
 80036d4:	d4ae      	bmi.n	8003634 <_dtoa_r+0xac4>
 80036d6:	463b      	mov	r3, r7
 80036d8:	461f      	mov	r7, r3
 80036da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80036de:	2a30      	cmp	r2, #48	; 0x30
 80036e0:	d0fa      	beq.n	80036d8 <_dtoa_r+0xb68>
 80036e2:	e6f9      	b.n	80034d8 <_dtoa_r+0x968>
 80036e4:	9a03      	ldr	r2, [sp, #12]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d1a5      	bne.n	8003636 <_dtoa_r+0xac6>
 80036ea:	2331      	movs	r3, #49	; 0x31
 80036ec:	f10a 0a01 	add.w	sl, sl, #1
 80036f0:	e779      	b.n	80035e6 <_dtoa_r+0xa76>
 80036f2:	4b14      	ldr	r3, [pc, #80]	; (8003744 <_dtoa_r+0xbd4>)
 80036f4:	f7ff baa8 	b.w	8002c48 <_dtoa_r+0xd8>
 80036f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	f47f aa81 	bne.w	8002c02 <_dtoa_r+0x92>
 8003700:	4b11      	ldr	r3, [pc, #68]	; (8003748 <_dtoa_r+0xbd8>)
 8003702:	f7ff baa1 	b.w	8002c48 <_dtoa_r+0xd8>
 8003706:	f1b9 0f00 	cmp.w	r9, #0
 800370a:	dc03      	bgt.n	8003714 <_dtoa_r+0xba4>
 800370c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800370e:	2b02      	cmp	r3, #2
 8003710:	f73f aecb 	bgt.w	80034aa <_dtoa_r+0x93a>
 8003714:	9f03      	ldr	r7, [sp, #12]
 8003716:	4621      	mov	r1, r4
 8003718:	4658      	mov	r0, fp
 800371a:	f7ff f99b 	bl	8002a54 <quorem>
 800371e:	9a03      	ldr	r2, [sp, #12]
 8003720:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8003724:	f807 3b01 	strb.w	r3, [r7], #1
 8003728:	1aba      	subs	r2, r7, r2
 800372a:	4591      	cmp	r9, r2
 800372c:	ddba      	ble.n	80036a4 <_dtoa_r+0xb34>
 800372e:	4659      	mov	r1, fp
 8003730:	2300      	movs	r3, #0
 8003732:	220a      	movs	r2, #10
 8003734:	4628      	mov	r0, r5
 8003736:	f000 faaf 	bl	8003c98 <__multadd>
 800373a:	4683      	mov	fp, r0
 800373c:	e7eb      	b.n	8003716 <_dtoa_r+0xba6>
 800373e:	bf00      	nop
 8003740:	08004beb 	.word	0x08004beb
 8003744:	08004b48 	.word	0x08004b48
 8003748:	08004b6c 	.word	0x08004b6c

0800374c <__sflush_r>:
 800374c:	898a      	ldrh	r2, [r1, #12]
 800374e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003750:	4605      	mov	r5, r0
 8003752:	0710      	lsls	r0, r2, #28
 8003754:	460c      	mov	r4, r1
 8003756:	d457      	bmi.n	8003808 <__sflush_r+0xbc>
 8003758:	684b      	ldr	r3, [r1, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	dc04      	bgt.n	8003768 <__sflush_r+0x1c>
 800375e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003760:	2b00      	cmp	r3, #0
 8003762:	dc01      	bgt.n	8003768 <__sflush_r+0x1c>
 8003764:	2000      	movs	r0, #0
 8003766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003768:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800376a:	2e00      	cmp	r6, #0
 800376c:	d0fa      	beq.n	8003764 <__sflush_r+0x18>
 800376e:	2300      	movs	r3, #0
 8003770:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003774:	682f      	ldr	r7, [r5, #0]
 8003776:	602b      	str	r3, [r5, #0]
 8003778:	d032      	beq.n	80037e0 <__sflush_r+0x94>
 800377a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800377c:	89a3      	ldrh	r3, [r4, #12]
 800377e:	075a      	lsls	r2, r3, #29
 8003780:	d505      	bpl.n	800378e <__sflush_r+0x42>
 8003782:	6863      	ldr	r3, [r4, #4]
 8003784:	1ac0      	subs	r0, r0, r3
 8003786:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003788:	b10b      	cbz	r3, 800378e <__sflush_r+0x42>
 800378a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800378c:	1ac0      	subs	r0, r0, r3
 800378e:	2300      	movs	r3, #0
 8003790:	4602      	mov	r2, r0
 8003792:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003794:	4628      	mov	r0, r5
 8003796:	6a21      	ldr	r1, [r4, #32]
 8003798:	47b0      	blx	r6
 800379a:	1c43      	adds	r3, r0, #1
 800379c:	89a3      	ldrh	r3, [r4, #12]
 800379e:	d106      	bne.n	80037ae <__sflush_r+0x62>
 80037a0:	6829      	ldr	r1, [r5, #0]
 80037a2:	291d      	cmp	r1, #29
 80037a4:	d82c      	bhi.n	8003800 <__sflush_r+0xb4>
 80037a6:	4a29      	ldr	r2, [pc, #164]	; (800384c <__sflush_r+0x100>)
 80037a8:	40ca      	lsrs	r2, r1
 80037aa:	07d6      	lsls	r6, r2, #31
 80037ac:	d528      	bpl.n	8003800 <__sflush_r+0xb4>
 80037ae:	2200      	movs	r2, #0
 80037b0:	6062      	str	r2, [r4, #4]
 80037b2:	6922      	ldr	r2, [r4, #16]
 80037b4:	04d9      	lsls	r1, r3, #19
 80037b6:	6022      	str	r2, [r4, #0]
 80037b8:	d504      	bpl.n	80037c4 <__sflush_r+0x78>
 80037ba:	1c42      	adds	r2, r0, #1
 80037bc:	d101      	bne.n	80037c2 <__sflush_r+0x76>
 80037be:	682b      	ldr	r3, [r5, #0]
 80037c0:	b903      	cbnz	r3, 80037c4 <__sflush_r+0x78>
 80037c2:	6560      	str	r0, [r4, #84]	; 0x54
 80037c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80037c6:	602f      	str	r7, [r5, #0]
 80037c8:	2900      	cmp	r1, #0
 80037ca:	d0cb      	beq.n	8003764 <__sflush_r+0x18>
 80037cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80037d0:	4299      	cmp	r1, r3
 80037d2:	d002      	beq.n	80037da <__sflush_r+0x8e>
 80037d4:	4628      	mov	r0, r5
 80037d6:	f000 fd93 	bl	8004300 <_free_r>
 80037da:	2000      	movs	r0, #0
 80037dc:	6360      	str	r0, [r4, #52]	; 0x34
 80037de:	e7c2      	b.n	8003766 <__sflush_r+0x1a>
 80037e0:	6a21      	ldr	r1, [r4, #32]
 80037e2:	2301      	movs	r3, #1
 80037e4:	4628      	mov	r0, r5
 80037e6:	47b0      	blx	r6
 80037e8:	1c41      	adds	r1, r0, #1
 80037ea:	d1c7      	bne.n	800377c <__sflush_r+0x30>
 80037ec:	682b      	ldr	r3, [r5, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d0c4      	beq.n	800377c <__sflush_r+0x30>
 80037f2:	2b1d      	cmp	r3, #29
 80037f4:	d001      	beq.n	80037fa <__sflush_r+0xae>
 80037f6:	2b16      	cmp	r3, #22
 80037f8:	d101      	bne.n	80037fe <__sflush_r+0xb2>
 80037fa:	602f      	str	r7, [r5, #0]
 80037fc:	e7b2      	b.n	8003764 <__sflush_r+0x18>
 80037fe:	89a3      	ldrh	r3, [r4, #12]
 8003800:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003804:	81a3      	strh	r3, [r4, #12]
 8003806:	e7ae      	b.n	8003766 <__sflush_r+0x1a>
 8003808:	690f      	ldr	r7, [r1, #16]
 800380a:	2f00      	cmp	r7, #0
 800380c:	d0aa      	beq.n	8003764 <__sflush_r+0x18>
 800380e:	0793      	lsls	r3, r2, #30
 8003810:	bf18      	it	ne
 8003812:	2300      	movne	r3, #0
 8003814:	680e      	ldr	r6, [r1, #0]
 8003816:	bf08      	it	eq
 8003818:	694b      	ldreq	r3, [r1, #20]
 800381a:	1bf6      	subs	r6, r6, r7
 800381c:	600f      	str	r7, [r1, #0]
 800381e:	608b      	str	r3, [r1, #8]
 8003820:	2e00      	cmp	r6, #0
 8003822:	dd9f      	ble.n	8003764 <__sflush_r+0x18>
 8003824:	4633      	mov	r3, r6
 8003826:	463a      	mov	r2, r7
 8003828:	4628      	mov	r0, r5
 800382a:	6a21      	ldr	r1, [r4, #32]
 800382c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8003830:	47e0      	blx	ip
 8003832:	2800      	cmp	r0, #0
 8003834:	dc06      	bgt.n	8003844 <__sflush_r+0xf8>
 8003836:	89a3      	ldrh	r3, [r4, #12]
 8003838:	f04f 30ff 	mov.w	r0, #4294967295
 800383c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003840:	81a3      	strh	r3, [r4, #12]
 8003842:	e790      	b.n	8003766 <__sflush_r+0x1a>
 8003844:	4407      	add	r7, r0
 8003846:	1a36      	subs	r6, r6, r0
 8003848:	e7ea      	b.n	8003820 <__sflush_r+0xd4>
 800384a:	bf00      	nop
 800384c:	20400001 	.word	0x20400001

08003850 <_fflush_r>:
 8003850:	b538      	push	{r3, r4, r5, lr}
 8003852:	690b      	ldr	r3, [r1, #16]
 8003854:	4605      	mov	r5, r0
 8003856:	460c      	mov	r4, r1
 8003858:	b913      	cbnz	r3, 8003860 <_fflush_r+0x10>
 800385a:	2500      	movs	r5, #0
 800385c:	4628      	mov	r0, r5
 800385e:	bd38      	pop	{r3, r4, r5, pc}
 8003860:	b118      	cbz	r0, 800386a <_fflush_r+0x1a>
 8003862:	6983      	ldr	r3, [r0, #24]
 8003864:	b90b      	cbnz	r3, 800386a <_fflush_r+0x1a>
 8003866:	f000 f887 	bl	8003978 <__sinit>
 800386a:	4b14      	ldr	r3, [pc, #80]	; (80038bc <_fflush_r+0x6c>)
 800386c:	429c      	cmp	r4, r3
 800386e:	d11b      	bne.n	80038a8 <_fflush_r+0x58>
 8003870:	686c      	ldr	r4, [r5, #4]
 8003872:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d0ef      	beq.n	800385a <_fflush_r+0xa>
 800387a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800387c:	07d0      	lsls	r0, r2, #31
 800387e:	d404      	bmi.n	800388a <_fflush_r+0x3a>
 8003880:	0599      	lsls	r1, r3, #22
 8003882:	d402      	bmi.n	800388a <_fflush_r+0x3a>
 8003884:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003886:	f000 f91a 	bl	8003abe <__retarget_lock_acquire_recursive>
 800388a:	4628      	mov	r0, r5
 800388c:	4621      	mov	r1, r4
 800388e:	f7ff ff5d 	bl	800374c <__sflush_r>
 8003892:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003894:	4605      	mov	r5, r0
 8003896:	07da      	lsls	r2, r3, #31
 8003898:	d4e0      	bmi.n	800385c <_fflush_r+0xc>
 800389a:	89a3      	ldrh	r3, [r4, #12]
 800389c:	059b      	lsls	r3, r3, #22
 800389e:	d4dd      	bmi.n	800385c <_fflush_r+0xc>
 80038a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80038a2:	f000 f90d 	bl	8003ac0 <__retarget_lock_release_recursive>
 80038a6:	e7d9      	b.n	800385c <_fflush_r+0xc>
 80038a8:	4b05      	ldr	r3, [pc, #20]	; (80038c0 <_fflush_r+0x70>)
 80038aa:	429c      	cmp	r4, r3
 80038ac:	d101      	bne.n	80038b2 <_fflush_r+0x62>
 80038ae:	68ac      	ldr	r4, [r5, #8]
 80038b0:	e7df      	b.n	8003872 <_fflush_r+0x22>
 80038b2:	4b04      	ldr	r3, [pc, #16]	; (80038c4 <_fflush_r+0x74>)
 80038b4:	429c      	cmp	r4, r3
 80038b6:	bf08      	it	eq
 80038b8:	68ec      	ldreq	r4, [r5, #12]
 80038ba:	e7da      	b.n	8003872 <_fflush_r+0x22>
 80038bc:	08004c1c 	.word	0x08004c1c
 80038c0:	08004c3c 	.word	0x08004c3c
 80038c4:	08004bfc 	.word	0x08004bfc

080038c8 <std>:
 80038c8:	2300      	movs	r3, #0
 80038ca:	b510      	push	{r4, lr}
 80038cc:	4604      	mov	r4, r0
 80038ce:	e9c0 3300 	strd	r3, r3, [r0]
 80038d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80038d6:	6083      	str	r3, [r0, #8]
 80038d8:	8181      	strh	r1, [r0, #12]
 80038da:	6643      	str	r3, [r0, #100]	; 0x64
 80038dc:	81c2      	strh	r2, [r0, #14]
 80038de:	6183      	str	r3, [r0, #24]
 80038e0:	4619      	mov	r1, r3
 80038e2:	2208      	movs	r2, #8
 80038e4:	305c      	adds	r0, #92	; 0x5c
 80038e6:	f7fe faff 	bl	8001ee8 <memset>
 80038ea:	4b05      	ldr	r3, [pc, #20]	; (8003900 <std+0x38>)
 80038ec:	6224      	str	r4, [r4, #32]
 80038ee:	6263      	str	r3, [r4, #36]	; 0x24
 80038f0:	4b04      	ldr	r3, [pc, #16]	; (8003904 <std+0x3c>)
 80038f2:	62a3      	str	r3, [r4, #40]	; 0x28
 80038f4:	4b04      	ldr	r3, [pc, #16]	; (8003908 <std+0x40>)
 80038f6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80038f8:	4b04      	ldr	r3, [pc, #16]	; (800390c <std+0x44>)
 80038fa:	6323      	str	r3, [r4, #48]	; 0x30
 80038fc:	bd10      	pop	{r4, pc}
 80038fe:	bf00      	nop
 8003900:	08004789 	.word	0x08004789
 8003904:	080047ab 	.word	0x080047ab
 8003908:	080047e3 	.word	0x080047e3
 800390c:	08004807 	.word	0x08004807

08003910 <_cleanup_r>:
 8003910:	4901      	ldr	r1, [pc, #4]	; (8003918 <_cleanup_r+0x8>)
 8003912:	f000 b8af 	b.w	8003a74 <_fwalk_reent>
 8003916:	bf00      	nop
 8003918:	08003851 	.word	0x08003851

0800391c <__sfmoreglue>:
 800391c:	2268      	movs	r2, #104	; 0x68
 800391e:	b570      	push	{r4, r5, r6, lr}
 8003920:	1e4d      	subs	r5, r1, #1
 8003922:	4355      	muls	r5, r2
 8003924:	460e      	mov	r6, r1
 8003926:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800392a:	f000 fd51 	bl	80043d0 <_malloc_r>
 800392e:	4604      	mov	r4, r0
 8003930:	b140      	cbz	r0, 8003944 <__sfmoreglue+0x28>
 8003932:	2100      	movs	r1, #0
 8003934:	e9c0 1600 	strd	r1, r6, [r0]
 8003938:	300c      	adds	r0, #12
 800393a:	60a0      	str	r0, [r4, #8]
 800393c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003940:	f7fe fad2 	bl	8001ee8 <memset>
 8003944:	4620      	mov	r0, r4
 8003946:	bd70      	pop	{r4, r5, r6, pc}

08003948 <__sfp_lock_acquire>:
 8003948:	4801      	ldr	r0, [pc, #4]	; (8003950 <__sfp_lock_acquire+0x8>)
 800394a:	f000 b8b8 	b.w	8003abe <__retarget_lock_acquire_recursive>
 800394e:	bf00      	nop
 8003950:	20000241 	.word	0x20000241

08003954 <__sfp_lock_release>:
 8003954:	4801      	ldr	r0, [pc, #4]	; (800395c <__sfp_lock_release+0x8>)
 8003956:	f000 b8b3 	b.w	8003ac0 <__retarget_lock_release_recursive>
 800395a:	bf00      	nop
 800395c:	20000241 	.word	0x20000241

08003960 <__sinit_lock_acquire>:
 8003960:	4801      	ldr	r0, [pc, #4]	; (8003968 <__sinit_lock_acquire+0x8>)
 8003962:	f000 b8ac 	b.w	8003abe <__retarget_lock_acquire_recursive>
 8003966:	bf00      	nop
 8003968:	20000242 	.word	0x20000242

0800396c <__sinit_lock_release>:
 800396c:	4801      	ldr	r0, [pc, #4]	; (8003974 <__sinit_lock_release+0x8>)
 800396e:	f000 b8a7 	b.w	8003ac0 <__retarget_lock_release_recursive>
 8003972:	bf00      	nop
 8003974:	20000242 	.word	0x20000242

08003978 <__sinit>:
 8003978:	b510      	push	{r4, lr}
 800397a:	4604      	mov	r4, r0
 800397c:	f7ff fff0 	bl	8003960 <__sinit_lock_acquire>
 8003980:	69a3      	ldr	r3, [r4, #24]
 8003982:	b11b      	cbz	r3, 800398c <__sinit+0x14>
 8003984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003988:	f7ff bff0 	b.w	800396c <__sinit_lock_release>
 800398c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003990:	6523      	str	r3, [r4, #80]	; 0x50
 8003992:	4b13      	ldr	r3, [pc, #76]	; (80039e0 <__sinit+0x68>)
 8003994:	4a13      	ldr	r2, [pc, #76]	; (80039e4 <__sinit+0x6c>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	62a2      	str	r2, [r4, #40]	; 0x28
 800399a:	42a3      	cmp	r3, r4
 800399c:	bf08      	it	eq
 800399e:	2301      	moveq	r3, #1
 80039a0:	4620      	mov	r0, r4
 80039a2:	bf08      	it	eq
 80039a4:	61a3      	streq	r3, [r4, #24]
 80039a6:	f000 f81f 	bl	80039e8 <__sfp>
 80039aa:	6060      	str	r0, [r4, #4]
 80039ac:	4620      	mov	r0, r4
 80039ae:	f000 f81b 	bl	80039e8 <__sfp>
 80039b2:	60a0      	str	r0, [r4, #8]
 80039b4:	4620      	mov	r0, r4
 80039b6:	f000 f817 	bl	80039e8 <__sfp>
 80039ba:	2200      	movs	r2, #0
 80039bc:	2104      	movs	r1, #4
 80039be:	60e0      	str	r0, [r4, #12]
 80039c0:	6860      	ldr	r0, [r4, #4]
 80039c2:	f7ff ff81 	bl	80038c8 <std>
 80039c6:	2201      	movs	r2, #1
 80039c8:	2109      	movs	r1, #9
 80039ca:	68a0      	ldr	r0, [r4, #8]
 80039cc:	f7ff ff7c 	bl	80038c8 <std>
 80039d0:	2202      	movs	r2, #2
 80039d2:	2112      	movs	r1, #18
 80039d4:	68e0      	ldr	r0, [r4, #12]
 80039d6:	f7ff ff77 	bl	80038c8 <std>
 80039da:	2301      	movs	r3, #1
 80039dc:	61a3      	str	r3, [r4, #24]
 80039de:	e7d1      	b.n	8003984 <__sinit+0xc>
 80039e0:	08004b34 	.word	0x08004b34
 80039e4:	08003911 	.word	0x08003911

080039e8 <__sfp>:
 80039e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ea:	4607      	mov	r7, r0
 80039ec:	f7ff ffac 	bl	8003948 <__sfp_lock_acquire>
 80039f0:	4b1e      	ldr	r3, [pc, #120]	; (8003a6c <__sfp+0x84>)
 80039f2:	681e      	ldr	r6, [r3, #0]
 80039f4:	69b3      	ldr	r3, [r6, #24]
 80039f6:	b913      	cbnz	r3, 80039fe <__sfp+0x16>
 80039f8:	4630      	mov	r0, r6
 80039fa:	f7ff ffbd 	bl	8003978 <__sinit>
 80039fe:	3648      	adds	r6, #72	; 0x48
 8003a00:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003a04:	3b01      	subs	r3, #1
 8003a06:	d503      	bpl.n	8003a10 <__sfp+0x28>
 8003a08:	6833      	ldr	r3, [r6, #0]
 8003a0a:	b30b      	cbz	r3, 8003a50 <__sfp+0x68>
 8003a0c:	6836      	ldr	r6, [r6, #0]
 8003a0e:	e7f7      	b.n	8003a00 <__sfp+0x18>
 8003a10:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003a14:	b9d5      	cbnz	r5, 8003a4c <__sfp+0x64>
 8003a16:	4b16      	ldr	r3, [pc, #88]	; (8003a70 <__sfp+0x88>)
 8003a18:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003a1c:	60e3      	str	r3, [r4, #12]
 8003a1e:	6665      	str	r5, [r4, #100]	; 0x64
 8003a20:	f000 f84c 	bl	8003abc <__retarget_lock_init_recursive>
 8003a24:	f7ff ff96 	bl	8003954 <__sfp_lock_release>
 8003a28:	2208      	movs	r2, #8
 8003a2a:	4629      	mov	r1, r5
 8003a2c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003a30:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003a34:	6025      	str	r5, [r4, #0]
 8003a36:	61a5      	str	r5, [r4, #24]
 8003a38:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003a3c:	f7fe fa54 	bl	8001ee8 <memset>
 8003a40:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003a44:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003a48:	4620      	mov	r0, r4
 8003a4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a4c:	3468      	adds	r4, #104	; 0x68
 8003a4e:	e7d9      	b.n	8003a04 <__sfp+0x1c>
 8003a50:	2104      	movs	r1, #4
 8003a52:	4638      	mov	r0, r7
 8003a54:	f7ff ff62 	bl	800391c <__sfmoreglue>
 8003a58:	4604      	mov	r4, r0
 8003a5a:	6030      	str	r0, [r6, #0]
 8003a5c:	2800      	cmp	r0, #0
 8003a5e:	d1d5      	bne.n	8003a0c <__sfp+0x24>
 8003a60:	f7ff ff78 	bl	8003954 <__sfp_lock_release>
 8003a64:	230c      	movs	r3, #12
 8003a66:	603b      	str	r3, [r7, #0]
 8003a68:	e7ee      	b.n	8003a48 <__sfp+0x60>
 8003a6a:	bf00      	nop
 8003a6c:	08004b34 	.word	0x08004b34
 8003a70:	ffff0001 	.word	0xffff0001

08003a74 <_fwalk_reent>:
 8003a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a78:	4606      	mov	r6, r0
 8003a7a:	4688      	mov	r8, r1
 8003a7c:	2700      	movs	r7, #0
 8003a7e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003a82:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003a86:	f1b9 0901 	subs.w	r9, r9, #1
 8003a8a:	d505      	bpl.n	8003a98 <_fwalk_reent+0x24>
 8003a8c:	6824      	ldr	r4, [r4, #0]
 8003a8e:	2c00      	cmp	r4, #0
 8003a90:	d1f7      	bne.n	8003a82 <_fwalk_reent+0xe>
 8003a92:	4638      	mov	r0, r7
 8003a94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a98:	89ab      	ldrh	r3, [r5, #12]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d907      	bls.n	8003aae <_fwalk_reent+0x3a>
 8003a9e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	d003      	beq.n	8003aae <_fwalk_reent+0x3a>
 8003aa6:	4629      	mov	r1, r5
 8003aa8:	4630      	mov	r0, r6
 8003aaa:	47c0      	blx	r8
 8003aac:	4307      	orrs	r7, r0
 8003aae:	3568      	adds	r5, #104	; 0x68
 8003ab0:	e7e9      	b.n	8003a86 <_fwalk_reent+0x12>
	...

08003ab4 <_localeconv_r>:
 8003ab4:	4800      	ldr	r0, [pc, #0]	; (8003ab8 <_localeconv_r+0x4>)
 8003ab6:	4770      	bx	lr
 8003ab8:	20000160 	.word	0x20000160

08003abc <__retarget_lock_init_recursive>:
 8003abc:	4770      	bx	lr

08003abe <__retarget_lock_acquire_recursive>:
 8003abe:	4770      	bx	lr

08003ac0 <__retarget_lock_release_recursive>:
 8003ac0:	4770      	bx	lr

08003ac2 <__swhatbuf_r>:
 8003ac2:	b570      	push	{r4, r5, r6, lr}
 8003ac4:	460e      	mov	r6, r1
 8003ac6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003aca:	4614      	mov	r4, r2
 8003acc:	2900      	cmp	r1, #0
 8003ace:	461d      	mov	r5, r3
 8003ad0:	b096      	sub	sp, #88	; 0x58
 8003ad2:	da08      	bge.n	8003ae6 <__swhatbuf_r+0x24>
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003ada:	602a      	str	r2, [r5, #0]
 8003adc:	061a      	lsls	r2, r3, #24
 8003ade:	d410      	bmi.n	8003b02 <__swhatbuf_r+0x40>
 8003ae0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ae4:	e00e      	b.n	8003b04 <__swhatbuf_r+0x42>
 8003ae6:	466a      	mov	r2, sp
 8003ae8:	f000 fee4 	bl	80048b4 <_fstat_r>
 8003aec:	2800      	cmp	r0, #0
 8003aee:	dbf1      	blt.n	8003ad4 <__swhatbuf_r+0x12>
 8003af0:	9a01      	ldr	r2, [sp, #4]
 8003af2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003af6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003afa:	425a      	negs	r2, r3
 8003afc:	415a      	adcs	r2, r3
 8003afe:	602a      	str	r2, [r5, #0]
 8003b00:	e7ee      	b.n	8003ae0 <__swhatbuf_r+0x1e>
 8003b02:	2340      	movs	r3, #64	; 0x40
 8003b04:	2000      	movs	r0, #0
 8003b06:	6023      	str	r3, [r4, #0]
 8003b08:	b016      	add	sp, #88	; 0x58
 8003b0a:	bd70      	pop	{r4, r5, r6, pc}

08003b0c <__smakebuf_r>:
 8003b0c:	898b      	ldrh	r3, [r1, #12]
 8003b0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003b10:	079d      	lsls	r5, r3, #30
 8003b12:	4606      	mov	r6, r0
 8003b14:	460c      	mov	r4, r1
 8003b16:	d507      	bpl.n	8003b28 <__smakebuf_r+0x1c>
 8003b18:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003b1c:	6023      	str	r3, [r4, #0]
 8003b1e:	6123      	str	r3, [r4, #16]
 8003b20:	2301      	movs	r3, #1
 8003b22:	6163      	str	r3, [r4, #20]
 8003b24:	b002      	add	sp, #8
 8003b26:	bd70      	pop	{r4, r5, r6, pc}
 8003b28:	466a      	mov	r2, sp
 8003b2a:	ab01      	add	r3, sp, #4
 8003b2c:	f7ff ffc9 	bl	8003ac2 <__swhatbuf_r>
 8003b30:	9900      	ldr	r1, [sp, #0]
 8003b32:	4605      	mov	r5, r0
 8003b34:	4630      	mov	r0, r6
 8003b36:	f000 fc4b 	bl	80043d0 <_malloc_r>
 8003b3a:	b948      	cbnz	r0, 8003b50 <__smakebuf_r+0x44>
 8003b3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b40:	059a      	lsls	r2, r3, #22
 8003b42:	d4ef      	bmi.n	8003b24 <__smakebuf_r+0x18>
 8003b44:	f023 0303 	bic.w	r3, r3, #3
 8003b48:	f043 0302 	orr.w	r3, r3, #2
 8003b4c:	81a3      	strh	r3, [r4, #12]
 8003b4e:	e7e3      	b.n	8003b18 <__smakebuf_r+0xc>
 8003b50:	4b0d      	ldr	r3, [pc, #52]	; (8003b88 <__smakebuf_r+0x7c>)
 8003b52:	62b3      	str	r3, [r6, #40]	; 0x28
 8003b54:	89a3      	ldrh	r3, [r4, #12]
 8003b56:	6020      	str	r0, [r4, #0]
 8003b58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b5c:	81a3      	strh	r3, [r4, #12]
 8003b5e:	9b00      	ldr	r3, [sp, #0]
 8003b60:	6120      	str	r0, [r4, #16]
 8003b62:	6163      	str	r3, [r4, #20]
 8003b64:	9b01      	ldr	r3, [sp, #4]
 8003b66:	b15b      	cbz	r3, 8003b80 <__smakebuf_r+0x74>
 8003b68:	4630      	mov	r0, r6
 8003b6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b6e:	f000 feb3 	bl	80048d8 <_isatty_r>
 8003b72:	b128      	cbz	r0, 8003b80 <__smakebuf_r+0x74>
 8003b74:	89a3      	ldrh	r3, [r4, #12]
 8003b76:	f023 0303 	bic.w	r3, r3, #3
 8003b7a:	f043 0301 	orr.w	r3, r3, #1
 8003b7e:	81a3      	strh	r3, [r4, #12]
 8003b80:	89a0      	ldrh	r0, [r4, #12]
 8003b82:	4305      	orrs	r5, r0
 8003b84:	81a5      	strh	r5, [r4, #12]
 8003b86:	e7cd      	b.n	8003b24 <__smakebuf_r+0x18>
 8003b88:	08003911 	.word	0x08003911

08003b8c <malloc>:
 8003b8c:	4b02      	ldr	r3, [pc, #8]	; (8003b98 <malloc+0xc>)
 8003b8e:	4601      	mov	r1, r0
 8003b90:	6818      	ldr	r0, [r3, #0]
 8003b92:	f000 bc1d 	b.w	80043d0 <_malloc_r>
 8003b96:	bf00      	nop
 8003b98:	2000000c 	.word	0x2000000c

08003b9c <memchr>:
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	b510      	push	{r4, lr}
 8003ba0:	b2c9      	uxtb	r1, r1
 8003ba2:	4402      	add	r2, r0
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	d101      	bne.n	8003bae <memchr+0x12>
 8003baa:	2000      	movs	r0, #0
 8003bac:	e003      	b.n	8003bb6 <memchr+0x1a>
 8003bae:	7804      	ldrb	r4, [r0, #0]
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	428c      	cmp	r4, r1
 8003bb4:	d1f6      	bne.n	8003ba4 <memchr+0x8>
 8003bb6:	bd10      	pop	{r4, pc}

08003bb8 <memcpy>:
 8003bb8:	440a      	add	r2, r1
 8003bba:	4291      	cmp	r1, r2
 8003bbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8003bc0:	d100      	bne.n	8003bc4 <memcpy+0xc>
 8003bc2:	4770      	bx	lr
 8003bc4:	b510      	push	{r4, lr}
 8003bc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003bca:	4291      	cmp	r1, r2
 8003bcc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003bd0:	d1f9      	bne.n	8003bc6 <memcpy+0xe>
 8003bd2:	bd10      	pop	{r4, pc}

08003bd4 <_Balloc>:
 8003bd4:	b570      	push	{r4, r5, r6, lr}
 8003bd6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003bd8:	4604      	mov	r4, r0
 8003bda:	460d      	mov	r5, r1
 8003bdc:	b976      	cbnz	r6, 8003bfc <_Balloc+0x28>
 8003bde:	2010      	movs	r0, #16
 8003be0:	f7ff ffd4 	bl	8003b8c <malloc>
 8003be4:	4602      	mov	r2, r0
 8003be6:	6260      	str	r0, [r4, #36]	; 0x24
 8003be8:	b920      	cbnz	r0, 8003bf4 <_Balloc+0x20>
 8003bea:	2166      	movs	r1, #102	; 0x66
 8003bec:	4b17      	ldr	r3, [pc, #92]	; (8003c4c <_Balloc+0x78>)
 8003bee:	4818      	ldr	r0, [pc, #96]	; (8003c50 <_Balloc+0x7c>)
 8003bf0:	f000 fe20 	bl	8004834 <__assert_func>
 8003bf4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003bf8:	6006      	str	r6, [r0, #0]
 8003bfa:	60c6      	str	r6, [r0, #12]
 8003bfc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003bfe:	68f3      	ldr	r3, [r6, #12]
 8003c00:	b183      	cbz	r3, 8003c24 <_Balloc+0x50>
 8003c02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003c0a:	b9b8      	cbnz	r0, 8003c3c <_Balloc+0x68>
 8003c0c:	2101      	movs	r1, #1
 8003c0e:	fa01 f605 	lsl.w	r6, r1, r5
 8003c12:	1d72      	adds	r2, r6, #5
 8003c14:	4620      	mov	r0, r4
 8003c16:	0092      	lsls	r2, r2, #2
 8003c18:	f000 fb5e 	bl	80042d8 <_calloc_r>
 8003c1c:	b160      	cbz	r0, 8003c38 <_Balloc+0x64>
 8003c1e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003c22:	e00e      	b.n	8003c42 <_Balloc+0x6e>
 8003c24:	2221      	movs	r2, #33	; 0x21
 8003c26:	2104      	movs	r1, #4
 8003c28:	4620      	mov	r0, r4
 8003c2a:	f000 fb55 	bl	80042d8 <_calloc_r>
 8003c2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c30:	60f0      	str	r0, [r6, #12]
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d1e4      	bne.n	8003c02 <_Balloc+0x2e>
 8003c38:	2000      	movs	r0, #0
 8003c3a:	bd70      	pop	{r4, r5, r6, pc}
 8003c3c:	6802      	ldr	r2, [r0, #0]
 8003c3e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003c42:	2300      	movs	r3, #0
 8003c44:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003c48:	e7f7      	b.n	8003c3a <_Balloc+0x66>
 8003c4a:	bf00      	nop
 8003c4c:	08004b79 	.word	0x08004b79
 8003c50:	08004c5c 	.word	0x08004c5c

08003c54 <_Bfree>:
 8003c54:	b570      	push	{r4, r5, r6, lr}
 8003c56:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003c58:	4605      	mov	r5, r0
 8003c5a:	460c      	mov	r4, r1
 8003c5c:	b976      	cbnz	r6, 8003c7c <_Bfree+0x28>
 8003c5e:	2010      	movs	r0, #16
 8003c60:	f7ff ff94 	bl	8003b8c <malloc>
 8003c64:	4602      	mov	r2, r0
 8003c66:	6268      	str	r0, [r5, #36]	; 0x24
 8003c68:	b920      	cbnz	r0, 8003c74 <_Bfree+0x20>
 8003c6a:	218a      	movs	r1, #138	; 0x8a
 8003c6c:	4b08      	ldr	r3, [pc, #32]	; (8003c90 <_Bfree+0x3c>)
 8003c6e:	4809      	ldr	r0, [pc, #36]	; (8003c94 <_Bfree+0x40>)
 8003c70:	f000 fde0 	bl	8004834 <__assert_func>
 8003c74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003c78:	6006      	str	r6, [r0, #0]
 8003c7a:	60c6      	str	r6, [r0, #12]
 8003c7c:	b13c      	cbz	r4, 8003c8e <_Bfree+0x3a>
 8003c7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003c80:	6862      	ldr	r2, [r4, #4]
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003c88:	6021      	str	r1, [r4, #0]
 8003c8a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003c8e:	bd70      	pop	{r4, r5, r6, pc}
 8003c90:	08004b79 	.word	0x08004b79
 8003c94:	08004c5c 	.word	0x08004c5c

08003c98 <__multadd>:
 8003c98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c9c:	4607      	mov	r7, r0
 8003c9e:	460c      	mov	r4, r1
 8003ca0:	461e      	mov	r6, r3
 8003ca2:	2000      	movs	r0, #0
 8003ca4:	690d      	ldr	r5, [r1, #16]
 8003ca6:	f101 0c14 	add.w	ip, r1, #20
 8003caa:	f8dc 3000 	ldr.w	r3, [ip]
 8003cae:	3001      	adds	r0, #1
 8003cb0:	b299      	uxth	r1, r3
 8003cb2:	fb02 6101 	mla	r1, r2, r1, r6
 8003cb6:	0c1e      	lsrs	r6, r3, #16
 8003cb8:	0c0b      	lsrs	r3, r1, #16
 8003cba:	fb02 3306 	mla	r3, r2, r6, r3
 8003cbe:	b289      	uxth	r1, r1
 8003cc0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003cc4:	4285      	cmp	r5, r0
 8003cc6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8003cca:	f84c 1b04 	str.w	r1, [ip], #4
 8003cce:	dcec      	bgt.n	8003caa <__multadd+0x12>
 8003cd0:	b30e      	cbz	r6, 8003d16 <__multadd+0x7e>
 8003cd2:	68a3      	ldr	r3, [r4, #8]
 8003cd4:	42ab      	cmp	r3, r5
 8003cd6:	dc19      	bgt.n	8003d0c <__multadd+0x74>
 8003cd8:	6861      	ldr	r1, [r4, #4]
 8003cda:	4638      	mov	r0, r7
 8003cdc:	3101      	adds	r1, #1
 8003cde:	f7ff ff79 	bl	8003bd4 <_Balloc>
 8003ce2:	4680      	mov	r8, r0
 8003ce4:	b928      	cbnz	r0, 8003cf2 <__multadd+0x5a>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	21b5      	movs	r1, #181	; 0xb5
 8003cea:	4b0c      	ldr	r3, [pc, #48]	; (8003d1c <__multadd+0x84>)
 8003cec:	480c      	ldr	r0, [pc, #48]	; (8003d20 <__multadd+0x88>)
 8003cee:	f000 fda1 	bl	8004834 <__assert_func>
 8003cf2:	6922      	ldr	r2, [r4, #16]
 8003cf4:	f104 010c 	add.w	r1, r4, #12
 8003cf8:	3202      	adds	r2, #2
 8003cfa:	0092      	lsls	r2, r2, #2
 8003cfc:	300c      	adds	r0, #12
 8003cfe:	f7ff ff5b 	bl	8003bb8 <memcpy>
 8003d02:	4621      	mov	r1, r4
 8003d04:	4638      	mov	r0, r7
 8003d06:	f7ff ffa5 	bl	8003c54 <_Bfree>
 8003d0a:	4644      	mov	r4, r8
 8003d0c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003d10:	3501      	adds	r5, #1
 8003d12:	615e      	str	r6, [r3, #20]
 8003d14:	6125      	str	r5, [r4, #16]
 8003d16:	4620      	mov	r0, r4
 8003d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d1c:	08004beb 	.word	0x08004beb
 8003d20:	08004c5c 	.word	0x08004c5c

08003d24 <__hi0bits>:
 8003d24:	0c02      	lsrs	r2, r0, #16
 8003d26:	0412      	lsls	r2, r2, #16
 8003d28:	4603      	mov	r3, r0
 8003d2a:	b9ca      	cbnz	r2, 8003d60 <__hi0bits+0x3c>
 8003d2c:	0403      	lsls	r3, r0, #16
 8003d2e:	2010      	movs	r0, #16
 8003d30:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8003d34:	bf04      	itt	eq
 8003d36:	021b      	lsleq	r3, r3, #8
 8003d38:	3008      	addeq	r0, #8
 8003d3a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8003d3e:	bf04      	itt	eq
 8003d40:	011b      	lsleq	r3, r3, #4
 8003d42:	3004      	addeq	r0, #4
 8003d44:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8003d48:	bf04      	itt	eq
 8003d4a:	009b      	lsleq	r3, r3, #2
 8003d4c:	3002      	addeq	r0, #2
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	db05      	blt.n	8003d5e <__hi0bits+0x3a>
 8003d52:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8003d56:	f100 0001 	add.w	r0, r0, #1
 8003d5a:	bf08      	it	eq
 8003d5c:	2020      	moveq	r0, #32
 8003d5e:	4770      	bx	lr
 8003d60:	2000      	movs	r0, #0
 8003d62:	e7e5      	b.n	8003d30 <__hi0bits+0xc>

08003d64 <__lo0bits>:
 8003d64:	6803      	ldr	r3, [r0, #0]
 8003d66:	4602      	mov	r2, r0
 8003d68:	f013 0007 	ands.w	r0, r3, #7
 8003d6c:	d00b      	beq.n	8003d86 <__lo0bits+0x22>
 8003d6e:	07d9      	lsls	r1, r3, #31
 8003d70:	d421      	bmi.n	8003db6 <__lo0bits+0x52>
 8003d72:	0798      	lsls	r0, r3, #30
 8003d74:	bf49      	itett	mi
 8003d76:	085b      	lsrmi	r3, r3, #1
 8003d78:	089b      	lsrpl	r3, r3, #2
 8003d7a:	2001      	movmi	r0, #1
 8003d7c:	6013      	strmi	r3, [r2, #0]
 8003d7e:	bf5c      	itt	pl
 8003d80:	2002      	movpl	r0, #2
 8003d82:	6013      	strpl	r3, [r2, #0]
 8003d84:	4770      	bx	lr
 8003d86:	b299      	uxth	r1, r3
 8003d88:	b909      	cbnz	r1, 8003d8e <__lo0bits+0x2a>
 8003d8a:	2010      	movs	r0, #16
 8003d8c:	0c1b      	lsrs	r3, r3, #16
 8003d8e:	b2d9      	uxtb	r1, r3
 8003d90:	b909      	cbnz	r1, 8003d96 <__lo0bits+0x32>
 8003d92:	3008      	adds	r0, #8
 8003d94:	0a1b      	lsrs	r3, r3, #8
 8003d96:	0719      	lsls	r1, r3, #28
 8003d98:	bf04      	itt	eq
 8003d9a:	091b      	lsreq	r3, r3, #4
 8003d9c:	3004      	addeq	r0, #4
 8003d9e:	0799      	lsls	r1, r3, #30
 8003da0:	bf04      	itt	eq
 8003da2:	089b      	lsreq	r3, r3, #2
 8003da4:	3002      	addeq	r0, #2
 8003da6:	07d9      	lsls	r1, r3, #31
 8003da8:	d403      	bmi.n	8003db2 <__lo0bits+0x4e>
 8003daa:	085b      	lsrs	r3, r3, #1
 8003dac:	f100 0001 	add.w	r0, r0, #1
 8003db0:	d003      	beq.n	8003dba <__lo0bits+0x56>
 8003db2:	6013      	str	r3, [r2, #0]
 8003db4:	4770      	bx	lr
 8003db6:	2000      	movs	r0, #0
 8003db8:	4770      	bx	lr
 8003dba:	2020      	movs	r0, #32
 8003dbc:	4770      	bx	lr
	...

08003dc0 <__i2b>:
 8003dc0:	b510      	push	{r4, lr}
 8003dc2:	460c      	mov	r4, r1
 8003dc4:	2101      	movs	r1, #1
 8003dc6:	f7ff ff05 	bl	8003bd4 <_Balloc>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	b928      	cbnz	r0, 8003dda <__i2b+0x1a>
 8003dce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8003dd2:	4b04      	ldr	r3, [pc, #16]	; (8003de4 <__i2b+0x24>)
 8003dd4:	4804      	ldr	r0, [pc, #16]	; (8003de8 <__i2b+0x28>)
 8003dd6:	f000 fd2d 	bl	8004834 <__assert_func>
 8003dda:	2301      	movs	r3, #1
 8003ddc:	6144      	str	r4, [r0, #20]
 8003dde:	6103      	str	r3, [r0, #16]
 8003de0:	bd10      	pop	{r4, pc}
 8003de2:	bf00      	nop
 8003de4:	08004beb 	.word	0x08004beb
 8003de8:	08004c5c 	.word	0x08004c5c

08003dec <__multiply>:
 8003dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003df0:	4691      	mov	r9, r2
 8003df2:	690a      	ldr	r2, [r1, #16]
 8003df4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8003df8:	460c      	mov	r4, r1
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	bfbe      	ittt	lt
 8003dfe:	460b      	movlt	r3, r1
 8003e00:	464c      	movlt	r4, r9
 8003e02:	4699      	movlt	r9, r3
 8003e04:	6927      	ldr	r7, [r4, #16]
 8003e06:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8003e0a:	68a3      	ldr	r3, [r4, #8]
 8003e0c:	6861      	ldr	r1, [r4, #4]
 8003e0e:	eb07 060a 	add.w	r6, r7, sl
 8003e12:	42b3      	cmp	r3, r6
 8003e14:	b085      	sub	sp, #20
 8003e16:	bfb8      	it	lt
 8003e18:	3101      	addlt	r1, #1
 8003e1a:	f7ff fedb 	bl	8003bd4 <_Balloc>
 8003e1e:	b930      	cbnz	r0, 8003e2e <__multiply+0x42>
 8003e20:	4602      	mov	r2, r0
 8003e22:	f240 115d 	movw	r1, #349	; 0x15d
 8003e26:	4b43      	ldr	r3, [pc, #268]	; (8003f34 <__multiply+0x148>)
 8003e28:	4843      	ldr	r0, [pc, #268]	; (8003f38 <__multiply+0x14c>)
 8003e2a:	f000 fd03 	bl	8004834 <__assert_func>
 8003e2e:	f100 0514 	add.w	r5, r0, #20
 8003e32:	462b      	mov	r3, r5
 8003e34:	2200      	movs	r2, #0
 8003e36:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8003e3a:	4543      	cmp	r3, r8
 8003e3c:	d321      	bcc.n	8003e82 <__multiply+0x96>
 8003e3e:	f104 0314 	add.w	r3, r4, #20
 8003e42:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8003e46:	f109 0314 	add.w	r3, r9, #20
 8003e4a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8003e4e:	9202      	str	r2, [sp, #8]
 8003e50:	1b3a      	subs	r2, r7, r4
 8003e52:	3a15      	subs	r2, #21
 8003e54:	f022 0203 	bic.w	r2, r2, #3
 8003e58:	3204      	adds	r2, #4
 8003e5a:	f104 0115 	add.w	r1, r4, #21
 8003e5e:	428f      	cmp	r7, r1
 8003e60:	bf38      	it	cc
 8003e62:	2204      	movcc	r2, #4
 8003e64:	9201      	str	r2, [sp, #4]
 8003e66:	9a02      	ldr	r2, [sp, #8]
 8003e68:	9303      	str	r3, [sp, #12]
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d80c      	bhi.n	8003e88 <__multiply+0x9c>
 8003e6e:	2e00      	cmp	r6, #0
 8003e70:	dd03      	ble.n	8003e7a <__multiply+0x8e>
 8003e72:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d059      	beq.n	8003f2e <__multiply+0x142>
 8003e7a:	6106      	str	r6, [r0, #16]
 8003e7c:	b005      	add	sp, #20
 8003e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e82:	f843 2b04 	str.w	r2, [r3], #4
 8003e86:	e7d8      	b.n	8003e3a <__multiply+0x4e>
 8003e88:	f8b3 a000 	ldrh.w	sl, [r3]
 8003e8c:	f1ba 0f00 	cmp.w	sl, #0
 8003e90:	d023      	beq.n	8003eda <__multiply+0xee>
 8003e92:	46a9      	mov	r9, r5
 8003e94:	f04f 0c00 	mov.w	ip, #0
 8003e98:	f104 0e14 	add.w	lr, r4, #20
 8003e9c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8003ea0:	f8d9 1000 	ldr.w	r1, [r9]
 8003ea4:	fa1f fb82 	uxth.w	fp, r2
 8003ea8:	b289      	uxth	r1, r1
 8003eaa:	fb0a 110b 	mla	r1, sl, fp, r1
 8003eae:	4461      	add	r1, ip
 8003eb0:	f8d9 c000 	ldr.w	ip, [r9]
 8003eb4:	0c12      	lsrs	r2, r2, #16
 8003eb6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8003eba:	fb0a c202 	mla	r2, sl, r2, ip
 8003ebe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8003ec2:	b289      	uxth	r1, r1
 8003ec4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8003ec8:	4577      	cmp	r7, lr
 8003eca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8003ece:	f849 1b04 	str.w	r1, [r9], #4
 8003ed2:	d8e3      	bhi.n	8003e9c <__multiply+0xb0>
 8003ed4:	9a01      	ldr	r2, [sp, #4]
 8003ed6:	f845 c002 	str.w	ip, [r5, r2]
 8003eda:	9a03      	ldr	r2, [sp, #12]
 8003edc:	3304      	adds	r3, #4
 8003ede:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8003ee2:	f1b9 0f00 	cmp.w	r9, #0
 8003ee6:	d020      	beq.n	8003f2a <__multiply+0x13e>
 8003ee8:	46ae      	mov	lr, r5
 8003eea:	f04f 0a00 	mov.w	sl, #0
 8003eee:	6829      	ldr	r1, [r5, #0]
 8003ef0:	f104 0c14 	add.w	ip, r4, #20
 8003ef4:	f8bc b000 	ldrh.w	fp, [ip]
 8003ef8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8003efc:	b289      	uxth	r1, r1
 8003efe:	fb09 220b 	mla	r2, r9, fp, r2
 8003f02:	4492      	add	sl, r2
 8003f04:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8003f08:	f84e 1b04 	str.w	r1, [lr], #4
 8003f0c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8003f10:	f8be 1000 	ldrh.w	r1, [lr]
 8003f14:	0c12      	lsrs	r2, r2, #16
 8003f16:	fb09 1102 	mla	r1, r9, r2, r1
 8003f1a:	4567      	cmp	r7, ip
 8003f1c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8003f20:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8003f24:	d8e6      	bhi.n	8003ef4 <__multiply+0x108>
 8003f26:	9a01      	ldr	r2, [sp, #4]
 8003f28:	50a9      	str	r1, [r5, r2]
 8003f2a:	3504      	adds	r5, #4
 8003f2c:	e79b      	b.n	8003e66 <__multiply+0x7a>
 8003f2e:	3e01      	subs	r6, #1
 8003f30:	e79d      	b.n	8003e6e <__multiply+0x82>
 8003f32:	bf00      	nop
 8003f34:	08004beb 	.word	0x08004beb
 8003f38:	08004c5c 	.word	0x08004c5c

08003f3c <__pow5mult>:
 8003f3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f40:	4615      	mov	r5, r2
 8003f42:	f012 0203 	ands.w	r2, r2, #3
 8003f46:	4606      	mov	r6, r0
 8003f48:	460f      	mov	r7, r1
 8003f4a:	d007      	beq.n	8003f5c <__pow5mult+0x20>
 8003f4c:	4c25      	ldr	r4, [pc, #148]	; (8003fe4 <__pow5mult+0xa8>)
 8003f4e:	3a01      	subs	r2, #1
 8003f50:	2300      	movs	r3, #0
 8003f52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8003f56:	f7ff fe9f 	bl	8003c98 <__multadd>
 8003f5a:	4607      	mov	r7, r0
 8003f5c:	10ad      	asrs	r5, r5, #2
 8003f5e:	d03d      	beq.n	8003fdc <__pow5mult+0xa0>
 8003f60:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8003f62:	b97c      	cbnz	r4, 8003f84 <__pow5mult+0x48>
 8003f64:	2010      	movs	r0, #16
 8003f66:	f7ff fe11 	bl	8003b8c <malloc>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	6270      	str	r0, [r6, #36]	; 0x24
 8003f6e:	b928      	cbnz	r0, 8003f7c <__pow5mult+0x40>
 8003f70:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8003f74:	4b1c      	ldr	r3, [pc, #112]	; (8003fe8 <__pow5mult+0xac>)
 8003f76:	481d      	ldr	r0, [pc, #116]	; (8003fec <__pow5mult+0xb0>)
 8003f78:	f000 fc5c 	bl	8004834 <__assert_func>
 8003f7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003f80:	6004      	str	r4, [r0, #0]
 8003f82:	60c4      	str	r4, [r0, #12]
 8003f84:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8003f88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003f8c:	b94c      	cbnz	r4, 8003fa2 <__pow5mult+0x66>
 8003f8e:	f240 2171 	movw	r1, #625	; 0x271
 8003f92:	4630      	mov	r0, r6
 8003f94:	f7ff ff14 	bl	8003dc0 <__i2b>
 8003f98:	2300      	movs	r3, #0
 8003f9a:	4604      	mov	r4, r0
 8003f9c:	f8c8 0008 	str.w	r0, [r8, #8]
 8003fa0:	6003      	str	r3, [r0, #0]
 8003fa2:	f04f 0900 	mov.w	r9, #0
 8003fa6:	07eb      	lsls	r3, r5, #31
 8003fa8:	d50a      	bpl.n	8003fc0 <__pow5mult+0x84>
 8003faa:	4639      	mov	r1, r7
 8003fac:	4622      	mov	r2, r4
 8003fae:	4630      	mov	r0, r6
 8003fb0:	f7ff ff1c 	bl	8003dec <__multiply>
 8003fb4:	4680      	mov	r8, r0
 8003fb6:	4639      	mov	r1, r7
 8003fb8:	4630      	mov	r0, r6
 8003fba:	f7ff fe4b 	bl	8003c54 <_Bfree>
 8003fbe:	4647      	mov	r7, r8
 8003fc0:	106d      	asrs	r5, r5, #1
 8003fc2:	d00b      	beq.n	8003fdc <__pow5mult+0xa0>
 8003fc4:	6820      	ldr	r0, [r4, #0]
 8003fc6:	b938      	cbnz	r0, 8003fd8 <__pow5mult+0x9c>
 8003fc8:	4622      	mov	r2, r4
 8003fca:	4621      	mov	r1, r4
 8003fcc:	4630      	mov	r0, r6
 8003fce:	f7ff ff0d 	bl	8003dec <__multiply>
 8003fd2:	6020      	str	r0, [r4, #0]
 8003fd4:	f8c0 9000 	str.w	r9, [r0]
 8003fd8:	4604      	mov	r4, r0
 8003fda:	e7e4      	b.n	8003fa6 <__pow5mult+0x6a>
 8003fdc:	4638      	mov	r0, r7
 8003fde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003fe2:	bf00      	nop
 8003fe4:	08004da8 	.word	0x08004da8
 8003fe8:	08004b79 	.word	0x08004b79
 8003fec:	08004c5c 	.word	0x08004c5c

08003ff0 <__lshift>:
 8003ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ff4:	460c      	mov	r4, r1
 8003ff6:	4607      	mov	r7, r0
 8003ff8:	4691      	mov	r9, r2
 8003ffa:	6923      	ldr	r3, [r4, #16]
 8003ffc:	6849      	ldr	r1, [r1, #4]
 8003ffe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004002:	68a3      	ldr	r3, [r4, #8]
 8004004:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004008:	f108 0601 	add.w	r6, r8, #1
 800400c:	42b3      	cmp	r3, r6
 800400e:	db0b      	blt.n	8004028 <__lshift+0x38>
 8004010:	4638      	mov	r0, r7
 8004012:	f7ff fddf 	bl	8003bd4 <_Balloc>
 8004016:	4605      	mov	r5, r0
 8004018:	b948      	cbnz	r0, 800402e <__lshift+0x3e>
 800401a:	4602      	mov	r2, r0
 800401c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004020:	4b29      	ldr	r3, [pc, #164]	; (80040c8 <__lshift+0xd8>)
 8004022:	482a      	ldr	r0, [pc, #168]	; (80040cc <__lshift+0xdc>)
 8004024:	f000 fc06 	bl	8004834 <__assert_func>
 8004028:	3101      	adds	r1, #1
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	e7ee      	b.n	800400c <__lshift+0x1c>
 800402e:	2300      	movs	r3, #0
 8004030:	f100 0114 	add.w	r1, r0, #20
 8004034:	f100 0210 	add.w	r2, r0, #16
 8004038:	4618      	mov	r0, r3
 800403a:	4553      	cmp	r3, sl
 800403c:	db37      	blt.n	80040ae <__lshift+0xbe>
 800403e:	6920      	ldr	r0, [r4, #16]
 8004040:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004044:	f104 0314 	add.w	r3, r4, #20
 8004048:	f019 091f 	ands.w	r9, r9, #31
 800404c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004050:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004054:	d02f      	beq.n	80040b6 <__lshift+0xc6>
 8004056:	468a      	mov	sl, r1
 8004058:	f04f 0c00 	mov.w	ip, #0
 800405c:	f1c9 0e20 	rsb	lr, r9, #32
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	fa02 f209 	lsl.w	r2, r2, r9
 8004066:	ea42 020c 	orr.w	r2, r2, ip
 800406a:	f84a 2b04 	str.w	r2, [sl], #4
 800406e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004072:	4298      	cmp	r0, r3
 8004074:	fa22 fc0e 	lsr.w	ip, r2, lr
 8004078:	d8f2      	bhi.n	8004060 <__lshift+0x70>
 800407a:	1b03      	subs	r3, r0, r4
 800407c:	3b15      	subs	r3, #21
 800407e:	f023 0303 	bic.w	r3, r3, #3
 8004082:	3304      	adds	r3, #4
 8004084:	f104 0215 	add.w	r2, r4, #21
 8004088:	4290      	cmp	r0, r2
 800408a:	bf38      	it	cc
 800408c:	2304      	movcc	r3, #4
 800408e:	f841 c003 	str.w	ip, [r1, r3]
 8004092:	f1bc 0f00 	cmp.w	ip, #0
 8004096:	d001      	beq.n	800409c <__lshift+0xac>
 8004098:	f108 0602 	add.w	r6, r8, #2
 800409c:	3e01      	subs	r6, #1
 800409e:	4638      	mov	r0, r7
 80040a0:	4621      	mov	r1, r4
 80040a2:	612e      	str	r6, [r5, #16]
 80040a4:	f7ff fdd6 	bl	8003c54 <_Bfree>
 80040a8:	4628      	mov	r0, r5
 80040aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80040b2:	3301      	adds	r3, #1
 80040b4:	e7c1      	b.n	800403a <__lshift+0x4a>
 80040b6:	3904      	subs	r1, #4
 80040b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80040bc:	4298      	cmp	r0, r3
 80040be:	f841 2f04 	str.w	r2, [r1, #4]!
 80040c2:	d8f9      	bhi.n	80040b8 <__lshift+0xc8>
 80040c4:	e7ea      	b.n	800409c <__lshift+0xac>
 80040c6:	bf00      	nop
 80040c8:	08004beb 	.word	0x08004beb
 80040cc:	08004c5c 	.word	0x08004c5c

080040d0 <__mcmp>:
 80040d0:	4603      	mov	r3, r0
 80040d2:	690a      	ldr	r2, [r1, #16]
 80040d4:	6900      	ldr	r0, [r0, #16]
 80040d6:	b530      	push	{r4, r5, lr}
 80040d8:	1a80      	subs	r0, r0, r2
 80040da:	d10d      	bne.n	80040f8 <__mcmp+0x28>
 80040dc:	3314      	adds	r3, #20
 80040de:	3114      	adds	r1, #20
 80040e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80040e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80040e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80040ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80040f0:	4295      	cmp	r5, r2
 80040f2:	d002      	beq.n	80040fa <__mcmp+0x2a>
 80040f4:	d304      	bcc.n	8004100 <__mcmp+0x30>
 80040f6:	2001      	movs	r0, #1
 80040f8:	bd30      	pop	{r4, r5, pc}
 80040fa:	42a3      	cmp	r3, r4
 80040fc:	d3f4      	bcc.n	80040e8 <__mcmp+0x18>
 80040fe:	e7fb      	b.n	80040f8 <__mcmp+0x28>
 8004100:	f04f 30ff 	mov.w	r0, #4294967295
 8004104:	e7f8      	b.n	80040f8 <__mcmp+0x28>
	...

08004108 <__mdiff>:
 8004108:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800410c:	460d      	mov	r5, r1
 800410e:	4607      	mov	r7, r0
 8004110:	4611      	mov	r1, r2
 8004112:	4628      	mov	r0, r5
 8004114:	4614      	mov	r4, r2
 8004116:	f7ff ffdb 	bl	80040d0 <__mcmp>
 800411a:	1e06      	subs	r6, r0, #0
 800411c:	d111      	bne.n	8004142 <__mdiff+0x3a>
 800411e:	4631      	mov	r1, r6
 8004120:	4638      	mov	r0, r7
 8004122:	f7ff fd57 	bl	8003bd4 <_Balloc>
 8004126:	4602      	mov	r2, r0
 8004128:	b928      	cbnz	r0, 8004136 <__mdiff+0x2e>
 800412a:	f240 2132 	movw	r1, #562	; 0x232
 800412e:	4b3a      	ldr	r3, [pc, #232]	; (8004218 <__mdiff+0x110>)
 8004130:	483a      	ldr	r0, [pc, #232]	; (800421c <__mdiff+0x114>)
 8004132:	f000 fb7f 	bl	8004834 <__assert_func>
 8004136:	2301      	movs	r3, #1
 8004138:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800413c:	4610      	mov	r0, r2
 800413e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004142:	bfa4      	itt	ge
 8004144:	4623      	movge	r3, r4
 8004146:	462c      	movge	r4, r5
 8004148:	4638      	mov	r0, r7
 800414a:	6861      	ldr	r1, [r4, #4]
 800414c:	bfa6      	itte	ge
 800414e:	461d      	movge	r5, r3
 8004150:	2600      	movge	r6, #0
 8004152:	2601      	movlt	r6, #1
 8004154:	f7ff fd3e 	bl	8003bd4 <_Balloc>
 8004158:	4602      	mov	r2, r0
 800415a:	b918      	cbnz	r0, 8004164 <__mdiff+0x5c>
 800415c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004160:	4b2d      	ldr	r3, [pc, #180]	; (8004218 <__mdiff+0x110>)
 8004162:	e7e5      	b.n	8004130 <__mdiff+0x28>
 8004164:	f102 0814 	add.w	r8, r2, #20
 8004168:	46c2      	mov	sl, r8
 800416a:	f04f 0c00 	mov.w	ip, #0
 800416e:	6927      	ldr	r7, [r4, #16]
 8004170:	60c6      	str	r6, [r0, #12]
 8004172:	692e      	ldr	r6, [r5, #16]
 8004174:	f104 0014 	add.w	r0, r4, #20
 8004178:	f105 0914 	add.w	r9, r5, #20
 800417c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8004180:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8004184:	3410      	adds	r4, #16
 8004186:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800418a:	f859 3b04 	ldr.w	r3, [r9], #4
 800418e:	fa1f f18b 	uxth.w	r1, fp
 8004192:	448c      	add	ip, r1
 8004194:	b299      	uxth	r1, r3
 8004196:	0c1b      	lsrs	r3, r3, #16
 8004198:	ebac 0101 	sub.w	r1, ip, r1
 800419c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80041a0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80041a4:	b289      	uxth	r1, r1
 80041a6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80041aa:	454e      	cmp	r6, r9
 80041ac:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80041b0:	f84a 3b04 	str.w	r3, [sl], #4
 80041b4:	d8e7      	bhi.n	8004186 <__mdiff+0x7e>
 80041b6:	1b73      	subs	r3, r6, r5
 80041b8:	3b15      	subs	r3, #21
 80041ba:	f023 0303 	bic.w	r3, r3, #3
 80041be:	3515      	adds	r5, #21
 80041c0:	3304      	adds	r3, #4
 80041c2:	42ae      	cmp	r6, r5
 80041c4:	bf38      	it	cc
 80041c6:	2304      	movcc	r3, #4
 80041c8:	4418      	add	r0, r3
 80041ca:	4443      	add	r3, r8
 80041cc:	461e      	mov	r6, r3
 80041ce:	4605      	mov	r5, r0
 80041d0:	4575      	cmp	r5, lr
 80041d2:	d30e      	bcc.n	80041f2 <__mdiff+0xea>
 80041d4:	f10e 0103 	add.w	r1, lr, #3
 80041d8:	1a09      	subs	r1, r1, r0
 80041da:	f021 0103 	bic.w	r1, r1, #3
 80041de:	3803      	subs	r0, #3
 80041e0:	4586      	cmp	lr, r0
 80041e2:	bf38      	it	cc
 80041e4:	2100      	movcc	r1, #0
 80041e6:	4419      	add	r1, r3
 80041e8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80041ec:	b18b      	cbz	r3, 8004212 <__mdiff+0x10a>
 80041ee:	6117      	str	r7, [r2, #16]
 80041f0:	e7a4      	b.n	800413c <__mdiff+0x34>
 80041f2:	f855 8b04 	ldr.w	r8, [r5], #4
 80041f6:	fa1f f188 	uxth.w	r1, r8
 80041fa:	4461      	add	r1, ip
 80041fc:	140c      	asrs	r4, r1, #16
 80041fe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8004202:	b289      	uxth	r1, r1
 8004204:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8004208:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800420c:	f846 1b04 	str.w	r1, [r6], #4
 8004210:	e7de      	b.n	80041d0 <__mdiff+0xc8>
 8004212:	3f01      	subs	r7, #1
 8004214:	e7e8      	b.n	80041e8 <__mdiff+0xe0>
 8004216:	bf00      	nop
 8004218:	08004beb 	.word	0x08004beb
 800421c:	08004c5c 	.word	0x08004c5c

08004220 <__d2b>:
 8004220:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004224:	2101      	movs	r1, #1
 8004226:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800422a:	4690      	mov	r8, r2
 800422c:	461d      	mov	r5, r3
 800422e:	f7ff fcd1 	bl	8003bd4 <_Balloc>
 8004232:	4604      	mov	r4, r0
 8004234:	b930      	cbnz	r0, 8004244 <__d2b+0x24>
 8004236:	4602      	mov	r2, r0
 8004238:	f240 310a 	movw	r1, #778	; 0x30a
 800423c:	4b24      	ldr	r3, [pc, #144]	; (80042d0 <__d2b+0xb0>)
 800423e:	4825      	ldr	r0, [pc, #148]	; (80042d4 <__d2b+0xb4>)
 8004240:	f000 faf8 	bl	8004834 <__assert_func>
 8004244:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8004248:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800424c:	bb2d      	cbnz	r5, 800429a <__d2b+0x7a>
 800424e:	9301      	str	r3, [sp, #4]
 8004250:	f1b8 0300 	subs.w	r3, r8, #0
 8004254:	d026      	beq.n	80042a4 <__d2b+0x84>
 8004256:	4668      	mov	r0, sp
 8004258:	9300      	str	r3, [sp, #0]
 800425a:	f7ff fd83 	bl	8003d64 <__lo0bits>
 800425e:	9900      	ldr	r1, [sp, #0]
 8004260:	b1f0      	cbz	r0, 80042a0 <__d2b+0x80>
 8004262:	9a01      	ldr	r2, [sp, #4]
 8004264:	f1c0 0320 	rsb	r3, r0, #32
 8004268:	fa02 f303 	lsl.w	r3, r2, r3
 800426c:	430b      	orrs	r3, r1
 800426e:	40c2      	lsrs	r2, r0
 8004270:	6163      	str	r3, [r4, #20]
 8004272:	9201      	str	r2, [sp, #4]
 8004274:	9b01      	ldr	r3, [sp, #4]
 8004276:	2b00      	cmp	r3, #0
 8004278:	bf14      	ite	ne
 800427a:	2102      	movne	r1, #2
 800427c:	2101      	moveq	r1, #1
 800427e:	61a3      	str	r3, [r4, #24]
 8004280:	6121      	str	r1, [r4, #16]
 8004282:	b1c5      	cbz	r5, 80042b6 <__d2b+0x96>
 8004284:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004288:	4405      	add	r5, r0
 800428a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800428e:	603d      	str	r5, [r7, #0]
 8004290:	6030      	str	r0, [r6, #0]
 8004292:	4620      	mov	r0, r4
 8004294:	b002      	add	sp, #8
 8004296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800429a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800429e:	e7d6      	b.n	800424e <__d2b+0x2e>
 80042a0:	6161      	str	r1, [r4, #20]
 80042a2:	e7e7      	b.n	8004274 <__d2b+0x54>
 80042a4:	a801      	add	r0, sp, #4
 80042a6:	f7ff fd5d 	bl	8003d64 <__lo0bits>
 80042aa:	2101      	movs	r1, #1
 80042ac:	9b01      	ldr	r3, [sp, #4]
 80042ae:	6121      	str	r1, [r4, #16]
 80042b0:	6163      	str	r3, [r4, #20]
 80042b2:	3020      	adds	r0, #32
 80042b4:	e7e5      	b.n	8004282 <__d2b+0x62>
 80042b6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80042ba:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80042be:	6038      	str	r0, [r7, #0]
 80042c0:	6918      	ldr	r0, [r3, #16]
 80042c2:	f7ff fd2f 	bl	8003d24 <__hi0bits>
 80042c6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80042ca:	6031      	str	r1, [r6, #0]
 80042cc:	e7e1      	b.n	8004292 <__d2b+0x72>
 80042ce:	bf00      	nop
 80042d0:	08004beb 	.word	0x08004beb
 80042d4:	08004c5c 	.word	0x08004c5c

080042d8 <_calloc_r>:
 80042d8:	b570      	push	{r4, r5, r6, lr}
 80042da:	fba1 5402 	umull	r5, r4, r1, r2
 80042de:	b934      	cbnz	r4, 80042ee <_calloc_r+0x16>
 80042e0:	4629      	mov	r1, r5
 80042e2:	f000 f875 	bl	80043d0 <_malloc_r>
 80042e6:	4606      	mov	r6, r0
 80042e8:	b928      	cbnz	r0, 80042f6 <_calloc_r+0x1e>
 80042ea:	4630      	mov	r0, r6
 80042ec:	bd70      	pop	{r4, r5, r6, pc}
 80042ee:	220c      	movs	r2, #12
 80042f0:	2600      	movs	r6, #0
 80042f2:	6002      	str	r2, [r0, #0]
 80042f4:	e7f9      	b.n	80042ea <_calloc_r+0x12>
 80042f6:	462a      	mov	r2, r5
 80042f8:	4621      	mov	r1, r4
 80042fa:	f7fd fdf5 	bl	8001ee8 <memset>
 80042fe:	e7f4      	b.n	80042ea <_calloc_r+0x12>

08004300 <_free_r>:
 8004300:	b538      	push	{r3, r4, r5, lr}
 8004302:	4605      	mov	r5, r0
 8004304:	2900      	cmp	r1, #0
 8004306:	d040      	beq.n	800438a <_free_r+0x8a>
 8004308:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800430c:	1f0c      	subs	r4, r1, #4
 800430e:	2b00      	cmp	r3, #0
 8004310:	bfb8      	it	lt
 8004312:	18e4      	addlt	r4, r4, r3
 8004314:	f000 fb14 	bl	8004940 <__malloc_lock>
 8004318:	4a1c      	ldr	r2, [pc, #112]	; (800438c <_free_r+0x8c>)
 800431a:	6813      	ldr	r3, [r2, #0]
 800431c:	b933      	cbnz	r3, 800432c <_free_r+0x2c>
 800431e:	6063      	str	r3, [r4, #4]
 8004320:	6014      	str	r4, [r2, #0]
 8004322:	4628      	mov	r0, r5
 8004324:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004328:	f000 bb10 	b.w	800494c <__malloc_unlock>
 800432c:	42a3      	cmp	r3, r4
 800432e:	d908      	bls.n	8004342 <_free_r+0x42>
 8004330:	6820      	ldr	r0, [r4, #0]
 8004332:	1821      	adds	r1, r4, r0
 8004334:	428b      	cmp	r3, r1
 8004336:	bf01      	itttt	eq
 8004338:	6819      	ldreq	r1, [r3, #0]
 800433a:	685b      	ldreq	r3, [r3, #4]
 800433c:	1809      	addeq	r1, r1, r0
 800433e:	6021      	streq	r1, [r4, #0]
 8004340:	e7ed      	b.n	800431e <_free_r+0x1e>
 8004342:	461a      	mov	r2, r3
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	b10b      	cbz	r3, 800434c <_free_r+0x4c>
 8004348:	42a3      	cmp	r3, r4
 800434a:	d9fa      	bls.n	8004342 <_free_r+0x42>
 800434c:	6811      	ldr	r1, [r2, #0]
 800434e:	1850      	adds	r0, r2, r1
 8004350:	42a0      	cmp	r0, r4
 8004352:	d10b      	bne.n	800436c <_free_r+0x6c>
 8004354:	6820      	ldr	r0, [r4, #0]
 8004356:	4401      	add	r1, r0
 8004358:	1850      	adds	r0, r2, r1
 800435a:	4283      	cmp	r3, r0
 800435c:	6011      	str	r1, [r2, #0]
 800435e:	d1e0      	bne.n	8004322 <_free_r+0x22>
 8004360:	6818      	ldr	r0, [r3, #0]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	4401      	add	r1, r0
 8004366:	6011      	str	r1, [r2, #0]
 8004368:	6053      	str	r3, [r2, #4]
 800436a:	e7da      	b.n	8004322 <_free_r+0x22>
 800436c:	d902      	bls.n	8004374 <_free_r+0x74>
 800436e:	230c      	movs	r3, #12
 8004370:	602b      	str	r3, [r5, #0]
 8004372:	e7d6      	b.n	8004322 <_free_r+0x22>
 8004374:	6820      	ldr	r0, [r4, #0]
 8004376:	1821      	adds	r1, r4, r0
 8004378:	428b      	cmp	r3, r1
 800437a:	bf01      	itttt	eq
 800437c:	6819      	ldreq	r1, [r3, #0]
 800437e:	685b      	ldreq	r3, [r3, #4]
 8004380:	1809      	addeq	r1, r1, r0
 8004382:	6021      	streq	r1, [r4, #0]
 8004384:	6063      	str	r3, [r4, #4]
 8004386:	6054      	str	r4, [r2, #4]
 8004388:	e7cb      	b.n	8004322 <_free_r+0x22>
 800438a:	bd38      	pop	{r3, r4, r5, pc}
 800438c:	20000244 	.word	0x20000244

08004390 <sbrk_aligned>:
 8004390:	b570      	push	{r4, r5, r6, lr}
 8004392:	4e0e      	ldr	r6, [pc, #56]	; (80043cc <sbrk_aligned+0x3c>)
 8004394:	460c      	mov	r4, r1
 8004396:	6831      	ldr	r1, [r6, #0]
 8004398:	4605      	mov	r5, r0
 800439a:	b911      	cbnz	r1, 80043a2 <sbrk_aligned+0x12>
 800439c:	f000 f9e4 	bl	8004768 <_sbrk_r>
 80043a0:	6030      	str	r0, [r6, #0]
 80043a2:	4621      	mov	r1, r4
 80043a4:	4628      	mov	r0, r5
 80043a6:	f000 f9df 	bl	8004768 <_sbrk_r>
 80043aa:	1c43      	adds	r3, r0, #1
 80043ac:	d00a      	beq.n	80043c4 <sbrk_aligned+0x34>
 80043ae:	1cc4      	adds	r4, r0, #3
 80043b0:	f024 0403 	bic.w	r4, r4, #3
 80043b4:	42a0      	cmp	r0, r4
 80043b6:	d007      	beq.n	80043c8 <sbrk_aligned+0x38>
 80043b8:	1a21      	subs	r1, r4, r0
 80043ba:	4628      	mov	r0, r5
 80043bc:	f000 f9d4 	bl	8004768 <_sbrk_r>
 80043c0:	3001      	adds	r0, #1
 80043c2:	d101      	bne.n	80043c8 <sbrk_aligned+0x38>
 80043c4:	f04f 34ff 	mov.w	r4, #4294967295
 80043c8:	4620      	mov	r0, r4
 80043ca:	bd70      	pop	{r4, r5, r6, pc}
 80043cc:	20000248 	.word	0x20000248

080043d0 <_malloc_r>:
 80043d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043d4:	1ccd      	adds	r5, r1, #3
 80043d6:	f025 0503 	bic.w	r5, r5, #3
 80043da:	3508      	adds	r5, #8
 80043dc:	2d0c      	cmp	r5, #12
 80043de:	bf38      	it	cc
 80043e0:	250c      	movcc	r5, #12
 80043e2:	2d00      	cmp	r5, #0
 80043e4:	4607      	mov	r7, r0
 80043e6:	db01      	blt.n	80043ec <_malloc_r+0x1c>
 80043e8:	42a9      	cmp	r1, r5
 80043ea:	d905      	bls.n	80043f8 <_malloc_r+0x28>
 80043ec:	230c      	movs	r3, #12
 80043ee:	2600      	movs	r6, #0
 80043f0:	603b      	str	r3, [r7, #0]
 80043f2:	4630      	mov	r0, r6
 80043f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043f8:	4e2e      	ldr	r6, [pc, #184]	; (80044b4 <_malloc_r+0xe4>)
 80043fa:	f000 faa1 	bl	8004940 <__malloc_lock>
 80043fe:	6833      	ldr	r3, [r6, #0]
 8004400:	461c      	mov	r4, r3
 8004402:	bb34      	cbnz	r4, 8004452 <_malloc_r+0x82>
 8004404:	4629      	mov	r1, r5
 8004406:	4638      	mov	r0, r7
 8004408:	f7ff ffc2 	bl	8004390 <sbrk_aligned>
 800440c:	1c43      	adds	r3, r0, #1
 800440e:	4604      	mov	r4, r0
 8004410:	d14d      	bne.n	80044ae <_malloc_r+0xde>
 8004412:	6834      	ldr	r4, [r6, #0]
 8004414:	4626      	mov	r6, r4
 8004416:	2e00      	cmp	r6, #0
 8004418:	d140      	bne.n	800449c <_malloc_r+0xcc>
 800441a:	6823      	ldr	r3, [r4, #0]
 800441c:	4631      	mov	r1, r6
 800441e:	4638      	mov	r0, r7
 8004420:	eb04 0803 	add.w	r8, r4, r3
 8004424:	f000 f9a0 	bl	8004768 <_sbrk_r>
 8004428:	4580      	cmp	r8, r0
 800442a:	d13a      	bne.n	80044a2 <_malloc_r+0xd2>
 800442c:	6821      	ldr	r1, [r4, #0]
 800442e:	3503      	adds	r5, #3
 8004430:	1a6d      	subs	r5, r5, r1
 8004432:	f025 0503 	bic.w	r5, r5, #3
 8004436:	3508      	adds	r5, #8
 8004438:	2d0c      	cmp	r5, #12
 800443a:	bf38      	it	cc
 800443c:	250c      	movcc	r5, #12
 800443e:	4638      	mov	r0, r7
 8004440:	4629      	mov	r1, r5
 8004442:	f7ff ffa5 	bl	8004390 <sbrk_aligned>
 8004446:	3001      	adds	r0, #1
 8004448:	d02b      	beq.n	80044a2 <_malloc_r+0xd2>
 800444a:	6823      	ldr	r3, [r4, #0]
 800444c:	442b      	add	r3, r5
 800444e:	6023      	str	r3, [r4, #0]
 8004450:	e00e      	b.n	8004470 <_malloc_r+0xa0>
 8004452:	6822      	ldr	r2, [r4, #0]
 8004454:	1b52      	subs	r2, r2, r5
 8004456:	d41e      	bmi.n	8004496 <_malloc_r+0xc6>
 8004458:	2a0b      	cmp	r2, #11
 800445a:	d916      	bls.n	800448a <_malloc_r+0xba>
 800445c:	1961      	adds	r1, r4, r5
 800445e:	42a3      	cmp	r3, r4
 8004460:	6025      	str	r5, [r4, #0]
 8004462:	bf18      	it	ne
 8004464:	6059      	strne	r1, [r3, #4]
 8004466:	6863      	ldr	r3, [r4, #4]
 8004468:	bf08      	it	eq
 800446a:	6031      	streq	r1, [r6, #0]
 800446c:	5162      	str	r2, [r4, r5]
 800446e:	604b      	str	r3, [r1, #4]
 8004470:	4638      	mov	r0, r7
 8004472:	f104 060b 	add.w	r6, r4, #11
 8004476:	f000 fa69 	bl	800494c <__malloc_unlock>
 800447a:	f026 0607 	bic.w	r6, r6, #7
 800447e:	1d23      	adds	r3, r4, #4
 8004480:	1af2      	subs	r2, r6, r3
 8004482:	d0b6      	beq.n	80043f2 <_malloc_r+0x22>
 8004484:	1b9b      	subs	r3, r3, r6
 8004486:	50a3      	str	r3, [r4, r2]
 8004488:	e7b3      	b.n	80043f2 <_malloc_r+0x22>
 800448a:	6862      	ldr	r2, [r4, #4]
 800448c:	42a3      	cmp	r3, r4
 800448e:	bf0c      	ite	eq
 8004490:	6032      	streq	r2, [r6, #0]
 8004492:	605a      	strne	r2, [r3, #4]
 8004494:	e7ec      	b.n	8004470 <_malloc_r+0xa0>
 8004496:	4623      	mov	r3, r4
 8004498:	6864      	ldr	r4, [r4, #4]
 800449a:	e7b2      	b.n	8004402 <_malloc_r+0x32>
 800449c:	4634      	mov	r4, r6
 800449e:	6876      	ldr	r6, [r6, #4]
 80044a0:	e7b9      	b.n	8004416 <_malloc_r+0x46>
 80044a2:	230c      	movs	r3, #12
 80044a4:	4638      	mov	r0, r7
 80044a6:	603b      	str	r3, [r7, #0]
 80044a8:	f000 fa50 	bl	800494c <__malloc_unlock>
 80044ac:	e7a1      	b.n	80043f2 <_malloc_r+0x22>
 80044ae:	6025      	str	r5, [r4, #0]
 80044b0:	e7de      	b.n	8004470 <_malloc_r+0xa0>
 80044b2:	bf00      	nop
 80044b4:	20000244 	.word	0x20000244

080044b8 <__sfputc_r>:
 80044b8:	6893      	ldr	r3, [r2, #8]
 80044ba:	b410      	push	{r4}
 80044bc:	3b01      	subs	r3, #1
 80044be:	2b00      	cmp	r3, #0
 80044c0:	6093      	str	r3, [r2, #8]
 80044c2:	da07      	bge.n	80044d4 <__sfputc_r+0x1c>
 80044c4:	6994      	ldr	r4, [r2, #24]
 80044c6:	42a3      	cmp	r3, r4
 80044c8:	db01      	blt.n	80044ce <__sfputc_r+0x16>
 80044ca:	290a      	cmp	r1, #10
 80044cc:	d102      	bne.n	80044d4 <__sfputc_r+0x1c>
 80044ce:	bc10      	pop	{r4}
 80044d0:	f7fe ba00 	b.w	80028d4 <__swbuf_r>
 80044d4:	6813      	ldr	r3, [r2, #0]
 80044d6:	1c58      	adds	r0, r3, #1
 80044d8:	6010      	str	r0, [r2, #0]
 80044da:	7019      	strb	r1, [r3, #0]
 80044dc:	4608      	mov	r0, r1
 80044de:	bc10      	pop	{r4}
 80044e0:	4770      	bx	lr

080044e2 <__sfputs_r>:
 80044e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044e4:	4606      	mov	r6, r0
 80044e6:	460f      	mov	r7, r1
 80044e8:	4614      	mov	r4, r2
 80044ea:	18d5      	adds	r5, r2, r3
 80044ec:	42ac      	cmp	r4, r5
 80044ee:	d101      	bne.n	80044f4 <__sfputs_r+0x12>
 80044f0:	2000      	movs	r0, #0
 80044f2:	e007      	b.n	8004504 <__sfputs_r+0x22>
 80044f4:	463a      	mov	r2, r7
 80044f6:	4630      	mov	r0, r6
 80044f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044fc:	f7ff ffdc 	bl	80044b8 <__sfputc_r>
 8004500:	1c43      	adds	r3, r0, #1
 8004502:	d1f3      	bne.n	80044ec <__sfputs_r+0xa>
 8004504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004508 <_vfiprintf_r>:
 8004508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800450c:	460d      	mov	r5, r1
 800450e:	4614      	mov	r4, r2
 8004510:	4698      	mov	r8, r3
 8004512:	4606      	mov	r6, r0
 8004514:	b09d      	sub	sp, #116	; 0x74
 8004516:	b118      	cbz	r0, 8004520 <_vfiprintf_r+0x18>
 8004518:	6983      	ldr	r3, [r0, #24]
 800451a:	b90b      	cbnz	r3, 8004520 <_vfiprintf_r+0x18>
 800451c:	f7ff fa2c 	bl	8003978 <__sinit>
 8004520:	4b89      	ldr	r3, [pc, #548]	; (8004748 <_vfiprintf_r+0x240>)
 8004522:	429d      	cmp	r5, r3
 8004524:	d11b      	bne.n	800455e <_vfiprintf_r+0x56>
 8004526:	6875      	ldr	r5, [r6, #4]
 8004528:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800452a:	07d9      	lsls	r1, r3, #31
 800452c:	d405      	bmi.n	800453a <_vfiprintf_r+0x32>
 800452e:	89ab      	ldrh	r3, [r5, #12]
 8004530:	059a      	lsls	r2, r3, #22
 8004532:	d402      	bmi.n	800453a <_vfiprintf_r+0x32>
 8004534:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004536:	f7ff fac2 	bl	8003abe <__retarget_lock_acquire_recursive>
 800453a:	89ab      	ldrh	r3, [r5, #12]
 800453c:	071b      	lsls	r3, r3, #28
 800453e:	d501      	bpl.n	8004544 <_vfiprintf_r+0x3c>
 8004540:	692b      	ldr	r3, [r5, #16]
 8004542:	b9eb      	cbnz	r3, 8004580 <_vfiprintf_r+0x78>
 8004544:	4629      	mov	r1, r5
 8004546:	4630      	mov	r0, r6
 8004548:	f7fe fa16 	bl	8002978 <__swsetup_r>
 800454c:	b1c0      	cbz	r0, 8004580 <_vfiprintf_r+0x78>
 800454e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004550:	07dc      	lsls	r4, r3, #31
 8004552:	d50e      	bpl.n	8004572 <_vfiprintf_r+0x6a>
 8004554:	f04f 30ff 	mov.w	r0, #4294967295
 8004558:	b01d      	add	sp, #116	; 0x74
 800455a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800455e:	4b7b      	ldr	r3, [pc, #492]	; (800474c <_vfiprintf_r+0x244>)
 8004560:	429d      	cmp	r5, r3
 8004562:	d101      	bne.n	8004568 <_vfiprintf_r+0x60>
 8004564:	68b5      	ldr	r5, [r6, #8]
 8004566:	e7df      	b.n	8004528 <_vfiprintf_r+0x20>
 8004568:	4b79      	ldr	r3, [pc, #484]	; (8004750 <_vfiprintf_r+0x248>)
 800456a:	429d      	cmp	r5, r3
 800456c:	bf08      	it	eq
 800456e:	68f5      	ldreq	r5, [r6, #12]
 8004570:	e7da      	b.n	8004528 <_vfiprintf_r+0x20>
 8004572:	89ab      	ldrh	r3, [r5, #12]
 8004574:	0598      	lsls	r0, r3, #22
 8004576:	d4ed      	bmi.n	8004554 <_vfiprintf_r+0x4c>
 8004578:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800457a:	f7ff faa1 	bl	8003ac0 <__retarget_lock_release_recursive>
 800457e:	e7e9      	b.n	8004554 <_vfiprintf_r+0x4c>
 8004580:	2300      	movs	r3, #0
 8004582:	9309      	str	r3, [sp, #36]	; 0x24
 8004584:	2320      	movs	r3, #32
 8004586:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800458a:	2330      	movs	r3, #48	; 0x30
 800458c:	f04f 0901 	mov.w	r9, #1
 8004590:	f8cd 800c 	str.w	r8, [sp, #12]
 8004594:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8004754 <_vfiprintf_r+0x24c>
 8004598:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800459c:	4623      	mov	r3, r4
 800459e:	469a      	mov	sl, r3
 80045a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045a4:	b10a      	cbz	r2, 80045aa <_vfiprintf_r+0xa2>
 80045a6:	2a25      	cmp	r2, #37	; 0x25
 80045a8:	d1f9      	bne.n	800459e <_vfiprintf_r+0x96>
 80045aa:	ebba 0b04 	subs.w	fp, sl, r4
 80045ae:	d00b      	beq.n	80045c8 <_vfiprintf_r+0xc0>
 80045b0:	465b      	mov	r3, fp
 80045b2:	4622      	mov	r2, r4
 80045b4:	4629      	mov	r1, r5
 80045b6:	4630      	mov	r0, r6
 80045b8:	f7ff ff93 	bl	80044e2 <__sfputs_r>
 80045bc:	3001      	adds	r0, #1
 80045be:	f000 80aa 	beq.w	8004716 <_vfiprintf_r+0x20e>
 80045c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80045c4:	445a      	add	r2, fp
 80045c6:	9209      	str	r2, [sp, #36]	; 0x24
 80045c8:	f89a 3000 	ldrb.w	r3, [sl]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	f000 80a2 	beq.w	8004716 <_vfiprintf_r+0x20e>
 80045d2:	2300      	movs	r3, #0
 80045d4:	f04f 32ff 	mov.w	r2, #4294967295
 80045d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045dc:	f10a 0a01 	add.w	sl, sl, #1
 80045e0:	9304      	str	r3, [sp, #16]
 80045e2:	9307      	str	r3, [sp, #28]
 80045e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80045e8:	931a      	str	r3, [sp, #104]	; 0x68
 80045ea:	4654      	mov	r4, sl
 80045ec:	2205      	movs	r2, #5
 80045ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045f2:	4858      	ldr	r0, [pc, #352]	; (8004754 <_vfiprintf_r+0x24c>)
 80045f4:	f7ff fad2 	bl	8003b9c <memchr>
 80045f8:	9a04      	ldr	r2, [sp, #16]
 80045fa:	b9d8      	cbnz	r0, 8004634 <_vfiprintf_r+0x12c>
 80045fc:	06d1      	lsls	r1, r2, #27
 80045fe:	bf44      	itt	mi
 8004600:	2320      	movmi	r3, #32
 8004602:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004606:	0713      	lsls	r3, r2, #28
 8004608:	bf44      	itt	mi
 800460a:	232b      	movmi	r3, #43	; 0x2b
 800460c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004610:	f89a 3000 	ldrb.w	r3, [sl]
 8004614:	2b2a      	cmp	r3, #42	; 0x2a
 8004616:	d015      	beq.n	8004644 <_vfiprintf_r+0x13c>
 8004618:	4654      	mov	r4, sl
 800461a:	2000      	movs	r0, #0
 800461c:	f04f 0c0a 	mov.w	ip, #10
 8004620:	9a07      	ldr	r2, [sp, #28]
 8004622:	4621      	mov	r1, r4
 8004624:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004628:	3b30      	subs	r3, #48	; 0x30
 800462a:	2b09      	cmp	r3, #9
 800462c:	d94e      	bls.n	80046cc <_vfiprintf_r+0x1c4>
 800462e:	b1b0      	cbz	r0, 800465e <_vfiprintf_r+0x156>
 8004630:	9207      	str	r2, [sp, #28]
 8004632:	e014      	b.n	800465e <_vfiprintf_r+0x156>
 8004634:	eba0 0308 	sub.w	r3, r0, r8
 8004638:	fa09 f303 	lsl.w	r3, r9, r3
 800463c:	4313      	orrs	r3, r2
 800463e:	46a2      	mov	sl, r4
 8004640:	9304      	str	r3, [sp, #16]
 8004642:	e7d2      	b.n	80045ea <_vfiprintf_r+0xe2>
 8004644:	9b03      	ldr	r3, [sp, #12]
 8004646:	1d19      	adds	r1, r3, #4
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	9103      	str	r1, [sp, #12]
 800464c:	2b00      	cmp	r3, #0
 800464e:	bfbb      	ittet	lt
 8004650:	425b      	neglt	r3, r3
 8004652:	f042 0202 	orrlt.w	r2, r2, #2
 8004656:	9307      	strge	r3, [sp, #28]
 8004658:	9307      	strlt	r3, [sp, #28]
 800465a:	bfb8      	it	lt
 800465c:	9204      	strlt	r2, [sp, #16]
 800465e:	7823      	ldrb	r3, [r4, #0]
 8004660:	2b2e      	cmp	r3, #46	; 0x2e
 8004662:	d10c      	bne.n	800467e <_vfiprintf_r+0x176>
 8004664:	7863      	ldrb	r3, [r4, #1]
 8004666:	2b2a      	cmp	r3, #42	; 0x2a
 8004668:	d135      	bne.n	80046d6 <_vfiprintf_r+0x1ce>
 800466a:	9b03      	ldr	r3, [sp, #12]
 800466c:	3402      	adds	r4, #2
 800466e:	1d1a      	adds	r2, r3, #4
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	9203      	str	r2, [sp, #12]
 8004674:	2b00      	cmp	r3, #0
 8004676:	bfb8      	it	lt
 8004678:	f04f 33ff 	movlt.w	r3, #4294967295
 800467c:	9305      	str	r3, [sp, #20]
 800467e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8004758 <_vfiprintf_r+0x250>
 8004682:	2203      	movs	r2, #3
 8004684:	4650      	mov	r0, sl
 8004686:	7821      	ldrb	r1, [r4, #0]
 8004688:	f7ff fa88 	bl	8003b9c <memchr>
 800468c:	b140      	cbz	r0, 80046a0 <_vfiprintf_r+0x198>
 800468e:	2340      	movs	r3, #64	; 0x40
 8004690:	eba0 000a 	sub.w	r0, r0, sl
 8004694:	fa03 f000 	lsl.w	r0, r3, r0
 8004698:	9b04      	ldr	r3, [sp, #16]
 800469a:	3401      	adds	r4, #1
 800469c:	4303      	orrs	r3, r0
 800469e:	9304      	str	r3, [sp, #16]
 80046a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046a4:	2206      	movs	r2, #6
 80046a6:	482d      	ldr	r0, [pc, #180]	; (800475c <_vfiprintf_r+0x254>)
 80046a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80046ac:	f7ff fa76 	bl	8003b9c <memchr>
 80046b0:	2800      	cmp	r0, #0
 80046b2:	d03f      	beq.n	8004734 <_vfiprintf_r+0x22c>
 80046b4:	4b2a      	ldr	r3, [pc, #168]	; (8004760 <_vfiprintf_r+0x258>)
 80046b6:	bb1b      	cbnz	r3, 8004700 <_vfiprintf_r+0x1f8>
 80046b8:	9b03      	ldr	r3, [sp, #12]
 80046ba:	3307      	adds	r3, #7
 80046bc:	f023 0307 	bic.w	r3, r3, #7
 80046c0:	3308      	adds	r3, #8
 80046c2:	9303      	str	r3, [sp, #12]
 80046c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046c6:	443b      	add	r3, r7
 80046c8:	9309      	str	r3, [sp, #36]	; 0x24
 80046ca:	e767      	b.n	800459c <_vfiprintf_r+0x94>
 80046cc:	460c      	mov	r4, r1
 80046ce:	2001      	movs	r0, #1
 80046d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80046d4:	e7a5      	b.n	8004622 <_vfiprintf_r+0x11a>
 80046d6:	2300      	movs	r3, #0
 80046d8:	f04f 0c0a 	mov.w	ip, #10
 80046dc:	4619      	mov	r1, r3
 80046de:	3401      	adds	r4, #1
 80046e0:	9305      	str	r3, [sp, #20]
 80046e2:	4620      	mov	r0, r4
 80046e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046e8:	3a30      	subs	r2, #48	; 0x30
 80046ea:	2a09      	cmp	r2, #9
 80046ec:	d903      	bls.n	80046f6 <_vfiprintf_r+0x1ee>
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d0c5      	beq.n	800467e <_vfiprintf_r+0x176>
 80046f2:	9105      	str	r1, [sp, #20]
 80046f4:	e7c3      	b.n	800467e <_vfiprintf_r+0x176>
 80046f6:	4604      	mov	r4, r0
 80046f8:	2301      	movs	r3, #1
 80046fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80046fe:	e7f0      	b.n	80046e2 <_vfiprintf_r+0x1da>
 8004700:	ab03      	add	r3, sp, #12
 8004702:	9300      	str	r3, [sp, #0]
 8004704:	462a      	mov	r2, r5
 8004706:	4630      	mov	r0, r6
 8004708:	4b16      	ldr	r3, [pc, #88]	; (8004764 <_vfiprintf_r+0x25c>)
 800470a:	a904      	add	r1, sp, #16
 800470c:	f7fd fc92 	bl	8002034 <_printf_float>
 8004710:	4607      	mov	r7, r0
 8004712:	1c78      	adds	r0, r7, #1
 8004714:	d1d6      	bne.n	80046c4 <_vfiprintf_r+0x1bc>
 8004716:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004718:	07d9      	lsls	r1, r3, #31
 800471a:	d405      	bmi.n	8004728 <_vfiprintf_r+0x220>
 800471c:	89ab      	ldrh	r3, [r5, #12]
 800471e:	059a      	lsls	r2, r3, #22
 8004720:	d402      	bmi.n	8004728 <_vfiprintf_r+0x220>
 8004722:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004724:	f7ff f9cc 	bl	8003ac0 <__retarget_lock_release_recursive>
 8004728:	89ab      	ldrh	r3, [r5, #12]
 800472a:	065b      	lsls	r3, r3, #25
 800472c:	f53f af12 	bmi.w	8004554 <_vfiprintf_r+0x4c>
 8004730:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004732:	e711      	b.n	8004558 <_vfiprintf_r+0x50>
 8004734:	ab03      	add	r3, sp, #12
 8004736:	9300      	str	r3, [sp, #0]
 8004738:	462a      	mov	r2, r5
 800473a:	4630      	mov	r0, r6
 800473c:	4b09      	ldr	r3, [pc, #36]	; (8004764 <_vfiprintf_r+0x25c>)
 800473e:	a904      	add	r1, sp, #16
 8004740:	f7fd ff14 	bl	800256c <_printf_i>
 8004744:	e7e4      	b.n	8004710 <_vfiprintf_r+0x208>
 8004746:	bf00      	nop
 8004748:	08004c1c 	.word	0x08004c1c
 800474c:	08004c3c 	.word	0x08004c3c
 8004750:	08004bfc 	.word	0x08004bfc
 8004754:	08004db4 	.word	0x08004db4
 8004758:	08004dba 	.word	0x08004dba
 800475c:	08004dbe 	.word	0x08004dbe
 8004760:	08002035 	.word	0x08002035
 8004764:	080044e3 	.word	0x080044e3

08004768 <_sbrk_r>:
 8004768:	b538      	push	{r3, r4, r5, lr}
 800476a:	2300      	movs	r3, #0
 800476c:	4d05      	ldr	r5, [pc, #20]	; (8004784 <_sbrk_r+0x1c>)
 800476e:	4604      	mov	r4, r0
 8004770:	4608      	mov	r0, r1
 8004772:	602b      	str	r3, [r5, #0]
 8004774:	f000 f992 	bl	8004a9c <_sbrk>
 8004778:	1c43      	adds	r3, r0, #1
 800477a:	d102      	bne.n	8004782 <_sbrk_r+0x1a>
 800477c:	682b      	ldr	r3, [r5, #0]
 800477e:	b103      	cbz	r3, 8004782 <_sbrk_r+0x1a>
 8004780:	6023      	str	r3, [r4, #0]
 8004782:	bd38      	pop	{r3, r4, r5, pc}
 8004784:	2000024c 	.word	0x2000024c

08004788 <__sread>:
 8004788:	b510      	push	{r4, lr}
 800478a:	460c      	mov	r4, r1
 800478c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004790:	f000 f8e2 	bl	8004958 <_read_r>
 8004794:	2800      	cmp	r0, #0
 8004796:	bfab      	itete	ge
 8004798:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800479a:	89a3      	ldrhlt	r3, [r4, #12]
 800479c:	181b      	addge	r3, r3, r0
 800479e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80047a2:	bfac      	ite	ge
 80047a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80047a6:	81a3      	strhlt	r3, [r4, #12]
 80047a8:	bd10      	pop	{r4, pc}

080047aa <__swrite>:
 80047aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047ae:	461f      	mov	r7, r3
 80047b0:	898b      	ldrh	r3, [r1, #12]
 80047b2:	4605      	mov	r5, r0
 80047b4:	05db      	lsls	r3, r3, #23
 80047b6:	460c      	mov	r4, r1
 80047b8:	4616      	mov	r6, r2
 80047ba:	d505      	bpl.n	80047c8 <__swrite+0x1e>
 80047bc:	2302      	movs	r3, #2
 80047be:	2200      	movs	r2, #0
 80047c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047c4:	f000 f898 	bl	80048f8 <_lseek_r>
 80047c8:	89a3      	ldrh	r3, [r4, #12]
 80047ca:	4632      	mov	r2, r6
 80047cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047d0:	81a3      	strh	r3, [r4, #12]
 80047d2:	4628      	mov	r0, r5
 80047d4:	463b      	mov	r3, r7
 80047d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047de:	f000 b817 	b.w	8004810 <_write_r>

080047e2 <__sseek>:
 80047e2:	b510      	push	{r4, lr}
 80047e4:	460c      	mov	r4, r1
 80047e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047ea:	f000 f885 	bl	80048f8 <_lseek_r>
 80047ee:	1c43      	adds	r3, r0, #1
 80047f0:	89a3      	ldrh	r3, [r4, #12]
 80047f2:	bf15      	itete	ne
 80047f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80047f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80047fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80047fe:	81a3      	strheq	r3, [r4, #12]
 8004800:	bf18      	it	ne
 8004802:	81a3      	strhne	r3, [r4, #12]
 8004804:	bd10      	pop	{r4, pc}

08004806 <__sclose>:
 8004806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800480a:	f000 b831 	b.w	8004870 <_close_r>
	...

08004810 <_write_r>:
 8004810:	b538      	push	{r3, r4, r5, lr}
 8004812:	4604      	mov	r4, r0
 8004814:	4608      	mov	r0, r1
 8004816:	4611      	mov	r1, r2
 8004818:	2200      	movs	r2, #0
 800481a:	4d05      	ldr	r5, [pc, #20]	; (8004830 <_write_r+0x20>)
 800481c:	602a      	str	r2, [r5, #0]
 800481e:	461a      	mov	r2, r3
 8004820:	f7fc f970 	bl	8000b04 <_write>
 8004824:	1c43      	adds	r3, r0, #1
 8004826:	d102      	bne.n	800482e <_write_r+0x1e>
 8004828:	682b      	ldr	r3, [r5, #0]
 800482a:	b103      	cbz	r3, 800482e <_write_r+0x1e>
 800482c:	6023      	str	r3, [r4, #0]
 800482e:	bd38      	pop	{r3, r4, r5, pc}
 8004830:	2000024c 	.word	0x2000024c

08004834 <__assert_func>:
 8004834:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004836:	4614      	mov	r4, r2
 8004838:	461a      	mov	r2, r3
 800483a:	4b09      	ldr	r3, [pc, #36]	; (8004860 <__assert_func+0x2c>)
 800483c:	4605      	mov	r5, r0
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	68d8      	ldr	r0, [r3, #12]
 8004842:	b14c      	cbz	r4, 8004858 <__assert_func+0x24>
 8004844:	4b07      	ldr	r3, [pc, #28]	; (8004864 <__assert_func+0x30>)
 8004846:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800484a:	9100      	str	r1, [sp, #0]
 800484c:	462b      	mov	r3, r5
 800484e:	4906      	ldr	r1, [pc, #24]	; (8004868 <__assert_func+0x34>)
 8004850:	f000 f81e 	bl	8004890 <fiprintf>
 8004854:	f000 f89f 	bl	8004996 <abort>
 8004858:	4b04      	ldr	r3, [pc, #16]	; (800486c <__assert_func+0x38>)
 800485a:	461c      	mov	r4, r3
 800485c:	e7f3      	b.n	8004846 <__assert_func+0x12>
 800485e:	bf00      	nop
 8004860:	2000000c 	.word	0x2000000c
 8004864:	08004dc5 	.word	0x08004dc5
 8004868:	08004dd2 	.word	0x08004dd2
 800486c:	08004e00 	.word	0x08004e00

08004870 <_close_r>:
 8004870:	b538      	push	{r3, r4, r5, lr}
 8004872:	2300      	movs	r3, #0
 8004874:	4d05      	ldr	r5, [pc, #20]	; (800488c <_close_r+0x1c>)
 8004876:	4604      	mov	r4, r0
 8004878:	4608      	mov	r0, r1
 800487a:	602b      	str	r3, [r5, #0]
 800487c:	f000 f8d6 	bl	8004a2c <_close>
 8004880:	1c43      	adds	r3, r0, #1
 8004882:	d102      	bne.n	800488a <_close_r+0x1a>
 8004884:	682b      	ldr	r3, [r5, #0]
 8004886:	b103      	cbz	r3, 800488a <_close_r+0x1a>
 8004888:	6023      	str	r3, [r4, #0]
 800488a:	bd38      	pop	{r3, r4, r5, pc}
 800488c:	2000024c 	.word	0x2000024c

08004890 <fiprintf>:
 8004890:	b40e      	push	{r1, r2, r3}
 8004892:	b503      	push	{r0, r1, lr}
 8004894:	4601      	mov	r1, r0
 8004896:	ab03      	add	r3, sp, #12
 8004898:	4805      	ldr	r0, [pc, #20]	; (80048b0 <fiprintf+0x20>)
 800489a:	f853 2b04 	ldr.w	r2, [r3], #4
 800489e:	6800      	ldr	r0, [r0, #0]
 80048a0:	9301      	str	r3, [sp, #4]
 80048a2:	f7ff fe31 	bl	8004508 <_vfiprintf_r>
 80048a6:	b002      	add	sp, #8
 80048a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80048ac:	b003      	add	sp, #12
 80048ae:	4770      	bx	lr
 80048b0:	2000000c 	.word	0x2000000c

080048b4 <_fstat_r>:
 80048b4:	b538      	push	{r3, r4, r5, lr}
 80048b6:	2300      	movs	r3, #0
 80048b8:	4d06      	ldr	r5, [pc, #24]	; (80048d4 <_fstat_r+0x20>)
 80048ba:	4604      	mov	r4, r0
 80048bc:	4608      	mov	r0, r1
 80048be:	4611      	mov	r1, r2
 80048c0:	602b      	str	r3, [r5, #0]
 80048c2:	f000 f8bb 	bl	8004a3c <_fstat>
 80048c6:	1c43      	adds	r3, r0, #1
 80048c8:	d102      	bne.n	80048d0 <_fstat_r+0x1c>
 80048ca:	682b      	ldr	r3, [r5, #0]
 80048cc:	b103      	cbz	r3, 80048d0 <_fstat_r+0x1c>
 80048ce:	6023      	str	r3, [r4, #0]
 80048d0:	bd38      	pop	{r3, r4, r5, pc}
 80048d2:	bf00      	nop
 80048d4:	2000024c 	.word	0x2000024c

080048d8 <_isatty_r>:
 80048d8:	b538      	push	{r3, r4, r5, lr}
 80048da:	2300      	movs	r3, #0
 80048dc:	4d05      	ldr	r5, [pc, #20]	; (80048f4 <_isatty_r+0x1c>)
 80048de:	4604      	mov	r4, r0
 80048e0:	4608      	mov	r0, r1
 80048e2:	602b      	str	r3, [r5, #0]
 80048e4:	f000 f8ba 	bl	8004a5c <_isatty>
 80048e8:	1c43      	adds	r3, r0, #1
 80048ea:	d102      	bne.n	80048f2 <_isatty_r+0x1a>
 80048ec:	682b      	ldr	r3, [r5, #0]
 80048ee:	b103      	cbz	r3, 80048f2 <_isatty_r+0x1a>
 80048f0:	6023      	str	r3, [r4, #0]
 80048f2:	bd38      	pop	{r3, r4, r5, pc}
 80048f4:	2000024c 	.word	0x2000024c

080048f8 <_lseek_r>:
 80048f8:	b538      	push	{r3, r4, r5, lr}
 80048fa:	4604      	mov	r4, r0
 80048fc:	4608      	mov	r0, r1
 80048fe:	4611      	mov	r1, r2
 8004900:	2200      	movs	r2, #0
 8004902:	4d05      	ldr	r5, [pc, #20]	; (8004918 <_lseek_r+0x20>)
 8004904:	602a      	str	r2, [r5, #0]
 8004906:	461a      	mov	r2, r3
 8004908:	f000 f8b8 	bl	8004a7c <_lseek>
 800490c:	1c43      	adds	r3, r0, #1
 800490e:	d102      	bne.n	8004916 <_lseek_r+0x1e>
 8004910:	682b      	ldr	r3, [r5, #0]
 8004912:	b103      	cbz	r3, 8004916 <_lseek_r+0x1e>
 8004914:	6023      	str	r3, [r4, #0]
 8004916:	bd38      	pop	{r3, r4, r5, pc}
 8004918:	2000024c 	.word	0x2000024c

0800491c <__ascii_mbtowc>:
 800491c:	b082      	sub	sp, #8
 800491e:	b901      	cbnz	r1, 8004922 <__ascii_mbtowc+0x6>
 8004920:	a901      	add	r1, sp, #4
 8004922:	b142      	cbz	r2, 8004936 <__ascii_mbtowc+0x1a>
 8004924:	b14b      	cbz	r3, 800493a <__ascii_mbtowc+0x1e>
 8004926:	7813      	ldrb	r3, [r2, #0]
 8004928:	600b      	str	r3, [r1, #0]
 800492a:	7812      	ldrb	r2, [r2, #0]
 800492c:	1e10      	subs	r0, r2, #0
 800492e:	bf18      	it	ne
 8004930:	2001      	movne	r0, #1
 8004932:	b002      	add	sp, #8
 8004934:	4770      	bx	lr
 8004936:	4610      	mov	r0, r2
 8004938:	e7fb      	b.n	8004932 <__ascii_mbtowc+0x16>
 800493a:	f06f 0001 	mvn.w	r0, #1
 800493e:	e7f8      	b.n	8004932 <__ascii_mbtowc+0x16>

08004940 <__malloc_lock>:
 8004940:	4801      	ldr	r0, [pc, #4]	; (8004948 <__malloc_lock+0x8>)
 8004942:	f7ff b8bc 	b.w	8003abe <__retarget_lock_acquire_recursive>
 8004946:	bf00      	nop
 8004948:	20000240 	.word	0x20000240

0800494c <__malloc_unlock>:
 800494c:	4801      	ldr	r0, [pc, #4]	; (8004954 <__malloc_unlock+0x8>)
 800494e:	f7ff b8b7 	b.w	8003ac0 <__retarget_lock_release_recursive>
 8004952:	bf00      	nop
 8004954:	20000240 	.word	0x20000240

08004958 <_read_r>:
 8004958:	b538      	push	{r3, r4, r5, lr}
 800495a:	4604      	mov	r4, r0
 800495c:	4608      	mov	r0, r1
 800495e:	4611      	mov	r1, r2
 8004960:	2200      	movs	r2, #0
 8004962:	4d05      	ldr	r5, [pc, #20]	; (8004978 <_read_r+0x20>)
 8004964:	602a      	str	r2, [r5, #0]
 8004966:	461a      	mov	r2, r3
 8004968:	f000 f890 	bl	8004a8c <_read>
 800496c:	1c43      	adds	r3, r0, #1
 800496e:	d102      	bne.n	8004976 <_read_r+0x1e>
 8004970:	682b      	ldr	r3, [r5, #0]
 8004972:	b103      	cbz	r3, 8004976 <_read_r+0x1e>
 8004974:	6023      	str	r3, [r4, #0]
 8004976:	bd38      	pop	{r3, r4, r5, pc}
 8004978:	2000024c 	.word	0x2000024c

0800497c <__ascii_wctomb>:
 800497c:	4603      	mov	r3, r0
 800497e:	4608      	mov	r0, r1
 8004980:	b141      	cbz	r1, 8004994 <__ascii_wctomb+0x18>
 8004982:	2aff      	cmp	r2, #255	; 0xff
 8004984:	d904      	bls.n	8004990 <__ascii_wctomb+0x14>
 8004986:	228a      	movs	r2, #138	; 0x8a
 8004988:	f04f 30ff 	mov.w	r0, #4294967295
 800498c:	601a      	str	r2, [r3, #0]
 800498e:	4770      	bx	lr
 8004990:	2001      	movs	r0, #1
 8004992:	700a      	strb	r2, [r1, #0]
 8004994:	4770      	bx	lr

08004996 <abort>:
 8004996:	2006      	movs	r0, #6
 8004998:	b508      	push	{r3, lr}
 800499a:	f000 f82b 	bl	80049f4 <raise>
 800499e:	2001      	movs	r0, #1
 80049a0:	f000 f88a 	bl	8004ab8 <_exit>

080049a4 <_raise_r>:
 80049a4:	291f      	cmp	r1, #31
 80049a6:	b538      	push	{r3, r4, r5, lr}
 80049a8:	4604      	mov	r4, r0
 80049aa:	460d      	mov	r5, r1
 80049ac:	d904      	bls.n	80049b8 <_raise_r+0x14>
 80049ae:	2316      	movs	r3, #22
 80049b0:	6003      	str	r3, [r0, #0]
 80049b2:	f04f 30ff 	mov.w	r0, #4294967295
 80049b6:	bd38      	pop	{r3, r4, r5, pc}
 80049b8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80049ba:	b112      	cbz	r2, 80049c2 <_raise_r+0x1e>
 80049bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80049c0:	b94b      	cbnz	r3, 80049d6 <_raise_r+0x32>
 80049c2:	4620      	mov	r0, r4
 80049c4:	f000 f830 	bl	8004a28 <_getpid_r>
 80049c8:	462a      	mov	r2, r5
 80049ca:	4601      	mov	r1, r0
 80049cc:	4620      	mov	r0, r4
 80049ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049d2:	f000 b817 	b.w	8004a04 <_kill_r>
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d00a      	beq.n	80049f0 <_raise_r+0x4c>
 80049da:	1c59      	adds	r1, r3, #1
 80049dc:	d103      	bne.n	80049e6 <_raise_r+0x42>
 80049de:	2316      	movs	r3, #22
 80049e0:	6003      	str	r3, [r0, #0]
 80049e2:	2001      	movs	r0, #1
 80049e4:	e7e7      	b.n	80049b6 <_raise_r+0x12>
 80049e6:	2400      	movs	r4, #0
 80049e8:	4628      	mov	r0, r5
 80049ea:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80049ee:	4798      	blx	r3
 80049f0:	2000      	movs	r0, #0
 80049f2:	e7e0      	b.n	80049b6 <_raise_r+0x12>

080049f4 <raise>:
 80049f4:	4b02      	ldr	r3, [pc, #8]	; (8004a00 <raise+0xc>)
 80049f6:	4601      	mov	r1, r0
 80049f8:	6818      	ldr	r0, [r3, #0]
 80049fa:	f7ff bfd3 	b.w	80049a4 <_raise_r>
 80049fe:	bf00      	nop
 8004a00:	2000000c 	.word	0x2000000c

08004a04 <_kill_r>:
 8004a04:	b538      	push	{r3, r4, r5, lr}
 8004a06:	2300      	movs	r3, #0
 8004a08:	4d06      	ldr	r5, [pc, #24]	; (8004a24 <_kill_r+0x20>)
 8004a0a:	4604      	mov	r4, r0
 8004a0c:	4608      	mov	r0, r1
 8004a0e:	4611      	mov	r1, r2
 8004a10:	602b      	str	r3, [r5, #0]
 8004a12:	f000 f82b 	bl	8004a6c <_kill>
 8004a16:	1c43      	adds	r3, r0, #1
 8004a18:	d102      	bne.n	8004a20 <_kill_r+0x1c>
 8004a1a:	682b      	ldr	r3, [r5, #0]
 8004a1c:	b103      	cbz	r3, 8004a20 <_kill_r+0x1c>
 8004a1e:	6023      	str	r3, [r4, #0]
 8004a20:	bd38      	pop	{r3, r4, r5, pc}
 8004a22:	bf00      	nop
 8004a24:	2000024c 	.word	0x2000024c

08004a28 <_getpid_r>:
 8004a28:	f000 b810 	b.w	8004a4c <_getpid>

08004a2c <_close>:
 8004a2c:	2258      	movs	r2, #88	; 0x58
 8004a2e:	4b02      	ldr	r3, [pc, #8]	; (8004a38 <_close+0xc>)
 8004a30:	f04f 30ff 	mov.w	r0, #4294967295
 8004a34:	601a      	str	r2, [r3, #0]
 8004a36:	4770      	bx	lr
 8004a38:	2000024c 	.word	0x2000024c

08004a3c <_fstat>:
 8004a3c:	2258      	movs	r2, #88	; 0x58
 8004a3e:	4b02      	ldr	r3, [pc, #8]	; (8004a48 <_fstat+0xc>)
 8004a40:	f04f 30ff 	mov.w	r0, #4294967295
 8004a44:	601a      	str	r2, [r3, #0]
 8004a46:	4770      	bx	lr
 8004a48:	2000024c 	.word	0x2000024c

08004a4c <_getpid>:
 8004a4c:	2258      	movs	r2, #88	; 0x58
 8004a4e:	4b02      	ldr	r3, [pc, #8]	; (8004a58 <_getpid+0xc>)
 8004a50:	f04f 30ff 	mov.w	r0, #4294967295
 8004a54:	601a      	str	r2, [r3, #0]
 8004a56:	4770      	bx	lr
 8004a58:	2000024c 	.word	0x2000024c

08004a5c <_isatty>:
 8004a5c:	2258      	movs	r2, #88	; 0x58
 8004a5e:	4b02      	ldr	r3, [pc, #8]	; (8004a68 <_isatty+0xc>)
 8004a60:	2000      	movs	r0, #0
 8004a62:	601a      	str	r2, [r3, #0]
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	2000024c 	.word	0x2000024c

08004a6c <_kill>:
 8004a6c:	2258      	movs	r2, #88	; 0x58
 8004a6e:	4b02      	ldr	r3, [pc, #8]	; (8004a78 <_kill+0xc>)
 8004a70:	f04f 30ff 	mov.w	r0, #4294967295
 8004a74:	601a      	str	r2, [r3, #0]
 8004a76:	4770      	bx	lr
 8004a78:	2000024c 	.word	0x2000024c

08004a7c <_lseek>:
 8004a7c:	2258      	movs	r2, #88	; 0x58
 8004a7e:	4b02      	ldr	r3, [pc, #8]	; (8004a88 <_lseek+0xc>)
 8004a80:	f04f 30ff 	mov.w	r0, #4294967295
 8004a84:	601a      	str	r2, [r3, #0]
 8004a86:	4770      	bx	lr
 8004a88:	2000024c 	.word	0x2000024c

08004a8c <_read>:
 8004a8c:	2258      	movs	r2, #88	; 0x58
 8004a8e:	4b02      	ldr	r3, [pc, #8]	; (8004a98 <_read+0xc>)
 8004a90:	f04f 30ff 	mov.w	r0, #4294967295
 8004a94:	601a      	str	r2, [r3, #0]
 8004a96:	4770      	bx	lr
 8004a98:	2000024c 	.word	0x2000024c

08004a9c <_sbrk>:
 8004a9c:	4a04      	ldr	r2, [pc, #16]	; (8004ab0 <_sbrk+0x14>)
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	6811      	ldr	r1, [r2, #0]
 8004aa2:	b909      	cbnz	r1, 8004aa8 <_sbrk+0xc>
 8004aa4:	4903      	ldr	r1, [pc, #12]	; (8004ab4 <_sbrk+0x18>)
 8004aa6:	6011      	str	r1, [r2, #0]
 8004aa8:	6810      	ldr	r0, [r2, #0]
 8004aaa:	4403      	add	r3, r0
 8004aac:	6013      	str	r3, [r2, #0]
 8004aae:	4770      	bx	lr
 8004ab0:	20000250 	.word	0x20000250
 8004ab4:	20000258 	.word	0x20000258

08004ab8 <_exit>:
 8004ab8:	e7fe      	b.n	8004ab8 <_exit>
	...

08004abc <_init>:
 8004abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004abe:	bf00      	nop
 8004ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ac2:	bc08      	pop	{r3}
 8004ac4:	469e      	mov	lr, r3
 8004ac6:	4770      	bx	lr

08004ac8 <_fini>:
 8004ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aca:	bf00      	nop
 8004acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ace:	bc08      	pop	{r3}
 8004ad0:	469e      	mov	lr, r3
 8004ad2:	4770      	bx	lr
