{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600318041824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600318041830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 16:47:21 2020 " "Processing started: Thu Sep 17 16:47:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600318041830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318041830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off convolution_simple -c convolution_simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off convolution_simple -c convolution_simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318041830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600318043071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600318043071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/memory_access/line_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/memory_access/line_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer " "Found entity 1: line_buffer" {  } { { "../../../../../../verilog/memory_access/line_buffer.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/memory_access/line_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/math_functions/floating_point/zero_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/zero_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_count " "Found entity 1: zero_count" {  } { { "../../../../../../verilog/math_functions/floating_point/zero_count.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/zero_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_mlt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_mlt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mlt " "Found entity 1: fp_mlt" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_mlt.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_mlt.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_add_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_add_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add_tree " "Found entity 1: fp_add_tree" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add_tree.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/machine_learning/sum_of_products.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/machine_learning/sum_of_products.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_of_products " "Found entity 1: sum_of_products" {  } { { "../../../../../../verilog/machine_learning/sum_of_products.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/sum_of_products.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/machine_learning/convolution_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/machine_learning/convolution_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_calc " "Found entity 1: convolution_calc" {  } { { "../../../../../../verilog/machine_learning/convolution_calc.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/convolution_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/platform_designer_block.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/platform_designer_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block " "Found entity 1: platform_designer_block" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "platform_designer_block/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "platform_designer_block/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_irq_mapper " "Found entity 1: platform_designer_block_irq_mapper" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_irq_mapper.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0 " "Found entity 1: platform_designer_block_mm_interconnect_0" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_avalon_st_adapter " "Found entity 1: platform_designer_block_mm_interconnect_0_avalon_st_adapter" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_rsp_mux_002 " "Found entity 1: platform_designer_block_mm_interconnect_0_rsp_mux_002" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052871 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_rsp_mux_001 " "Found entity 1: platform_designer_block_mm_interconnect_0_rsp_mux_001" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_rsp_mux " "Found entity 1: platform_designer_block_mm_interconnect_0_rsp_mux" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_rsp_demux " "Found entity 1: platform_designer_block_mm_interconnect_0_rsp_demux" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_cmd_mux_002 " "Found entity 1: platform_designer_block_mm_interconnect_0_cmd_mux_002" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_cmd_mux_001 " "Found entity 1: platform_designer_block_mm_interconnect_0_cmd_mux_001" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_cmd_mux " "Found entity 1: platform_designer_block_mm_interconnect_0_cmd_mux" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_cmd_demux_002 " "Found entity 1: platform_designer_block_mm_interconnect_0_cmd_demux_002" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_cmd_demux_001 " "Found entity 1: platform_designer_block_mm_interconnect_0_cmd_demux_001" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_cmd_demux " "Found entity 1: platform_designer_block_mm_interconnect_0_cmd_demux" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052925 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052925 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052925 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052925 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600318052931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "platform_designer_block/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600318052943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "platform_designer_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "platform_designer_block/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_designer_block_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600318052962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_designer_block_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600318052963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_router_005_default_decode " "Found entity 1: platform_designer_block_mm_interconnect_0_router_005_default_decode" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052966 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_mm_interconnect_0_router_005 " "Found entity 2: platform_designer_block_mm_interconnect_0_router_005" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_designer_block_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600318052969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_designer_block_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600318052970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_router_004_default_decode " "Found entity 1: platform_designer_block_mm_interconnect_0_router_004_default_decode" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052973 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_mm_interconnect_0_router_004 " "Found entity 2: platform_designer_block_mm_interconnect_0_router_004" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_designer_block_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600318052975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_designer_block_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600318052976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_router_003_default_decode " "Found entity 1: platform_designer_block_mm_interconnect_0_router_003_default_decode" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052978 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_mm_interconnect_0_router_003 " "Found entity 2: platform_designer_block_mm_interconnect_0_router_003" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_designer_block_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600318052981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_designer_block_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600318052981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_router_002_default_decode " "Found entity 1: platform_designer_block_mm_interconnect_0_router_002_default_decode" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052985 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_mm_interconnect_0_router_002 " "Found entity 2: platform_designer_block_mm_interconnect_0_router_002" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_designer_block_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600318052988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_designer_block_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600318052988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_router_001_default_decode " "Found entity 1: platform_designer_block_mm_interconnect_0_router_001_default_decode" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052991 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_mm_interconnect_0_router_001 " "Found entity 2: platform_designer_block_mm_interconnect_0_router_001" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_designer_block_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600318052994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_designer_block_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600318052994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_router_default_decode " "Found entity 1: platform_designer_block_mm_interconnect_0_router_default_decode" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052997 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_mm_interconnect_0_router " "Found entity 2: platform_designer_block_mm_interconnect_0_router" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318052997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318052997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "platform_designer_block/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_onchip_ram " "Found entity 1: platform_designer_block_onchip_ram" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_nios " "Found entity 1: platform_designer_block_nios" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_nios_cpu_register_bank_a_module " "Found entity 1: platform_designer_block_nios_cpu_register_bank_a_module" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_nios_cpu_register_bank_b_module " "Found entity 2: platform_designer_block_nios_cpu_register_bank_b_module" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_designer_block_nios_cpu_nios2_oci_debug " "Found entity 3: platform_designer_block_nios_cpu_nios2_oci_debug" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "4 platform_designer_block_nios_cpu_nios2_oci_break " "Found entity 4: platform_designer_block_nios_cpu_nios2_oci_break" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "5 platform_designer_block_nios_cpu_nios2_oci_xbrk " "Found entity 5: platform_designer_block_nios_cpu_nios2_oci_xbrk" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "6 platform_designer_block_nios_cpu_nios2_oci_dbrk " "Found entity 6: platform_designer_block_nios_cpu_nios2_oci_dbrk" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "7 platform_designer_block_nios_cpu_nios2_oci_itrace " "Found entity 7: platform_designer_block_nios_cpu_nios2_oci_itrace" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "8 platform_designer_block_nios_cpu_nios2_oci_td_mode " "Found entity 8: platform_designer_block_nios_cpu_nios2_oci_td_mode" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "9 platform_designer_block_nios_cpu_nios2_oci_dtrace " "Found entity 9: platform_designer_block_nios_cpu_nios2_oci_dtrace" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "10 platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "11 platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "12 platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "13 platform_designer_block_nios_cpu_nios2_oci_fifo " "Found entity 13: platform_designer_block_nios_cpu_nios2_oci_fifo" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "14 platform_designer_block_nios_cpu_nios2_oci_pib " "Found entity 14: platform_designer_block_nios_cpu_nios2_oci_pib" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "15 platform_designer_block_nios_cpu_nios2_oci_im " "Found entity 15: platform_designer_block_nios_cpu_nios2_oci_im" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "16 platform_designer_block_nios_cpu_nios2_performance_monitors " "Found entity 16: platform_designer_block_nios_cpu_nios2_performance_monitors" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "17 platform_designer_block_nios_cpu_nios2_avalon_reg " "Found entity 17: platform_designer_block_nios_cpu_nios2_avalon_reg" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "18 platform_designer_block_nios_cpu_ociram_sp_ram_module " "Found entity 18: platform_designer_block_nios_cpu_ociram_sp_ram_module" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "19 platform_designer_block_nios_cpu_nios2_ocimem " "Found entity 19: platform_designer_block_nios_cpu_nios2_ocimem" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "20 platform_designer_block_nios_cpu_nios2_oci " "Found entity 20: platform_designer_block_nios_cpu_nios2_oci" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""} { "Info" "ISGN_ENTITY_NAME" "21 platform_designer_block_nios_cpu " "Found entity 21: platform_designer_block_nios_cpu" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_nios_cpu_debug_slave_sysclk " "Found entity 1: platform_designer_block_nios_cpu_debug_slave_sysclk" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_sysclk.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_nios_cpu_debug_slave_tck " "Found entity 1: platform_designer_block_nios_cpu_debug_slave_tck" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_tck.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_nios_cpu_debug_slave_wrapper " "Found entity 1: platform_designer_block_nios_cpu_debug_slave_wrapper" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_nios_cpu_test_bench " "Found entity 1: platform_designer_block_nios_cpu_test_bench" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_test_bench.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_jtag_uart_sim_scfifo_w " "Found entity 1: platform_designer_block_jtag_uart_sim_scfifo_w" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053120 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_jtag_uart_scfifo_w " "Found entity 2: platform_designer_block_jtag_uart_scfifo_w" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053120 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_designer_block_jtag_uart_sim_scfifo_r " "Found entity 3: platform_designer_block_jtag_uart_sim_scfifo_r" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053120 ""} { "Info" "ISGN_ENTITY_NAME" "4 platform_designer_block_jtag_uart_scfifo_r " "Found entity 4: platform_designer_block_jtag_uart_scfifo_r" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053120 ""} { "Info" "ISGN_ENTITY_NAME" "5 platform_designer_block_jtag_uart " "Found entity 5: platform_designer_block_jtag_uart" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/convolution_burst.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/convolution_burst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_burst " "Found entity 1: convolution_burst" {  } { { "platform_designer_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_simple.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolution_simple.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_simple " "Found entity 1: convolution_simple" {  } { { "convolution_simple.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/convolution_simple.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "convolution_simple " "Elaborating entity \"convolution_simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600318053366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block platform_designer_block:u0 " "Elaborating entity \"platform_designer_block\" for hierarchy \"platform_designer_block:u0\"" {  } { { "convolution_simple.sv" "u0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/convolution_simple.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318053387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_burst platform_designer_block:u0\|convolution_burst:convolution " "Elaborating entity \"convolution_burst\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "convolution" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318053419 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "convolution_burst.sv(221) " "Verilog HDL Case Statement warning at convolution_burst.sv(221): incomplete case statement has no default case item" {  } { { "platform_designer_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv" 221 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1600318053422 "|convolution_simple|platform_designer_block:u0|convolution_burst:convolution"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "convolution_burst.sv(221) " "Verilog HDL Case Statement information at convolution_burst.sv(221): all case item expressions in this case statement are onehot" {  } { { "platform_designer_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv" 221 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1600318053422 "|convolution_simple|platform_designer_block:u0|convolution_burst:convolution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_calc platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution " "Elaborating entity \"convolution_calc\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\"" {  } { { "platform_designer_block/synthesis/submodules/convolution_burst.sv" "convolution" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318053476 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "kernel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"kernel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600318053536 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600318053537 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer_taps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer_taps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600318053537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_of_products platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1 " "Elaborating entity \"sum_of_products\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\"" {  } { { "../../../../../../verilog/machine_learning/convolution_calc.sv" "sop1" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/convolution_calc.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318053570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mlt platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt " "Elaborating entity \"fp_mlt\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\"" {  } { { "../../../../../../verilog/machine_learning/sum_of_products.sv" "mx\[0\].mlt" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/sum_of_products.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318053594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply " "Elaborating entity \"lpm_mult\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_mlt.sv" "multiply" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_mlt.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318053674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply " "Elaborated megafunction instantiation \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_mlt.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_mlt.sv" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318053684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply " "Instantiated megafunction \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318053684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318053684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318053684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318053684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318053684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318053684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318053684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318053684 ""}  } { { "../../../../../../verilog/math_functions/floating_point/fp_mlt.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_mlt.sv" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600318053684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0nn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0nn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0nn " "Found entity 1: mult_0nn" {  } { { "db/mult_0nn.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/mult_0nn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318053739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318053739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_0nn platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply\|mult_0nn:auto_generated " "Elaborating entity \"mult_0nn\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply\|mult_0nn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318053741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree " "Elaborating entity \"fp_add_tree\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\"" {  } { { "../../../../../../verilog/machine_learning/sum_of_products.sv" "adder_tree" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/sum_of_products.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318053934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\"" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add_tree.sv" "addera" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318053953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add_tree.sv" "addera" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318053966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add_tree.sv" "addera" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318053981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera " "Elaborating entity \"fp_add\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\"" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add_tree.sv" "addera" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318053996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_count platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc " "Elaborating entity \"zero_count\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc\"" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add.sv" "zc" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318054015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_buffer platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer " "Elaborating entity \"line_buffer\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\"" {  } { { "platform_designer_block/synthesis/submodules/convolution_burst.sv" "dest_buffer" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318054099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo " "Elaborating entity \"scfifo\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\"" {  } { { "../../../../../../verilog/memory_access/line_buffer.sv" "src_fifo" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/memory_access/line_buffer.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318054330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo " "Elaborated megafunction instantiation \"platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\"" {  } { { "../../../../../../verilog/memory_access/line_buffer.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/memory_access/line_buffer.sv" 41 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318054346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo " "Instantiated megafunction \"platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318054346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318054346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318054346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318054346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318054346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318054346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318054346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318054346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318054346 ""}  } { { "../../../../../../verilog/memory_access/line_buffer.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/memory_access/line_buffer.sv" 41 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600318054346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_h2v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_h2v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_h2v " "Found entity 1: scfifo_h2v" {  } { { "db/scfifo_h2v.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/scfifo_h2v.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318054401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318054401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_h2v platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated " "Elaborating entity \"scfifo_h2v\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318054403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4qu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4qu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4qu " "Found entity 1: a_dpfifo_4qu" {  } { { "db/a_dpfifo_4qu.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_4qu.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318054441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318054441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4qu platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo " "Elaborating entity \"a_dpfifo_4qu\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\"" {  } { { "db/scfifo_h2v.tdf" "dpfifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/scfifo_h2v.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318054445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v7b1 " "Found entity 1: altsyncram_v7b1" {  } { { "db/altsyncram_v7b1.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_v7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318054507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318054507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v7b1 platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|altsyncram_v7b1:FIFOram " "Elaborating entity \"altsyncram_v7b1\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|altsyncram_v7b1:FIFOram\"" {  } { { "db/a_dpfifo_4qu.tdf" "FIFOram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_4qu.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318054512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c78 " "Found entity 1: cmpr_c78" {  } { { "db/cmpr_c78.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_c78.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318054572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318054572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cmpr_c78:almost_full_comparer " "Elaborating entity \"cmpr_c78\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cmpr_c78:almost_full_comparer\"" {  } { { "db/a_dpfifo_4qu.tdf" "almost_full_comparer" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_4qu.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318054577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cmpr_c78:three_comparison " "Elaborating entity \"cmpr_c78\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cmpr_c78:three_comparison\"" {  } { { "db/a_dpfifo_4qu.tdf" "three_comparison" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_4qu.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318054597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nka " "Found entity 1: cntr_nka" {  } { { "db/cntr_nka.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_nka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318054649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318054649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nka platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cntr_nka:rd_ptr_msb " "Elaborating entity \"cntr_nka\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cntr_nka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_4qu.tdf" "rd_ptr_msb" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_4qu.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318054655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4l6 " "Found entity 1: cntr_4l6" {  } { { "db/cntr_4l6.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_4l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318054713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318054713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4l6 platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cntr_4l6:usedw_counter " "Elaborating entity \"cntr_4l6\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cntr_4l6:usedw_counter\"" {  } { { "db/a_dpfifo_4qu.tdf" "usedw_counter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_4qu.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318054718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oka " "Found entity 1: cntr_oka" {  } { { "db/cntr_oka.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_oka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318054779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318054779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oka platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cntr_oka:wr_ptr " "Elaborating entity \"cntr_oka\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|line_buffer:dest_buffer\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cntr_oka:wr_ptr\"" {  } { { "db/a_dpfifo_4qu.tdf" "wr_ptr" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_4qu.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318054784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add platform_designer_block:u0\|convolution_burst:convolution\|fp_add:adder " "Elaborating entity \"fp_add\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|fp_add:adder\"" {  } { { "platform_designer_block/synthesis/submodules/convolution_burst.sv" "adder" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318054812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_jtag_uart platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart " "Elaborating entity \"platform_designer_block_jtag_uart\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "jtag_uart" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318055041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_jtag_uart_scfifo_w platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w " "Elaborating entity \"platform_designer_block_jtag_uart_scfifo_w\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "the_platform_designer_block_jtag_uart_scfifo_w" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318055064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "wfifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318055218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318055230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318055230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318055230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318055230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318055230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318055230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318055230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318055230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318055230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318055230 ""}  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600318055230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318055283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318055283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318055288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318055314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318055314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318055319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318055354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318055354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318055361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318055416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318055416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318055425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318055485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318055485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318055492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318055551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318055551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318055558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_jtag_uart_scfifo_r platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r " "Elaborating entity \"platform_designer_block_jtag_uart_scfifo_r\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "the_platform_designer_block_jtag_uart_scfifo_r" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318055595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "platform_designer_block_jtag_uart_alt_jtag_atlantic" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318055932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318055964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318055965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318055965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318055965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318055965 ""}  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600318055965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318056493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318056640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios platform_designer_block:u0\|platform_designer_block_nios:nios " "Elaborating entity \"platform_designer_block_nios\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "nios" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318056697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu " "Elaborating entity \"platform_designer_block_nios_cpu\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios.v" "cpu" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318056716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_test_bench platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_test_bench:the_platform_designer_block_nios_cpu_test_bench " "Elaborating entity \"platform_designer_block_nios_cpu_test_bench\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_test_bench:the_platform_designer_block_nios_cpu_test_bench\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_test_bench" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318056818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_register_bank_a_module platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a " "Elaborating entity \"platform_designer_block_nios_cpu_register_bank_a_module\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "platform_designer_block_nios_cpu_register_bank_a" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318056846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_altsyncram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318056965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318056983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318056983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318056983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318056983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318056983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318056983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318056983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318056983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318056983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318056983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318056983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318056983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318056983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318056983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318056983 ""}  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600318056983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318057048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318057048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_register_bank_b_module platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b " "Elaborating entity \"platform_designer_block_nios_cpu_register_bank_b_module\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "platform_designer_block_nios_cpu_register_bank_b" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_debug platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_debug\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_debug" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_altera_std_synchronizer" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318057253 ""}  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600318057253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_break platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_break:the_platform_designer_block_nios_cpu_nios2_oci_break " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_break\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_break:the_platform_designer_block_nios_cpu_nios2_oci_break\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_break" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_xbrk platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_xbrk:the_platform_designer_block_nios_cpu_nios2_oci_xbrk " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_xbrk\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_xbrk:the_platform_designer_block_nios_cpu_nios2_oci_xbrk\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_xbrk" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_dbrk platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_dbrk:the_platform_designer_block_nios_cpu_nios2_oci_dbrk " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_dbrk\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_dbrk:the_platform_designer_block_nios_cpu_nios2_oci_dbrk\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_dbrk" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_itrace platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_itrace:the_platform_designer_block_nios_cpu_nios2_oci_itrace " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_itrace\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_itrace:the_platform_designer_block_nios_cpu_nios2_oci_itrace\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_itrace" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_dtrace platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_dtrace:the_platform_designer_block_nios_cpu_nios2_oci_dtrace " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_dtrace\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_dtrace:the_platform_designer_block_nios_cpu_nios2_oci_dtrace\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_dtrace" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_td_mode platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_dtrace:the_platform_designer_block_nios_cpu_nios2_oci_dtrace\|platform_designer_block_nios_cpu_nios2_oci_td_mode:platform_designer_block_nios_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_td_mode\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_dtrace:the_platform_designer_block_nios_cpu_nios2_oci_dtrace\|platform_designer_block_nios_cpu_nios2_oci_td_mode:platform_designer_block_nios_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "platform_designer_block_nios_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_fifo platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_fifo\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_fifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo\|platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt:the_platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo\|platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt:the_platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo\|platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc:the_platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo\|platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc:the_platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo\|platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc:the_platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo\|platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc:the_platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_pib platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_pib:the_platform_designer_block_nios_cpu_nios2_oci_pib " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_pib\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_pib:the_platform_designer_block_nios_cpu_nios2_oci_pib\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_pib" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_im platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_im:the_platform_designer_block_nios_cpu_nios2_oci_im " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_im\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_im:the_platform_designer_block_nios_cpu_nios2_oci_im\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_im" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_avalon_reg platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_avalon_reg\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_avalon_reg" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_ocimem platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_ocimem\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_ocimem" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_ociram_sp_ram_module platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram " "Elaborating entity \"platform_designer_block_nios_cpu_ociram_sp_ram_module\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "platform_designer_block_nios_cpu_ociram_sp_ram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_altsyncram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318057737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318057737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318057737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318057737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318057737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318057737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318057737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318057737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318057737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318057737 ""}  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600318057737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318057803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318057803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_debug_slave_wrapper platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper " "Elaborating entity \"platform_designer_block_nios_cpu_debug_slave_wrapper\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_debug_slave_wrapper" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_debug_slave_tck platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck " "Elaborating entity \"platform_designer_block_nios_cpu_debug_slave_tck\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" "the_platform_designer_block_nios_cpu_debug_slave_tck" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_debug_slave_sysclk platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk " "Elaborating entity \"platform_designer_block_nios_cpu_debug_slave_sysclk\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" "the_platform_designer_block_nios_cpu_debug_slave_sysclk" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318057947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" "platform_designer_block_nios_cpu_debug_slave_phy" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy " "Instantiated megafunction \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058059 ""}  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600318058059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058067 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_onchip_ram platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram " "Elaborating entity \"platform_designer_block_onchip_ram\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "onchip_ram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" "the_altsyncram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file platform_designer_block_onchip_ram.hex " "Parameter \"init_file\" = \"platform_designer_block_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318058193 ""}  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600318058193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ujh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ujh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ujh1 " "Found entity 1: altsyncram_ujh1" {  } { { "db/altsyncram_ujh1.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_ujh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318058260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318058260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ujh1 platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_ujh1:auto_generated " "Elaborating entity \"altsyncram_ujh1\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_ujh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"platform_designer_block_mm_interconnect_0\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "mm_interconnect_0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:convolution_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:convolution_avalon_master_translator\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "convolution_avalon_master_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "nios_data_master_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "nios_debug_mem_slave_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318058987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:convolution_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:convolution_slave_translator\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "convolution_slave_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_avalon_master_agent\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "convolution_avalon_master_agent" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "nios_data_master_agent" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "onchip_ram_s1_agent" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "onchip_ram_s1_agent_rsp_fifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rdata_fifo\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "onchip_ram_s1_agent_rdata_fifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router:router " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router:router\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "router" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_default_decode platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router:router\|platform_designer_block_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_default_decode\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router:router\|platform_designer_block_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_001 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_001\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_001:router_001\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "router_001" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_001_default_decode platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_001:router_001\|platform_designer_block_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_001_default_decode\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_001:router_001\|platform_designer_block_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_002 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_002\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_002:router_002\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "router_002" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_002_default_decode platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_002:router_002\|platform_designer_block_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_002_default_decode\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_002:router_002\|platform_designer_block_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_003 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_003\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_003:router_003\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "router_003" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_003_default_decode platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_003:router_003\|platform_designer_block_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_003_default_decode\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_003:router_003\|platform_designer_block_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_004 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_004\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_004:router_004\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "router_004" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_004_default_decode platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_004:router_004\|platform_designer_block_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_004_default_decode\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_004:router_004\|platform_designer_block_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_005 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_005\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_005:router_005\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "router_005" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_005_default_decode platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_005:router_005\|platform_designer_block_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_005_default_decode\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_005:router_005\|platform_designer_block_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "onchip_ram_s1_burst_adapter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600318059621 "|convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_cmd_demux platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"platform_designer_block_mm_interconnect_0_cmd_demux\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "cmd_demux" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_cmd_demux_001 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_cmd_demux_001\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_cmd_demux_002 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_cmd_demux_002\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_cmd_mux platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"platform_designer_block_mm_interconnect_0_cmd_mux\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "cmd_mux" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_cmd_mux_001 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_cmd_mux_001\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318059928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_cmd_mux_002 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_cmd_mux_002\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_rsp_demux platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"platform_designer_block_mm_interconnect_0_rsp_demux\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "rsp_demux" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_rsp_mux platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"platform_designer_block_mm_interconnect_0_rsp_mux\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "rsp_mux" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_rsp_mux_001 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_rsp_mux_001\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_rsp_mux_002 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_rsp_mux_002\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "convolution_avalon_master_rsp_width_adapter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "convolution_avalon_master_cmd_width_adapter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600318060326 "|convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_avalon_st_adapter platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"platform_designer_block_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_irq_mapper platform_designer_block:u0\|platform_designer_block_irq_mapper:irq_mapper " "Elaborating entity \"platform_designer_block_irq_mapper\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_irq_mapper:irq_mapper\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "irq_mapper" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller platform_designer_block:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"platform_designer_block:u0\|altera_reset_controller:rst_controller\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "rst_controller" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform_designer_block:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform_designer_block:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "platform_designer_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller platform_designer_block:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"platform_designer_block:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "rst_controller_001" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform_designer_block:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform_designer_block:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "platform_designer_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318060524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6p14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6p14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6p14 " "Found entity 1: altsyncram_6p14" {  } { { "db/altsyncram_6p14.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_6p14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318065798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318065798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j7c " "Found entity 1: mux_j7c" {  } { { "db/mux_j7c.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/mux_j7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318066192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318066192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318066380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318066380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rsh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rsh " "Found entity 1: cntr_rsh" {  } { { "db/cntr_rsh.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_rsh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318066673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318066673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_krb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318066745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318066745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cki " "Found entity 1: cntr_cki" {  } { { "db/cntr_cki.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_cki.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318066897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318066897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6rh " "Found entity 1: cntr_6rh" {  } { { "db/cntr_6rh.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_6rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318067133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318067133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_hrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318067206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318067206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318067368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318067368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318067441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318067441 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318067902 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1600318068065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.09.17.16:47:52 Progress: Loading sld919a6a33/alt_sld_fab_wrapper_hw.tcl " "2020.09.17.16:47:52 Progress: Loading sld919a6a33/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318072191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318075162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318075320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318079544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318079644 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318079746 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318079871 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318079875 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318079875 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1600318080567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld919a6a33/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld919a6a33/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld919a6a33/alt_sld_fab.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318080808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318080808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318080915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318080915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318080930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318080930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318081039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318081039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318081142 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318081142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318081142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318081222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318081222 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[18\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[18\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1600318087817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1600318087817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1600318087817 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1600318087817 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[3\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[3\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1600318087817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1600318087817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1600318087817 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1600318087817 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1600318087817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[18\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[18\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318087982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[18\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[18\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318087982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318087982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318087982 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600318087982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_14m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_14m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_14m " "Found entity 1: shift_taps_14m" {  } { { "db/shift_taps_14m.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/shift_taps_14m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318088044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318088044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sr71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sr71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sr71 " "Found entity 1: altsyncram_sr71" {  } { { "db/altsyncram_sr71.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_sr71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318088114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318088114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5f " "Found entity 1: cntr_g5f" {  } { { "db/cntr_g5f.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_g5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318088191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318088191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_grb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318088260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318088260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318088377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318088377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318088377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600318088377 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600318088377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_i2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_i2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_i2m " "Found entity 1: shift_taps_i2m" {  } { { "db/shift_taps_i2m.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/shift_taps_i2m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318088445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318088445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4p71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4p71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4p71 " "Found entity 1: altsyncram_4p71" {  } { { "db/altsyncram_4p71.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_4p71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318088526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318088526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v3f " "Found entity 1: cntr_v3f" {  } { { "db/cntr_v3f.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_v3f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318088615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318088615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_frb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_frb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_frb " "Found entity 1: cmpr_frb" {  } { { "db/cmpr_frb.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_frb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600318088684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318088684 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1600318089222 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2878 -1 0 } } { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 352 -1 0 } } { "platform_designer_block/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_master_agent.sv" 263 -1 0 } } { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" 747 -1 0 } } { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2099 -1 0 } } { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1600318089411 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1600318089412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318091725 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "157 " "157 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600318094361 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "platform_designer_block:u0\|convolution_burst:convolution\|Add8~0 " "Logic cell \"platform_designer_block:u0\|convolution_burst:convolution\|Add8~0\"" {  } { { "platform_designer_block/synthesis/submodules/convolution_burst.sv" "Add8~0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv" 321 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1600318094394 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1600318094394 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/output_files/convolution_simple.map.smsg " "Generated suppressed messages file C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/output_files/convolution_simple.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318095020 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 339 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 339 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1600318098798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600318098924 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600318098924 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8718 " "Implemented 8718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600318099699 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600318099699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8278 " "Implemented 8278 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1600318099699 ""} { "Info" "ICUT_CUT_TM_RAMS" "425 " "Implemented 425 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1600318099699 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1600318099699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600318099699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4976 " "Peak virtual memory: 4976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600318099826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 16:48:19 2020 " "Processing ended: Thu Sep 17 16:48:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600318099826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600318099826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600318099826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600318099826 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1600318101275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600318101282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 16:48:20 2020 " "Processing started: Thu Sep 17 16:48:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600318101282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1600318101282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off convolution_simple -c convolution_simple " "Command: quartus_fit --read_settings_files=off --write_settings_files=off convolution_simple -c convolution_simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1600318101282 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1600318101410 ""}
{ "Info" "0" "" "Project  = convolution_simple" {  } {  } 0 0 "Project  = convolution_simple" 0 0 "Fitter" 0 0 1600318101410 ""}
{ "Info" "0" "" "Revision = convolution_simple" {  } {  } 0 0 "Revision = convolution_simple" 0 0 "Fitter" 0 0 1600318101411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1600318101681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1600318101681 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "convolution_simple 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"convolution_simple\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1600318101768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600318101809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600318101809 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1600318102087 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600318102668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600318102668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600318102668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600318102668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600318102668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600318102668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600318102668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600318102668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600318102668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600318102668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600318102668 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1600318102668 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/" { { 0 { 0 ""} 0 25173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1600318102684 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/" { { 0 { 0 ""} 0 25175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1600318102684 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/" { { 0 { 0 ""} 0 25177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1600318102684 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/" { { 0 { 0 ""} 0 25179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1600318102684 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1600318102684 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1600318102685 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1600318102685 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1600318102685 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1600318102685 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1600318102688 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1600318103417 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600318104775 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1600318104775 ""}
{ "Info" "ISTA_SDC_FOUND" "platform_designer_block/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'platform_designer_block/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600318104892 ""}
{ "Info" "ISTA_SDC_FOUND" "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.sdc " "Reading SDC File: 'platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600318104911 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock50 " "Node: clock50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platform_designer_block:u0\|convolution_burst:convolution\|m_address\[0\] clock50 " "Register platform_designer_block:u0\|convolution_burst:convolution\|m_address\[0\] is being clocked by clock50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600318104992 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600318104992 "|convolution_simple|clock50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600318104994 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1600318104994 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600318105089 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600318105089 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600318105089 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1600318105089 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1600318105089 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600318105089 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600318105089 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600318105089 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1600318105089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clock50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600318105768 ""}  } { { "convolution_simple.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/convolution_simple.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/" { { 0 { 0 ""} 0 25163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600318105768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600318105768 ""}  } { { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/" { { 0 { 0 ""} 0 15668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600318105768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "platform_designer_block:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node platform_designer_block:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600318105768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "platform_designer_block:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node platform_designer_block:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "platform_designer_block/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/" { { 0 { 0 ""} 0 7647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600318105768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|W_rf_wren " "Destination node platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|W_rf_wren" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/" { { 0 { 0 ""} 0 2677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600318105768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/" { { 0 { 0 ""} 0 1922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600318105768 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1600318105768 ""}  } { { "platform_designer_block/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600318105768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600318105768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/" { { 0 { 0 ""} 0 20271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600318105768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/" { { 0 { 0 ""} 0 20296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600318105768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/" { { 0 { 0 ""} 0 16618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600318105768 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1600318105768 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/" { { 0 { 0 ""} 0 18324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600318105768 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1600318106932 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1600318106944 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1600318106945 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600318106960 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600318106982 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1600318107004 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1600318107231 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1600318107243 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1600318107243 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600318108081 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1600318108102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1600318110025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600318111646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1600318111735 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1600318114079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600318114079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1600318115501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1600318119348 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1600318119348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1600318119970 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1600318119970 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1600318119970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600318119973 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.77 " "Total time spent on timing analysis during the Fitter is 1.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1600318120338 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1600318120409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1600318122837 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1600318122842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1600318125675 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600318127267 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/output_files/convolution_simple.fit.smsg " "Generated suppressed messages file C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/output_files/convolution_simple.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1600318128887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5782 " "Peak virtual memory: 5782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600318131139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 16:48:51 2020 " "Processing ended: Thu Sep 17 16:48:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600318131139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600318131139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600318131139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1600318131139 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1600318132255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600318132262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 16:48:52 2020 " "Processing started: Thu Sep 17 16:48:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600318132262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1600318132262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off convolution_simple -c convolution_simple " "Command: quartus_asm --read_settings_files=off --write_settings_files=off convolution_simple -c convolution_simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1600318132262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1600318132797 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1600318135108 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1600318135222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600318136317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 16:48:56 2020 " "Processing ended: Thu Sep 17 16:48:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600318136317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600318136317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600318136317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1600318136317 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1600318136991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1600318137652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600318137657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 16:48:57 2020 " "Processing started: Thu Sep 17 16:48:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600318137657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1600318137657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta convolution_simple -c convolution_simple " "Command: quartus_sta convolution_simple -c convolution_simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1600318137657 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1600318137790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1600318138686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1600318138686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318138723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318138723 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600318139336 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1600318139336 ""}
{ "Info" "ISTA_SDC_FOUND" "platform_designer_block/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'platform_designer_block/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1600318139437 ""}
{ "Info" "ISTA_SDC_FOUND" "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.sdc " "Reading SDC File: 'platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1600318139464 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock50 " "Node: clock50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platform_designer_block:u0\|convolution_burst:convolution\|m_address\[0\] clock50 " "Register platform_designer_block:u0\|convolution_burst:convolution\|m_address\[0\] is being clocked by clock50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600318139532 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1600318139532 "|convolution_simple|clock50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600318139534 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1600318139534 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600318139592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600318139592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600318139592 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1600318139592 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1600318139593 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1600318139616 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1600318139638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.507 " "Worst-case setup slack is 42.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318139653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318139653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.507               0.000 altera_reserved_tck  " "   42.507               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318139653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318139653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318139666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318139666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 altera_reserved_tck  " "    0.329               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318139666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318139666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.053 " "Worst-case recovery slack is 48.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318139675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318139675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.053               0.000 altera_reserved_tck  " "   48.053               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318139675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318139675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.105 " "Worst-case removal slack is 1.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318139684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318139684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.105               0.000 altera_reserved_tck  " "    1.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318139684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318139684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.531 " "Worst-case minimum pulse width slack is 49.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318139691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318139691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.531               0.000 altera_reserved_tck  " "   49.531               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318139691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318139691 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318139723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318139723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318139723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318139723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318139723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.115 ns " "Worst Case Available Settling Time: 197.115 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318139723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318139723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318139723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318139723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318139723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318139723 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1600318139723 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1600318139733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1600318139764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1600318142838 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock50 " "Node: clock50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platform_designer_block:u0\|convolution_burst:convolution\|m_address\[0\] clock50 " "Register platform_designer_block:u0\|convolution_burst:convolution\|m_address\[0\] is being clocked by clock50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600318143195 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1600318143195 "|convolution_simple|clock50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600318143197 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1600318143197 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600318143204 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600318143204 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600318143204 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1600318143204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.978 " "Worst-case setup slack is 42.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.978               0.000 altera_reserved_tck  " "   42.978               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318143239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.304 " "Worst-case hold slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 altera_reserved_tck  " "    0.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318143252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.228 " "Worst-case recovery slack is 48.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.228               0.000 altera_reserved_tck  " "   48.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318143261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.024 " "Worst-case removal slack is 1.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.024               0.000 altera_reserved_tck  " "    1.024               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318143269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.549 " "Worst-case minimum pulse width slack is 49.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.549               0.000 altera_reserved_tck  " "   49.549               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318143277 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.384 ns " "Worst Case Available Settling Time: 197.384 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143311 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1600318143311 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1600318143319 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock50 " "Node: clock50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register platform_designer_block:u0\|convolution_burst:convolution\|m_address\[0\] clock50 " "Register platform_designer_block:u0\|convolution_burst:convolution\|m_address\[0\] is being clocked by clock50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600318143648 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1600318143648 "|convolution_simple|clock50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600318143650 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1600318143650 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600318143658 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600318143658 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600318143658 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1600318143658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.973 " "Worst-case setup slack is 46.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.973               0.000 altera_reserved_tck  " "   46.973               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318143673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.132 " "Worst-case hold slack is 0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 altera_reserved_tck  " "    0.132               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318143689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.376 " "Worst-case recovery slack is 49.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.376               0.000 altera_reserved_tck  " "   49.376               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318143699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.481 " "Worst-case removal slack is 0.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 altera_reserved_tck  " "    0.481               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318143709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.386 " "Worst-case minimum pulse width slack is 49.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.386               0.000 altera_reserved_tck  " "   49.386               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600318143715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600318143715 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.796 ns " "Worst Case Available Settling Time: 198.796 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600318143748 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1600318143748 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1600318144437 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1600318144438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600318144549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 16:49:04 2020 " "Processing ended: Thu Sep 17 16:49:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600318144549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600318144549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600318144549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1600318144549 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1600318145268 ""}
