Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/christian/Apps/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ssp_tb_behav xil_defaultlib.ssp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 30 for port 'mem_address' [/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_CACHE/rtl/AHB_CACHE.v:243]
WARNING: [VRFC 10-5021] port 'mimpid_patch_i' is not connected on this instance [/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_RISCV/rtl/riscv_top_ahb3lite.sv:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/TOP_LEVEL/SECURE_PLATFORM_RI5CY/tb/SSP_tb.v" Line 3. Module ssp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/TOP_LEVEL/SECURE_PLATFORM_RI5CY/tb/SSP_tb.v" Line 3. Module ssp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/E40S_PMP.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/E40S_PMP.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_mpu.sv:221]
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_cs_registers.sv:430]
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_cs_registers.sv:2247]
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_cs_registers.sv:2307]
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_cs_registers.sv:2382]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.cv32e40s_pkg
Compiling module xil_defaultlib.cv32e40s_if_c_obi(REQ_TYPE=obi_i...
Compiling module xil_defaultlib.cv32e40s_if_c_obi(REQ_TYPE=obi_d...
Compiling module xil_defaultlib.cv32e40s_clock_gate
Compiling module xil_defaultlib.cv32e40s_sleep_unit
Compiling module xil_defaultlib.cv32e40s_alert
Compiling module xil_defaultlib.cv32e40s_prefetcher
Compiling module xil_defaultlib.cv32e40s_rchk_check(RESP_TYPE=ob...
Compiling module xil_defaultlib.cv32e40s_alignment_buffer(ALBUF_...
Compiling module xil_defaultlib.cv32e40s_prefetch_unit(ALBUF_DEP...
Compiling module xil_defaultlib.cv32e40s_pma(PMA_CFG='{'{32'b0,3...
Compiling module xil_defaultlib.cv32e40s_pmp(PMP_GRANULARITY=32'...
Compiling module xil_defaultlib.cv32e40s_mpu(CORE_REQ_TYPE=obi_i...
Compiling module xil_defaultlib.cv32e40s_obi_integrity_fifo(MAX_...
Compiling module xil_defaultlib.cv32e40s_instr_obi_interface(MAX...
Compiling module xil_defaultlib.cv32e40s_pc_check
Compiling module xil_defaultlib.cv32e40s_compressed_decoder(ZC_E...
Compiling module xil_defaultlib.cv32e40s_sequencer(RV32=RV32I_cv...
Compiling module xil_defaultlib.cv32e40s_dummy_instr_default
Compiling module xil_defaultlib.cv32e40s_if_stage(RV32=RV32I_cv3...
Compiling module xil_defaultlib.cv32e40s_pc_target
Compiling module xil_defaultlib.cv32e40s_i_decoder(CLIC=1'b0)
Compiling module xil_defaultlib.cv32e40s_m_decoder(M_EXT=M_cv32e...
Compiling module xil_defaultlib.cv32e40s_decoder(RV32=RV32I_cv32...
Compiling module xil_defaultlib.cv32e40s_id_stage(RV32=RV32I_cv3...
Compiling module xil_defaultlib.cv32e40s_ff_one_default
Compiling module xil_defaultlib.cv32e40s_alu_b_cpop
Compiling module xil_defaultlib.cv32e40s_alu(B_EXT=B_NONE_cv32e4...
Compiling module xil_defaultlib.cv32e40s_div
Compiling module xil_defaultlib.cv32e40s_mult
Compiling module xil_defaultlib.cv32e40s_ex_stage(B_EXT=B_NONE_c...
Compiling module xil_defaultlib.cv32e40s_wpt
Compiling module xil_defaultlib.cv32e40s_mpu(IF_STAGE=1'b0,CORE_...
Compiling module xil_defaultlib.cv32e40s_lsu_response_filter(DEP...
Compiling module xil_defaultlib.cv32e40s_write_buffer(PMA_CFG='{...
Compiling module xil_defaultlib.cv32e40s_rchk_check(RESP_TYPE=ob...
Compiling module xil_defaultlib.cv32e40s_obi_integrity_fifo(MAX_...
Compiling module xil_defaultlib.cv32e40s_data_obi_interface(MAX_...
Compiling module xil_defaultlib.cv32e40s_load_store_unit(PMP_GRA...
Compiling module xil_defaultlib.cv32e40s_wb_stage(DEBUG=1'b0)
Compiling module xil_defaultlib.cv32e40s_sffr
Compiling module xil_defaultlib.cv32e40s_sffs
Compiling module xil_defaultlib.cv32e40s_csr(SHADOWCOPY=1'b1,RES...
Compiling module xil_defaultlib.cv32e40s_csr(SHADOWCOPY=1'b1,RES...
Compiling module xil_defaultlib.cv32e40s_csr(SHADOWCOPY=1'b1,RES...
Compiling module xil_defaultlib.cv32e40s_csr(SHADOWCOPY=1'b1,RES...
Compiling module xil_defaultlib.cv32e40s_csr(SHADOWCOPY=1'b1,RES...
Compiling module xil_defaultlib.cv32e40s_csr(SHADOWCOPY=1'b1,RES...
Compiling module xil_defaultlib.cv32e40s_csr(SHADOWCOPY=1'b1,RES...
Compiling module xil_defaultlib.cv32e40s_csr(SHADOWCOPY=1'b1,RES...
Compiling module xil_defaultlib.cv32e40s_csr(SHADOWCOPY=1'b1,RES...
Compiling module xil_defaultlib.cv32e40s_lfsr(LFSR_CFG='{32'b0,3...
Compiling module xil_defaultlib.cv32e40s_csr(WIDTH=32'b010,SHADO...
Compiling module xil_defaultlib.cv32e40s_csr(WIDTH=32'b01000,SHA...
Compiling module xil_defaultlib.cv32e40s_csr(WIDTH=32'b0100000,S...
Compiling module xil_defaultlib.cv32e40s_csr(WIDTH=32'b0100000,S...
Compiling module xil_defaultlib.cv32e40s_csr(RESETVALUE=32'b0101...
Compiling module xil_defaultlib.cv32e40s_csr(RESETVALUE=32'b0)
Compiling module xil_defaultlib.cv32e40s_debug_triggers_default
Compiling module xil_defaultlib.cv32e40s_cs_registers(RV32=RV32I...
Compiling module xil_defaultlib.cv32e40s_controller_fsm(DEBUG=1'...
Compiling module xil_defaultlib.cv32e40s_controller_bypass(REGFI...
Compiling module xil_defaultlib.cv32e40s_controller(REGFILE_NUM_...
Compiling module xil_defaultlib.cv32e40s_int_controller
Compiling module xil_defaultlib.cv32e40s_register_file(REGFILE_N...
Compiling module xil_defaultlib.cv32e40s_register_file_ecc(REGFI...
Compiling module xil_defaultlib.cv32e40s_register_file_wrapper(R...
Compiling module xil_defaultlib.cv32e40s_core(DEBUG=1'b0,PMP_NUM...
Compiling module xil_defaultlib.core2ahb3lite
Compiling module xil_defaultlib.riscv_top_ahb3lite(BOOT_ADDR=32'...
Compiling module xil_defaultlib.AHBDCD
Compiling module xil_defaultlib.AHBMUX
Compiling module xil_defaultlib.set(TAG_ADDRESS=25)
Compiling module xil_defaultlib.cache_16_way(MEM_ADDR_BITS=12)
Compiling module xil_defaultlib.bram_memory
Compiling module xil_defaultlib.AHB_CACHE(MEM_ADDR_BITS=12)
Compiling module xil_defaultlib.bram_memory(INSTRUCTION=0)
Compiling module xil_defaultlib.AHB_CACHE(MEM_ADDR_BITS=12,INSTR...
Compiling module xil_defaultlib.AHB2DUMP
Compiling module xil_defaultlib.BAUDGEN
Compiling module xil_defaultlib.UFIFO(AWIDTH=4)
Compiling module xil_defaultlib.UART_RX
Compiling module xil_defaultlib.UART_TX
Compiling module xil_defaultlib.AHB2UART
Compiling module xil_defaultlib.prescaler
Compiling module xil_defaultlib.AHB2TIMER
Compiling module xil_defaultlib.SECURE_PLATFORM_RI5CY
Compiling module xil_defaultlib.ssp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ssp_tb_behav
