--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml orion2010.twx orion2010.ncd -o orion2010.twr orion2010.pcf

Design file:              orion2010.ncd
Physical constraint file: orion2010.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK50 = PERIOD TIMEGRP "CLK50" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK50 = PERIOD TIMEGRP "CLK50" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clocks/dcm_sp_inst/CLKIN
  Logical resource: clocks/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clocks/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clocks/dcm_sp_inst/CLKIN
  Logical resource: clocks/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clocks/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clocks/dcm_sp_inst/CLKIN
  Logical resource: clocks/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clocks/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clkfx = PERIOD TIMEGRP "clocks_clkfx" TS_CLK50 * 
0.4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 834 paths analyzed, 146 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.560ns.
--------------------------------------------------------------------------------

Paths for end point orion/green (SLICE_X16Y47.B4), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               orion/vid2_4 (FF)
  Destination:          orion/green (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.070ns (Levels of Logic = 2)
  Clock Path Skew:      -0.075ns (0.600 - 0.675)
  Source Clock:         clk20 rising at 0.000ns
  Destination Clock:    clk20 falling at 25.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: orion/vid2_4 to orion/green
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y55.AQ      Tcko                  0.525   orion/vid2<7>
                                                       orion/vid2_4
    SLICE_X16Y54.D1      net (fanout=1)        0.785   orion/vid2<4>
    SLICE_X16Y54.CMUX    Topdc                 0.456   orion/vid
                                                       orion/Mmux_vid_4
                                                       orion/Mmux_vid_2_f7
    SLICE_X16Y47.B4      net (fanout=1)        0.965   orion/vid
    SLICE_X16Y47.CLK     Tas                   0.339   orion/green
                                                       orion/green_rstpot
                                                       orion/green
    -------------------------------------------------  ---------------------------
    Total                                      3.070ns (1.320ns logic, 1.750ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               orion/hcnt_0 (FF)
  Destination:          orion/green (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.045ns (Levels of Logic = 2)
  Clock Path Skew:      -0.080ns (0.600 - 0.680)
  Source Clock:         clk20 rising at 0.000ns
  Destination Clock:    clk20 falling at 25.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: orion/hcnt_0 to orion/green
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   orion/hcnt<3>
                                                       orion/hcnt_0
    SLICE_X16Y54.C1      net (fanout=15)       0.835   orion/hcnt<0>
    SLICE_X16Y54.CMUX    Tilo                  0.430   orion/vid
                                                       orion/Mmux_vid_3
                                                       orion/Mmux_vid_2_f7
    SLICE_X16Y47.B4      net (fanout=1)        0.965   orion/vid
    SLICE_X16Y47.CLK     Tas                   0.339   orion/green
                                                       orion/green_rstpot
                                                       orion/green
    -------------------------------------------------  ---------------------------
    Total                                      3.045ns (1.245ns logic, 1.800ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               orion/vid2_5 (FF)
  Destination:          orion/green (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.045ns (Levels of Logic = 2)
  Clock Path Skew:      -0.075ns (0.600 - 0.675)
  Source Clock:         clk20 rising at 0.000ns
  Destination Clock:    clk20 falling at 25.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: orion/vid2_5 to orion/green
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y55.BQ      Tcko                  0.525   orion/vid2<7>
                                                       orion/vid2_5
    SLICE_X16Y54.D2      net (fanout=1)        0.760   orion/vid2<5>
    SLICE_X16Y54.CMUX    Topdc                 0.456   orion/vid
                                                       orion/Mmux_vid_4
                                                       orion/Mmux_vid_2_f7
    SLICE_X16Y47.B4      net (fanout=1)        0.965   orion/vid
    SLICE_X16Y47.CLK     Tas                   0.339   orion/green
                                                       orion/green_rstpot
                                                       orion/green
    -------------------------------------------------  ---------------------------
    Total                                      3.045ns (1.320ns logic, 1.725ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point orion/green (SLICE_X16Y47.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               orion/blank1 (FF)
  Destination:          orion/green (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.669ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.600 - 0.684)
  Source Clock:         clk20 rising at 0.000ns
  Destination Clock:    clk20 falling at 25.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: orion/blank1 to orion/green
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.AQ      Tcko                  0.476   orion/blank1
                                                       orion/blank1
    SLICE_X16Y47.B5      net (fanout=2)        0.854   orion/blank1
    SLICE_X16Y47.CLK     Tas                   0.339   orion/green
                                                       orion/green_rstpot
                                                       orion/green
    -------------------------------------------------  ---------------------------
    Total                                      1.669ns (0.815ns logic, 0.854ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point orion/i_clock_DFF_74 (SLICE_X14Y47.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               orion/blank1 (FF)
  Destination:          orion/i_clock_DFF_74 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.547ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.600 - 0.684)
  Source Clock:         clk20 rising at 0.000ns
  Destination Clock:    clk20 falling at 25.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: orion/blank1 to orion/i_clock_DFF_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.AQ      Tcko                  0.476   orion/blank1
                                                       orion/blank1
    SLICE_X14Y47.D4      net (fanout=2)        0.722   orion/blank1
    SLICE_X14Y47.CLK     Tas                   0.349   orion/i_clock_DFF_74
                                                       orion/i_clock_DFF_74_rstpot1_INV_0
                                                       orion/i_clock_DFF_74
    -------------------------------------------------  ---------------------------
    Total                                      1.547ns (0.825ns logic, 0.722ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clkfx = PERIOD TIMEGRP "clocks_clkfx" TS_CLK50 * 0.4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point orion/blank (SLICE_X14Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               orion/blank (FF)
  Destination:          orion/blank (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk20 rising at 50.000ns
  Destination Clock:    clk20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: orion/blank to orion/blank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.200   orion/blank
                                                       orion/blank
    SLICE_X14Y52.A6      net (fanout=2)        0.024   orion/blank
    SLICE_X14Y52.CLK     Tah         (-Th)    -0.190   orion/blank
                                                       orion/blank_rstpot
                                                       orion/blank
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point orion/dac_out (SLICE_X15Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               orion/dac_out (FF)
  Destination:          orion/dac_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk20 rising at 50.000ns
  Destination Clock:    clk20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: orion/dac_out to orion/dac_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.AQ      Tcko                  0.198   orion/dac_out
                                                       orion/dac_out
    SLICE_X15Y47.A6      net (fanout=3)        0.023   orion/dac_out
    SLICE_X15Y47.CLK     Tah         (-Th)    -0.215   orion/dac_out
                                                       orion/dac_out_rstpot
                                                       orion/dac_out
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point orion/blank1 (SLICE_X14Y51.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               orion/blank (FF)
  Destination:          orion/blank1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         clk20 rising at 50.000ns
  Destination Clock:    clk20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: orion/blank to orion/blank1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.200   orion/blank
                                                       orion/blank
    SLICE_X14Y51.AX      net (fanout=2)        0.207   orion/blank
    SLICE_X14Y51.CLK     Tckdi       (-Th)    -0.048   orion/blank1
                                                       orion/blank1
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.248ns logic, 0.207ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clkfx = PERIOD TIMEGRP "clocks_clkfx" TS_CLK50 * 0.4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clocks/clkout1_buf/I0
  Logical resource: clocks/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clocks/clkfx
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: orion/dac_cnt<7>/CLK
  Logical resource: orion/dac_cnt_6/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk20
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: orion/dac_cnt<7>/CLK
  Logical resource: orion/dac_cnt_7/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk20
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK50                       |     20.000ns|      8.000ns|      3.024ns|            0|            0|            0|          834|
| TS_clocks_clkfx               |     50.000ns|      7.560ns|          N/A|            0|            0|          834|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    4.985|         |    3.780|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 834 paths, 0 nets, and 175 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 15 08:15:51 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 394 MB



