// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mcalcAA_12 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        num_nt,
        num_ntA,
        num_ntB,
        numb,
        Lam_buf2_address0,
        Lam_buf2_ce0,
        Lam_buf2_q0,
        Lam_buf2_address1,
        Lam_buf2_ce1,
        Lam_buf2_q1,
        Lam_buf8_address0,
        Lam_buf8_ce0,
        Lam_buf8_q0,
        Lam_buf8_address1,
        Lam_buf8_ce1,
        Lam_buf8_q1,
        Lam_buf4_address0,
        Lam_buf4_ce0,
        Lam_buf4_q0,
        Lam_buf4_address1,
        Lam_buf4_ce1,
        Lam_buf4_q1,
        Lam_buf6_address0,
        Lam_buf6_ce0,
        Lam_buf6_q0,
        Lam_buf6_address1,
        Lam_buf6_ce1,
        Lam_buf6_q1,
        Lam_buf4a_address0,
        Lam_buf4a_ce0,
        Lam_buf4a_q0,
        Lam_buf4a_address1,
        Lam_buf4a_ce1,
        Lam_buf4a_q1,
        Lam_buf6a_address0,
        Lam_buf6a_ce0,
        Lam_buf6a_q0,
        Lam_buf6a_address1,
        Lam_buf6a_ce1,
        Lam_buf6a_q1,
        SpEtaPrev_address0,
        SpEtaPrev_ce0,
        SpEtaPrev_q0,
        SpEtaPrevC_address0,
        SpEtaPrevC_ce0,
        SpEtaPrevC_q0,
        Lam_bufAa_address0,
        Lam_bufAa_ce0,
        Lam_bufAa_q0,
        Lam_bufAa_address1,
        Lam_bufAa_ce1,
        Lam_bufAa_q1,
        Lam_bufAb_address0,
        Lam_bufAb_ce0,
        Lam_bufAb_q0,
        Lam_bufAb_address1,
        Lam_bufAb_ce1,
        Lam_bufAb_q1,
        Lam_bufA1_address0,
        Lam_bufA1_ce0,
        Lam_bufA1_q0,
        Lam_bufA1_address1,
        Lam_bufA1_ce1,
        Lam_bufA1_q1,
        Lam_bufAc_address0,
        Lam_bufAc_ce0,
        Lam_bufAc_q0,
        Lam_bufAc_address1,
        Lam_bufAc_ce1,
        Lam_bufAc_q1,
        Lam_bufA3_address0,
        Lam_bufA3_ce0,
        Lam_bufA3_q0,
        Lam_bufA3_address1,
        Lam_bufA3_ce1,
        Lam_bufA3_q1,
        Lam_bufA2a_address0,
        Lam_bufA2a_ce0,
        Lam_bufA2a_q0,
        Lam_bufA2a_address1,
        Lam_bufA2a_ce1,
        Lam_bufA2a_q1,
        Lam_bufA4a_address0,
        Lam_bufA4a_ce0,
        Lam_bufA4a_q0,
        Lam_bufA4a_address1,
        Lam_bufA4a_ce1,
        Lam_bufA4a_q1,
        Lam_bufA6_address0,
        Lam_bufA6_ce0,
        Lam_bufA6_q0,
        Lam_bufA6_address1,
        Lam_bufA6_ce1,
        Lam_bufA6_q1,
        Lam_bufA4b_address0,
        Lam_bufA4b_ce0,
        Lam_bufA4b_q0,
        Lam_bufA4b_address1,
        Lam_bufA4b_ce1,
        Lam_bufA4b_q1,
        Lam_bufA6b_address0,
        Lam_bufA6b_ce0,
        Lam_bufA6b_q0,
        Lam_bufA6b_address1,
        Lam_bufA6b_ce1,
        Lam_bufA6b_q1,
        Lam_bufA4c_address0,
        Lam_bufA4c_ce0,
        Lam_bufA4c_q0,
        Lam_bufA4c_address1,
        Lam_bufA4c_ce1,
        Lam_bufA4c_q1,
        Lam_bufA6c_address0,
        Lam_bufA6c_ce0,
        Lam_bufA6c_q0,
        Lam_bufA6c_address1,
        Lam_bufA6c_ce1,
        Lam_bufA6c_q1,
        SpEtaPrevA_address0,
        SpEtaPrevA_ce0,
        SpEtaPrevA_q0,
        SpEtaPrevAa_address0,
        SpEtaPrevAa_ce0,
        SpEtaPrevAa_q0,
        SpEtaPrevD_address0,
        SpEtaPrevD_ce0,
        SpEtaPrevD_q0,
        SpEtaPrevDa_address0,
        SpEtaPrevDa_ce0,
        SpEtaPrevDa_q0,
        Lam_bufB_address0,
        Lam_bufB_ce0,
        Lam_bufB_q0,
        Lam_bufB_address1,
        Lam_bufB_ce1,
        Lam_bufB_q1,
        Lam_bufB6_address0,
        Lam_bufB6_ce0,
        Lam_bufB6_q0,
        Lam_bufB6_address1,
        Lam_bufB6_ce1,
        Lam_bufB6_q1,
        Lam_bufB1a_address0,
        Lam_bufB1a_ce0,
        Lam_bufB1a_q0,
        Lam_bufB1a_address1,
        Lam_bufB1a_ce1,
        Lam_bufB1a_q1,
        Lam_bufB7a_address0,
        Lam_bufB7a_ce0,
        Lam_bufB7a_q0,
        Lam_bufB7a_address1,
        Lam_bufB7a_ce1,
        Lam_bufB7a_q1,
        Lam_bufB1b_address0,
        Lam_bufB1b_ce0,
        Lam_bufB1b_q0,
        Lam_bufB1b_address1,
        Lam_bufB1b_ce1,
        Lam_bufB1b_q1,
        Lam_bufB7b_address0,
        Lam_bufB7b_ce0,
        Lam_bufB7b_q0,
        Lam_bufB7b_address1,
        Lam_bufB7b_ce1,
        Lam_bufB7b_q1,
        Lam_bufB3a_address0,
        Lam_bufB3a_ce0,
        Lam_bufB3a_q0,
        Lam_bufB3a_address1,
        Lam_bufB3a_ce1,
        Lam_bufB3a_q1,
        Lam_bufB9a_address0,
        Lam_bufB9a_ce0,
        Lam_bufB9a_q0,
        Lam_bufB9a_address1,
        Lam_bufB9a_ce1,
        Lam_bufB9a_q1,
        Lam_bufB3b_address0,
        Lam_bufB3b_ce0,
        Lam_bufB3b_q0,
        Lam_bufB3b_address1,
        Lam_bufB3b_ce1,
        Lam_bufB3b_q1,
        Lam_bufB9b_address0,
        Lam_bufB9b_ce0,
        Lam_bufB9b_q0,
        Lam_bufB9b_address1,
        Lam_bufB9b_ce1,
        Lam_bufB9b_q1,
        Lam_bufB4_address0,
        Lam_bufB4_ce0,
        Lam_bufB4_q0,
        Lam_bufB4_address1,
        Lam_bufB4_ce1,
        Lam_bufB4_q1,
        Lam_bufB10_address0,
        Lam_bufB10_ce0,
        Lam_bufB10_q0,
        Lam_bufB10_address1,
        Lam_bufB10_ce1,
        Lam_bufB10_q1,
        SpEtaPrevB_address0,
        SpEtaPrevB_ce0,
        SpEtaPrevB_q0,
        SpEtaPrevBa_address0,
        SpEtaPrevBa_ce0,
        SpEtaPrevBa_q0,
        SpEtaPrevE_address0,
        SpEtaPrevE_ce0,
        SpEtaPrevE_q0,
        SpEtaPrevEa_address0,
        SpEtaPrevEa_ce0,
        SpEtaPrevEa_q0,
        nIterationCounter,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63,
        ap_return_64,
        ap_return_65,
        ap_return_66,
        ap_return_67,
        ap_return_68,
        ap_return_69,
        ap_return_70,
        ap_return_71,
        ap_return_72,
        ap_return_73,
        ap_return_74,
        ap_return_75,
        ap_return_76,
        ap_return_77,
        ap_return_78,
        ap_return_79,
        ap_return_80,
        ap_return_81,
        ap_return_82,
        ap_return_83,
        ap_return_84,
        ap_return_85,
        ap_return_86,
        ap_return_87,
        ap_return_88,
        ap_return_89
);

parameter    ap_ST_fsm_pp0_stage0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv16_800 = 16'b100000000000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_C00 = 12'b110000000000;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] num_nt;
input  [15:0] num_ntA;
input  [15:0] num_ntB;
input  [15:0] numb;
output  [9:0] Lam_buf2_address0;
output   Lam_buf2_ce0;
input  [15:0] Lam_buf2_q0;
output  [9:0] Lam_buf2_address1;
output   Lam_buf2_ce1;
input  [15:0] Lam_buf2_q1;
output  [9:0] Lam_buf8_address0;
output   Lam_buf8_ce0;
input  [15:0] Lam_buf8_q0;
output  [9:0] Lam_buf8_address1;
output   Lam_buf8_ce1;
input  [15:0] Lam_buf8_q1;
output  [9:0] Lam_buf4_address0;
output   Lam_buf4_ce0;
input  [15:0] Lam_buf4_q0;
output  [9:0] Lam_buf4_address1;
output   Lam_buf4_ce1;
input  [15:0] Lam_buf4_q1;
output  [9:0] Lam_buf6_address0;
output   Lam_buf6_ce0;
input  [15:0] Lam_buf6_q0;
output  [9:0] Lam_buf6_address1;
output   Lam_buf6_ce1;
input  [15:0] Lam_buf6_q1;
output  [9:0] Lam_buf4a_address0;
output   Lam_buf4a_ce0;
input  [15:0] Lam_buf4a_q0;
output  [9:0] Lam_buf4a_address1;
output   Lam_buf4a_ce1;
input  [15:0] Lam_buf4a_q1;
output  [9:0] Lam_buf6a_address0;
output   Lam_buf6a_ce0;
input  [15:0] Lam_buf6a_q0;
output  [9:0] Lam_buf6a_address1;
output   Lam_buf6a_ce1;
input  [15:0] Lam_buf6a_q1;
output  [10:0] SpEtaPrev_address0;
output   SpEtaPrev_ce0;
input  [31:0] SpEtaPrev_q0;
output  [10:0] SpEtaPrevC_address0;
output   SpEtaPrevC_ce0;
input  [31:0] SpEtaPrevC_q0;
output  [9:0] Lam_bufAa_address0;
output   Lam_bufAa_ce0;
input  [15:0] Lam_bufAa_q0;
output  [9:0] Lam_bufAa_address1;
output   Lam_bufAa_ce1;
input  [15:0] Lam_bufAa_q1;
output  [9:0] Lam_bufAb_address0;
output   Lam_bufAb_ce0;
input  [15:0] Lam_bufAb_q0;
output  [9:0] Lam_bufAb_address1;
output   Lam_bufAb_ce1;
input  [15:0] Lam_bufAb_q1;
output  [9:0] Lam_bufA1_address0;
output   Lam_bufA1_ce0;
input  [15:0] Lam_bufA1_q0;
output  [9:0] Lam_bufA1_address1;
output   Lam_bufA1_ce1;
input  [15:0] Lam_bufA1_q1;
output  [9:0] Lam_bufAc_address0;
output   Lam_bufAc_ce0;
input  [15:0] Lam_bufAc_q0;
output  [9:0] Lam_bufAc_address1;
output   Lam_bufAc_ce1;
input  [15:0] Lam_bufAc_q1;
output  [9:0] Lam_bufA3_address0;
output   Lam_bufA3_ce0;
input  [15:0] Lam_bufA3_q0;
output  [9:0] Lam_bufA3_address1;
output   Lam_bufA3_ce1;
input  [15:0] Lam_bufA3_q1;
output  [9:0] Lam_bufA2a_address0;
output   Lam_bufA2a_ce0;
input  [15:0] Lam_bufA2a_q0;
output  [9:0] Lam_bufA2a_address1;
output   Lam_bufA2a_ce1;
input  [15:0] Lam_bufA2a_q1;
output  [9:0] Lam_bufA4a_address0;
output   Lam_bufA4a_ce0;
input  [15:0] Lam_bufA4a_q0;
output  [9:0] Lam_bufA4a_address1;
output   Lam_bufA4a_ce1;
input  [15:0] Lam_bufA4a_q1;
output  [9:0] Lam_bufA6_address0;
output   Lam_bufA6_ce0;
input  [15:0] Lam_bufA6_q0;
output  [9:0] Lam_bufA6_address1;
output   Lam_bufA6_ce1;
input  [15:0] Lam_bufA6_q1;
output  [9:0] Lam_bufA4b_address0;
output   Lam_bufA4b_ce0;
input  [15:0] Lam_bufA4b_q0;
output  [9:0] Lam_bufA4b_address1;
output   Lam_bufA4b_ce1;
input  [15:0] Lam_bufA4b_q1;
output  [9:0] Lam_bufA6b_address0;
output   Lam_bufA6b_ce0;
input  [15:0] Lam_bufA6b_q0;
output  [9:0] Lam_bufA6b_address1;
output   Lam_bufA6b_ce1;
input  [15:0] Lam_bufA6b_q1;
output  [9:0] Lam_bufA4c_address0;
output   Lam_bufA4c_ce0;
input  [15:0] Lam_bufA4c_q0;
output  [9:0] Lam_bufA4c_address1;
output   Lam_bufA4c_ce1;
input  [15:0] Lam_bufA4c_q1;
output  [9:0] Lam_bufA6c_address0;
output   Lam_bufA6c_ce0;
input  [15:0] Lam_bufA6c_q0;
output  [9:0] Lam_bufA6c_address1;
output   Lam_bufA6c_ce1;
input  [15:0] Lam_bufA6c_q1;
output  [10:0] SpEtaPrevA_address0;
output   SpEtaPrevA_ce0;
input  [15:0] SpEtaPrevA_q0;
output  [10:0] SpEtaPrevAa_address0;
output   SpEtaPrevAa_ce0;
input  [31:0] SpEtaPrevAa_q0;
output  [10:0] SpEtaPrevD_address0;
output   SpEtaPrevD_ce0;
input  [15:0] SpEtaPrevD_q0;
output  [10:0] SpEtaPrevDa_address0;
output   SpEtaPrevDa_ce0;
input  [31:0] SpEtaPrevDa_q0;
output  [9:0] Lam_bufB_address0;
output   Lam_bufB_ce0;
input  [15:0] Lam_bufB_q0;
output  [9:0] Lam_bufB_address1;
output   Lam_bufB_ce1;
input  [15:0] Lam_bufB_q1;
output  [9:0] Lam_bufB6_address0;
output   Lam_bufB6_ce0;
input  [15:0] Lam_bufB6_q0;
output  [9:0] Lam_bufB6_address1;
output   Lam_bufB6_ce1;
input  [15:0] Lam_bufB6_q1;
output  [9:0] Lam_bufB1a_address0;
output   Lam_bufB1a_ce0;
input  [15:0] Lam_bufB1a_q0;
output  [9:0] Lam_bufB1a_address1;
output   Lam_bufB1a_ce1;
input  [15:0] Lam_bufB1a_q1;
output  [9:0] Lam_bufB7a_address0;
output   Lam_bufB7a_ce0;
input  [15:0] Lam_bufB7a_q0;
output  [9:0] Lam_bufB7a_address1;
output   Lam_bufB7a_ce1;
input  [15:0] Lam_bufB7a_q1;
output  [9:0] Lam_bufB1b_address0;
output   Lam_bufB1b_ce0;
input  [15:0] Lam_bufB1b_q0;
output  [9:0] Lam_bufB1b_address1;
output   Lam_bufB1b_ce1;
input  [15:0] Lam_bufB1b_q1;
output  [9:0] Lam_bufB7b_address0;
output   Lam_bufB7b_ce0;
input  [15:0] Lam_bufB7b_q0;
output  [9:0] Lam_bufB7b_address1;
output   Lam_bufB7b_ce1;
input  [15:0] Lam_bufB7b_q1;
output  [9:0] Lam_bufB3a_address0;
output   Lam_bufB3a_ce0;
input  [15:0] Lam_bufB3a_q0;
output  [9:0] Lam_bufB3a_address1;
output   Lam_bufB3a_ce1;
input  [15:0] Lam_bufB3a_q1;
output  [9:0] Lam_bufB9a_address0;
output   Lam_bufB9a_ce0;
input  [15:0] Lam_bufB9a_q0;
output  [9:0] Lam_bufB9a_address1;
output   Lam_bufB9a_ce1;
input  [15:0] Lam_bufB9a_q1;
output  [9:0] Lam_bufB3b_address0;
output   Lam_bufB3b_ce0;
input  [15:0] Lam_bufB3b_q0;
output  [9:0] Lam_bufB3b_address1;
output   Lam_bufB3b_ce1;
input  [15:0] Lam_bufB3b_q1;
output  [9:0] Lam_bufB9b_address0;
output   Lam_bufB9b_ce0;
input  [15:0] Lam_bufB9b_q0;
output  [9:0] Lam_bufB9b_address1;
output   Lam_bufB9b_ce1;
input  [15:0] Lam_bufB9b_q1;
output  [9:0] Lam_bufB4_address0;
output   Lam_bufB4_ce0;
input  [15:0] Lam_bufB4_q0;
output  [9:0] Lam_bufB4_address1;
output   Lam_bufB4_ce1;
input  [15:0] Lam_bufB4_q1;
output  [9:0] Lam_bufB10_address0;
output   Lam_bufB10_ce0;
input  [15:0] Lam_bufB10_q0;
output  [9:0] Lam_bufB10_address1;
output   Lam_bufB10_ce1;
input  [15:0] Lam_bufB10_q1;
output  [10:0] SpEtaPrevB_address0;
output   SpEtaPrevB_ce0;
input  [15:0] SpEtaPrevB_q0;
output  [10:0] SpEtaPrevBa_address0;
output   SpEtaPrevBa_ce0;
input  [31:0] SpEtaPrevBa_q0;
output  [10:0] SpEtaPrevE_address0;
output   SpEtaPrevE_ce0;
input  [15:0] SpEtaPrevE_q0;
output  [10:0] SpEtaPrevEa_address0;
output   SpEtaPrevEa_ce0;
input  [31:0] SpEtaPrevEa_q0;
input  [15:0] nIterationCounter;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;
output  [15:0] ap_return_32;
output  [15:0] ap_return_33;
output  [15:0] ap_return_34;
output  [15:0] ap_return_35;
output  [15:0] ap_return_36;
output  [15:0] ap_return_37;
output  [15:0] ap_return_38;
output  [15:0] ap_return_39;
output  [15:0] ap_return_40;
output  [15:0] ap_return_41;
output  [15:0] ap_return_42;
output  [15:0] ap_return_43;
output  [15:0] ap_return_44;
output  [15:0] ap_return_45;
output  [15:0] ap_return_46;
output  [15:0] ap_return_47;
output  [15:0] ap_return_48;
output  [15:0] ap_return_49;
output  [15:0] ap_return_50;
output  [15:0] ap_return_51;
output  [15:0] ap_return_52;
output  [15:0] ap_return_53;
output  [15:0] ap_return_54;
output  [15:0] ap_return_55;
output  [15:0] ap_return_56;
output  [15:0] ap_return_57;
output  [15:0] ap_return_58;
output  [15:0] ap_return_59;
output  [15:0] ap_return_60;
output  [15:0] ap_return_61;
output  [15:0] ap_return_62;
output  [15:0] ap_return_63;
output  [15:0] ap_return_64;
output  [15:0] ap_return_65;
output  [15:0] ap_return_66;
output  [15:0] ap_return_67;
output  [15:0] ap_return_68;
output  [15:0] ap_return_69;
output  [15:0] ap_return_70;
output  [15:0] ap_return_71;
output  [15:0] ap_return_72;
output  [15:0] ap_return_73;
output  [15:0] ap_return_74;
output  [15:0] ap_return_75;
output  [15:0] ap_return_76;
output  [15:0] ap_return_77;
output  [15:0] ap_return_78;
output  [15:0] ap_return_79;
output  [15:0] ap_return_80;
output  [15:0] ap_return_81;
output  [15:0] ap_return_82;
output  [15:0] ap_return_83;
output  [15:0] ap_return_84;
output  [15:0] ap_return_85;
output  [15:0] ap_return_86;
output  [15:0] ap_return_87;
output  [15:0] ap_return_88;
output  [15:0] ap_return_89;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Lam_buf2_ce0;
reg Lam_buf2_ce1;
reg Lam_buf8_ce0;
reg Lam_buf8_ce1;
reg Lam_buf4_ce0;
reg Lam_buf4_ce1;
reg Lam_buf6_ce0;
reg Lam_buf6_ce1;
reg Lam_buf4a_ce0;
reg Lam_buf4a_ce1;
reg Lam_buf6a_ce0;
reg Lam_buf6a_ce1;
reg SpEtaPrev_ce0;
reg SpEtaPrevC_ce0;
reg Lam_bufAa_ce0;
reg Lam_bufAa_ce1;
reg Lam_bufAb_ce0;
reg Lam_bufAb_ce1;
reg Lam_bufA1_ce0;
reg Lam_bufA1_ce1;
reg Lam_bufAc_ce0;
reg Lam_bufAc_ce1;
reg Lam_bufA3_ce0;
reg Lam_bufA3_ce1;
reg Lam_bufA2a_ce0;
reg Lam_bufA2a_ce1;
reg Lam_bufA4a_ce0;
reg Lam_bufA4a_ce1;
reg Lam_bufA6_ce0;
reg Lam_bufA6_ce1;
reg Lam_bufA4b_ce0;
reg Lam_bufA4b_ce1;
reg Lam_bufA6b_ce0;
reg Lam_bufA6b_ce1;
reg Lam_bufA4c_ce0;
reg Lam_bufA4c_ce1;
reg Lam_bufA6c_ce0;
reg Lam_bufA6c_ce1;
reg SpEtaPrevA_ce0;
reg SpEtaPrevAa_ce0;
reg SpEtaPrevD_ce0;
reg SpEtaPrevDa_ce0;
reg Lam_bufB_ce0;
reg Lam_bufB_ce1;
reg Lam_bufB6_ce0;
reg Lam_bufB6_ce1;
reg Lam_bufB1a_ce0;
reg Lam_bufB1a_ce1;
reg Lam_bufB7a_ce0;
reg Lam_bufB7a_ce1;
reg Lam_bufB1b_ce0;
reg Lam_bufB1b_ce1;
reg Lam_bufB7b_ce0;
reg Lam_bufB7b_ce1;
reg Lam_bufB3a_ce0;
reg Lam_bufB3a_ce1;
reg Lam_bufB9a_ce0;
reg Lam_bufB9a_ce1;
reg Lam_bufB3b_ce0;
reg Lam_bufB3b_ce1;
reg Lam_bufB9b_ce0;
reg Lam_bufB9b_ce1;
reg Lam_bufB4_ce0;
reg Lam_bufB4_ce1;
reg Lam_bufB10_ce0;
reg Lam_bufB10_ce1;
reg SpEtaPrevB_ce0;
reg SpEtaPrevBa_ce0;
reg SpEtaPrevE_ce0;
reg SpEtaPrevEa_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
wire   [8:0] varinx3_1024_12_address0;
reg    varinx3_1024_12_ce0;
wire   [30:0] varinx3_1024_12_q0;
wire   [8:0] varinx3_1024_12_address1;
reg    varinx3_1024_12_ce1;
wire   [30:0] varinx3_1024_12_q1;
wire   [8:0] varinx6A_1024_a_address0;
reg    varinx6A_1024_a_ce0;
wire   [30:0] varinx6A_1024_a_q0;
wire   [8:0] varinx6A_1024_a_address1;
reg    varinx6A_1024_a_ce1;
wire   [30:0] varinx6A_1024_a_q1;
wire   [8:0] varinx6A_1024_b_address0;
reg    varinx6A_1024_b_ce0;
wire   [30:0] varinx6A_1024_b_q0;
wire   [8:0] varinx6A_1024_b_address1;
reg    varinx6A_1024_b_ce1;
wire   [30:0] varinx6A_1024_b_q1;
wire   [8:0] varinx6B_1024_a_address0;
reg    varinx6B_1024_a_ce0;
wire   [30:0] varinx6B_1024_a_q0;
wire   [8:0] varinx6B_1024_a_address1;
reg    varinx6B_1024_a_ce1;
wire   [30:0] varinx6B_1024_a_q1;
wire   [8:0] varinx6B_1024_b_address0;
reg    varinx6B_1024_b_ce0;
wire   [30:0] varinx6B_1024_b_q0;
wire   [8:0] varinx6B_1024_b_address1;
reg    varinx6B_1024_b_ce1;
wire   [30:0] varinx6B_1024_b_q1;
wire   [10:0] varinx3_4096_12_address0;
reg    varinx3_4096_12_ce0;
wire   [34:0] varinx3_4096_12_q0;
wire   [10:0] varinx3_4096_12_address1;
reg    varinx3_4096_12_ce1;
wire   [34:0] varinx3_4096_12_q1;
wire   [10:0] varinx6A_4096_a_address0;
reg    varinx6A_4096_a_ce0;
wire   [34:0] varinx6A_4096_a_q0;
wire   [10:0] varinx6A_4096_a_address1;
reg    varinx6A_4096_a_ce1;
wire   [34:0] varinx6A_4096_a_q1;
wire   [10:0] varinx6A_4096_b_address0;
reg    varinx6A_4096_b_ce0;
wire   [34:0] varinx6A_4096_b_q0;
wire   [10:0] varinx6A_4096_b_address1;
reg    varinx6A_4096_b_ce1;
wire   [34:0] varinx6A_4096_b_q1;
wire   [10:0] varinx6B_4096_a_address0;
reg    varinx6B_4096_a_ce0;
wire   [34:0] varinx6B_4096_a_q0;
wire   [10:0] varinx6B_4096_a_address1;
reg    varinx6B_4096_a_ce1;
wire   [34:0] varinx6B_4096_a_q1;
wire   [10:0] varinx6B_4096_b_address0;
reg    varinx6B_4096_b_ce0;
wire   [34:0] varinx6B_4096_b_q0;
wire   [10:0] varinx6B_4096_b_address1;
reg    varinx6B_4096_b_ce1;
wire   [34:0] varinx6B_4096_b_q1;
reg   [15:0] num_ntB_read_reg_4460;
reg   [15:0] num_ntA_read_reg_4465;
wire  signed [31:0] tmp_758_fu_1259_p1;
reg  signed [31:0] tmp_758_reg_4475;
wire  signed [15:0] eTab_0_write_assign_fu_1891_p1;
reg  signed [15:0] eTab_0_write_assign_reg_4584;
wire  signed [15:0] eTab_1_write_assign_fu_1903_p1;
reg  signed [15:0] eTab_1_write_assign_reg_4589;
wire   [10:0] c_fu_1907_p3;
reg   [10:0] c_reg_4594;
wire  signed [15:0] eTabE_0_write_assig_fu_1923_p1;
reg  signed [15:0] eTabE_0_write_assig_reg_4599;
wire  signed [15:0] eTabE_1_write_assig_fu_1935_p1;
reg  signed [15:0] eTabE_1_write_assig_reg_4604;
wire   [10:0] f_fu_1939_p3;
reg   [10:0] f_reg_4609;
wire  signed [15:0] eTabA_0_write_assig_fu_1955_p1;
reg  signed [15:0] eTabA_0_write_assig_reg_4614;
wire  signed [15:0] eTabA_1_write_assig_fu_1967_p1;
reg  signed [15:0] eTabA_1_write_assig_reg_4619;
wire   [10:0] c18A_fu_1971_p3;
reg   [10:0] c18A_reg_4624;
wire  signed [15:0] eTabA_3_write_assig_fu_1987_p1;
reg  signed [15:0] eTabA_3_write_assig_reg_4629;
wire  signed [15:0] eTabA_4_write_assig_fu_1999_p1;
reg  signed [15:0] eTabA_4_write_assig_reg_4634;
wire   [10:0] f18A_fu_2003_p3;
reg   [10:0] f18A_reg_4639;
wire  signed [15:0] eTabF_0_write_assig_fu_2019_p1;
reg  signed [15:0] eTabF_0_write_assig_reg_4644;
wire  signed [15:0] eTabF_1_write_assig_fu_2031_p1;
reg  signed [15:0] eTabF_1_write_assig_reg_4649;
wire   [10:0] c18A2_fu_2035_p3;
reg   [10:0] c18A2_reg_4654;
wire  signed [15:0] eTabF_3_write_assig_fu_2051_p1;
reg  signed [15:0] eTabF_3_write_assig_reg_4659;
wire  signed [15:0] eTabF_4_write_assig_fu_2063_p1;
reg  signed [15:0] eTabF_4_write_assig_reg_4664;
wire   [10:0] f18A2_fu_2067_p3;
reg   [10:0] f18A2_reg_4669;
wire  signed [15:0] eTabB_0_write_assig_fu_2083_p1;
reg  signed [15:0] eTabB_0_write_assig_reg_4674;
wire  signed [15:0] eTabB_1_write_assig_fu_2095_p1;
reg  signed [15:0] eTabB_1_write_assig_reg_4679;
wire   [10:0] c18B_fu_2099_p3;
reg   [10:0] c18B_reg_4684;
wire  signed [15:0] eTabB_3_write_assig_fu_2115_p1;
reg  signed [15:0] eTabB_3_write_assig_reg_4689;
wire  signed [15:0] eTabB_4_write_assig_fu_2127_p1;
reg  signed [15:0] eTabB_4_write_assig_reg_4694;
wire   [10:0] f18B_fu_2131_p3;
reg   [10:0] f18B_reg_4699;
wire  signed [15:0] eTabG_0_write_assig_fu_2147_p1;
reg  signed [15:0] eTabG_0_write_assig_reg_4704;
wire  signed [15:0] eTabG_1_write_assig_fu_2159_p1;
reg  signed [15:0] eTabG_1_write_assig_reg_4709;
wire   [10:0] c18B2_fu_2163_p3;
reg   [10:0] c18B2_reg_4714;
wire  signed [15:0] eTabG_3_write_assig_fu_2179_p1;
reg  signed [15:0] eTabG_3_write_assig_reg_4719;
wire  signed [15:0] eTabG_4_write_assig_fu_2191_p1;
reg  signed [15:0] eTabG_4_write_assig_reg_4724;
wire   [10:0] f18B2_fu_2195_p3;
reg   [10:0] f18B2_reg_4729;
wire   [0:0] icmp_fu_2213_p2;
reg   [0:0] icmp_reg_4734;
wire   [0:0] icmp16_fu_2245_p2;
reg   [0:0] icmp16_reg_4749;
reg   [0:0] tmp_897_reg_4764;
wire   [0:0] icmp20_fu_2301_p2;
reg   [0:0] icmp20_reg_4779;
wire   [0:0] icmp23_fu_2333_p2;
reg   [0:0] icmp23_reg_4794;
reg   [0:0] tmp_900_reg_4809;
wire   [7:0] tmp_901_fu_2379_p1;
reg   [7:0] tmp_901_reg_4824;
reg   [7:0] SpEtaPrev_two_V_load_reg_4829;
reg   [7:0] SpEtaPrev_three_V_lo_reg_4834;
wire   [0:0] icmp29_fu_2413_p2;
reg   [0:0] icmp29_reg_4844;
wire   [0:0] icmp30_fu_2445_p2;
reg   [0:0] icmp30_reg_4859;
reg   [0:0] tmp_905_reg_4874;
wire   [0:0] icmp31_fu_2501_p2;
reg   [0:0] icmp31_reg_4889;
wire   [0:0] icmp32_fu_2533_p2;
reg   [0:0] icmp32_reg_4904;
reg   [0:0] tmp_908_reg_4919;
wire   [0:0] icmp33_fu_2589_p2;
reg   [0:0] icmp33_reg_4934;
wire   [0:0] icmp34_fu_2621_p2;
reg   [0:0] icmp34_reg_4949;
reg   [0:0] tmp_911_reg_4964;
wire   [0:0] icmp35_fu_2677_p2;
reg   [0:0] icmp35_reg_4979;
wire   [0:0] icmp36_fu_2709_p2;
reg   [0:0] icmp36_reg_4994;
reg   [0:0] tmp_914_reg_5009;
wire   [0:0] icmp37_fu_2770_p2;
reg   [0:0] icmp37_reg_5044;
wire   [0:0] icmp38_fu_2802_p2;
reg   [0:0] icmp38_reg_5059;
reg   [0:0] tmp_921_reg_5074;
wire   [0:0] icmp39_fu_2858_p2;
reg   [0:0] icmp39_reg_5089;
wire   [0:0] icmp40_fu_2890_p2;
reg   [0:0] icmp40_reg_5104;
reg   [0:0] tmp_924_reg_5119;
wire   [0:0] icmp41_fu_2946_p2;
reg   [0:0] icmp41_reg_5134;
wire   [0:0] icmp42_fu_2978_p2;
reg   [0:0] icmp42_reg_5149;
reg   [0:0] tmp_927_reg_5164;
wire   [0:0] icmp43_fu_3034_p2;
reg   [0:0] icmp43_reg_5179;
wire   [0:0] icmp44_fu_3066_p2;
reg   [0:0] icmp44_reg_5194;
reg   [0:0] tmp_930_reg_5209;
wire  signed [31:0] tmp_s_fu_1244_p1;
wire   [31:0] tmp_760_fu_2219_p1;
wire  signed [31:0] tmp_1517_cast_fu_2230_p1;
wire   [31:0] tmp_763_fu_2251_p1;
wire  signed [31:0] tmp_1520_cast_fu_2262_p1;
wire   [31:0] tmp_766_fu_2275_p1;
wire  signed [31:0] tmp_1523_cast_fu_2286_p1;
wire   [31:0] tmp_769_fu_2307_p1;
wire  signed [31:0] tmp_1526_cast_fu_2318_p1;
wire   [31:0] tmp_772_fu_2339_p1;
wire  signed [31:0] tmp_1529_cast_fu_2350_p1;
wire   [31:0] tmp_775_fu_2363_p1;
wire  signed [31:0] tmp_1532_cast_fu_2374_p1;
wire   [31:0] tmp_778_fu_2419_p1;
wire  signed [31:0] tmp_1542_cast_fu_2430_p1;
wire   [31:0] tmp_781_fu_2451_p1;
wire  signed [31:0] tmp_1545_cast_fu_2462_p1;
wire   [31:0] tmp_784_fu_2475_p1;
wire  signed [31:0] tmp_1548_cast_fu_2486_p1;
wire   [31:0] tmp_787_fu_2507_p1;
wire  signed [31:0] tmp_1551_cast_fu_2518_p1;
wire   [31:0] tmp_790_fu_2539_p1;
wire  signed [31:0] tmp_1554_cast_fu_2550_p1;
wire   [31:0] tmp_796_fu_2563_p1;
wire  signed [31:0] tmp_1557_cast_fu_2574_p1;
wire   [31:0] tmp_798_fu_2595_p1;
wire  signed [31:0] tmp_1560_cast_fu_2606_p1;
wire   [31:0] tmp_800_fu_2627_p1;
wire  signed [31:0] tmp_1563_cast_fu_2638_p1;
wire   [31:0] tmp_802_fu_2651_p1;
wire  signed [31:0] tmp_1566_cast_fu_2662_p1;
wire   [31:0] tmp_804_fu_2683_p1;
wire  signed [31:0] tmp_1569_cast_fu_2694_p1;
wire   [31:0] tmp_806_fu_2715_p1;
wire  signed [31:0] tmp_1572_cast_fu_2726_p1;
wire   [31:0] tmp_808_fu_2739_p1;
wire  signed [31:0] tmp_1575_cast_fu_2750_p1;
wire  signed [31:0] tmp_810_fu_2755_p1;
wire   [31:0] tmp_811_fu_2776_p1;
wire  signed [31:0] tmp_1591_cast_fu_2787_p1;
wire   [31:0] tmp_813_fu_2808_p1;
wire  signed [31:0] tmp_1594_cast_fu_2819_p1;
wire   [31:0] tmp_815_fu_2832_p1;
wire  signed [31:0] tmp_1597_cast_fu_2843_p1;
wire   [31:0] tmp_817_fu_2864_p1;
wire  signed [31:0] tmp_1600_cast_fu_2875_p1;
wire   [31:0] tmp_819_fu_2896_p1;
wire  signed [31:0] tmp_1603_cast_fu_2907_p1;
wire   [31:0] tmp_821_fu_2920_p1;
wire  signed [31:0] tmp_1606_cast_fu_2931_p1;
wire   [31:0] tmp_823_fu_2952_p1;
wire  signed [31:0] tmp_1609_cast_fu_2963_p1;
wire   [31:0] tmp_825_fu_2984_p1;
wire  signed [31:0] tmp_1612_cast_fu_2995_p1;
wire   [31:0] tmp_827_fu_3008_p1;
wire  signed [31:0] tmp_1615_cast_fu_3019_p1;
wire   [31:0] tmp_829_fu_3040_p1;
wire  signed [31:0] tmp_1618_cast_fu_3051_p1;
wire   [31:0] tmp_831_fu_3072_p1;
wire  signed [31:0] tmp_1621_cast_fu_3083_p1;
wire   [31:0] tmp_833_fu_3096_p1;
wire  signed [31:0] tmp_1624_cast_fu_3107_p1;
wire  signed [31:0] tmp_835_fu_3112_p1;
wire   [15:0] inx1_fu_1238_p2;
wire   [10:0] tmp_849_fu_1283_p1;
wire   [10:0] varinx3_1024_12_inx2_fu_1291_p4;
wire   [8:0] tmp_852_fu_1305_p4;
wire   [10:0] tmp_855_fu_1319_p1;
wire   [10:0] varinx3_1024_12_inx2_1_fu_1327_p4;
wire   [8:0] tmp_858_fu_1341_p4;
wire   [10:0] tmp_861_fu_1355_p1;
wire   [10:0] varinx6A_1024_a_inx2_fu_1363_p4;
wire   [8:0] tmp_864_fu_1377_p4;
wire   [10:0] tmp_867_fu_1391_p1;
wire   [10:0] varinx6A_1024_b_inx2_fu_1399_p4;
wire   [8:0] tmp_872_fu_1413_p4;
wire   [10:0] tmp_873_fu_1427_p1;
wire   [10:0] varinx6A_1024_a_inx2_1_fu_1435_p4;
wire   [8:0] tmp_874_fu_1449_p4;
wire   [10:0] tmp_875_fu_1463_p1;
wire   [10:0] varinx6A_1024_b_inx2_1_fu_1471_p4;
wire   [8:0] tmp_876_fu_1485_p4;
wire   [10:0] tmp_877_fu_1499_p1;
wire   [10:0] varinx6B_1024_a_inx2_fu_1507_p4;
wire   [8:0] tmp_878_fu_1521_p4;
wire   [10:0] tmp_879_fu_1535_p1;
wire   [10:0] varinx6B_1024_b_inx2_fu_1543_p4;
wire   [8:0] tmp_880_fu_1557_p4;
wire   [10:0] tmp_881_fu_1571_p1;
wire   [10:0] varinx6B_1024_a_inx2_1_fu_1579_p4;
wire   [8:0] tmp_882_fu_1593_p4;
wire   [10:0] tmp_883_fu_1607_p1;
wire   [10:0] varinx6B_1024_b_inx2_1_fu_1615_p4;
wire   [8:0] tmp_884_fu_1629_p4;
wire   [0:0] tmp_fu_1277_p2;
wire  signed [11:0] a_cast_fu_1287_p1;
wire   [11:0] tmp_885_fu_1643_p1;
wire   [11:0] a_fu_1883_p3;
wire  signed [11:0] b_cast_fu_1301_p1;
wire   [11:0] varinx3_4096_12_inx2_1_1_fu_1647_p4;
wire   [11:0] b_fu_1895_p3;
wire   [10:0] c_cast_cast_fu_1315_p1;
wire   [10:0] tmp_774_fu_1657_p4;
wire  signed [11:0] d_cast_fu_1323_p1;
wire   [11:0] tmp_886_fu_1667_p1;
wire   [11:0] d_fu_1915_p3;
wire  signed [11:0] e_cast_fu_1337_p1;
wire   [11:0] varinx3_4096_12_inx2_1_fu_1671_p4;
wire   [11:0] e_fu_1927_p3;
wire   [10:0] f_cast_cast_fu_1351_p1;
wire   [10:0] tmp_777_fu_1681_p4;
wire  signed [11:0] a18A_cast_fu_1359_p1;
wire   [11:0] tmp_887_fu_1691_p1;
wire   [11:0] a18A_fu_1947_p3;
wire  signed [11:0] b18A_cast_fu_1373_p1;
wire   [11:0] varinx6A_4096_a_inx2_1_1_fu_1695_p4;
wire   [11:0] b18A_fu_1959_p3;
wire   [10:0] c18A_cast_cast_fu_1387_p1;
wire   [10:0] tmp_780_fu_1705_p4;
wire  signed [11:0] d18A_cast_fu_1395_p1;
wire   [11:0] tmp_888_fu_1715_p1;
wire   [11:0] d18A_fu_1979_p3;
wire  signed [11:0] e18A_cast_fu_1409_p1;
wire   [11:0] varinx6A_4096_b_inx2_1_1_fu_1719_p4;
wire   [11:0] e18A_fu_1991_p3;
wire   [10:0] f18A_cast_cast_fu_1423_p1;
wire   [10:0] tmp_783_fu_1729_p4;
wire  signed [11:0] a18A2_cast_fu_1431_p1;
wire   [11:0] tmp_889_fu_1739_p1;
wire   [11:0] a18A2_fu_2011_p3;
wire  signed [11:0] b18A2_cast_fu_1445_p1;
wire   [11:0] varinx6A_4096_a_inx2_1_fu_1743_p4;
wire   [11:0] b18A2_fu_2023_p3;
wire   [10:0] c18A2_cast_cast_fu_1459_p1;
wire   [10:0] tmp_786_fu_1753_p4;
wire  signed [11:0] d18A2_cast_fu_1467_p1;
wire   [11:0] tmp_890_fu_1763_p1;
wire   [11:0] d18A2_fu_2043_p3;
wire  signed [11:0] e18A2_cast_fu_1481_p1;
wire   [11:0] varinx6A_4096_b_inx2_1_fu_1767_p4;
wire   [11:0] e18A2_fu_2055_p3;
wire   [10:0] f18A2_cast_cast_fu_1495_p1;
wire   [10:0] tmp_789_fu_1777_p4;
wire  signed [11:0] a18B_cast_fu_1503_p1;
wire   [11:0] tmp_891_fu_1787_p1;
wire   [11:0] a18B_fu_2075_p3;
wire  signed [11:0] b18B_cast_fu_1517_p1;
wire   [11:0] varinx6B_4096_a_inx2_1_1_fu_1791_p4;
wire   [11:0] b18B_fu_2087_p3;
wire   [10:0] c18B_cast_cast_fu_1531_p1;
wire   [10:0] tmp_792_fu_1801_p4;
wire  signed [11:0] d18B_cast_fu_1539_p1;
wire   [11:0] tmp_892_fu_1811_p1;
wire   [11:0] d18B_fu_2107_p3;
wire  signed [11:0] e18B_cast_fu_1553_p1;
wire   [11:0] varinx6B_4096_b_inx2_1_1_fu_1815_p4;
wire   [11:0] e18B_fu_2119_p3;
wire   [10:0] f18B_cast_cast_fu_1567_p1;
wire   [10:0] tmp_793_fu_1825_p4;
wire  signed [11:0] a18B2_cast_fu_1575_p1;
wire   [11:0] tmp_893_fu_1835_p1;
wire   [11:0] a18B2_fu_2139_p3;
wire  signed [11:0] b18B2_cast_fu_1589_p1;
wire   [11:0] varinx6B_4096_a_inx2_1_fu_1839_p4;
wire   [11:0] b18B2_fu_2151_p3;
wire   [10:0] c18B2_cast_cast_fu_1603_p1;
wire   [10:0] tmp_794_fu_1849_p4;
wire  signed [11:0] d18B2_cast_fu_1611_p1;
wire   [11:0] tmp_894_fu_1859_p1;
wire   [11:0] d18B2_fu_2171_p3;
wire  signed [11:0] e18B2_cast_fu_1625_p1;
wire   [11:0] varinx6B_4096_b_inx2_1_fu_1863_p4;
wire   [11:0] e18B2_fu_2183_p3;
wire   [10:0] f18B2_cast_cast_fu_1639_p1;
wire   [10:0] tmp_795_fu_1873_p4;
wire   [1:0] tmp_895_fu_2203_p4;
wire   [11:0] tmp_761_fu_2224_p2;
wire   [1:0] tmp_896_fu_2235_p4;
wire   [11:0] tmp_764_fu_2256_p2;
wire   [10:0] tmp_767_fu_2280_p2;
wire   [1:0] tmp_898_fu_2291_p4;
wire   [11:0] tmp_770_fu_2312_p2;
wire   [1:0] tmp_899_fu_2323_p4;
wire   [11:0] tmp_773_fu_2344_p2;
wire   [10:0] tmp_776_fu_2368_p2;
wire   [1:0] tmp_903_fu_2403_p4;
wire   [11:0] tmp_779_fu_2424_p2;
wire   [1:0] tmp_904_fu_2435_p4;
wire   [11:0] tmp_782_fu_2456_p2;
wire   [10:0] tmp_785_fu_2480_p2;
wire   [1:0] tmp_906_fu_2491_p4;
wire   [11:0] tmp_788_fu_2512_p2;
wire   [1:0] tmp_907_fu_2523_p4;
wire   [11:0] tmp_791_fu_2544_p2;
wire   [10:0] tmp_797_fu_2568_p2;
wire   [1:0] tmp_909_fu_2579_p4;
wire   [11:0] tmp_799_fu_2600_p2;
wire   [1:0] tmp_910_fu_2611_p4;
wire   [11:0] tmp_801_fu_2632_p2;
wire   [10:0] tmp_803_fu_2656_p2;
wire   [1:0] tmp_912_fu_2667_p4;
wire   [11:0] tmp_805_fu_2688_p2;
wire   [1:0] tmp_913_fu_2699_p4;
wire   [11:0] tmp_807_fu_2720_p2;
wire   [10:0] tmp_809_fu_2744_p2;
wire   [1:0] tmp_919_fu_2760_p4;
wire   [11:0] tmp_812_fu_2781_p2;
wire   [1:0] tmp_920_fu_2792_p4;
wire   [11:0] tmp_814_fu_2813_p2;
wire   [10:0] tmp_816_fu_2837_p2;
wire   [1:0] tmp_922_fu_2848_p4;
wire   [11:0] tmp_818_fu_2869_p2;
wire   [1:0] tmp_923_fu_2880_p4;
wire   [11:0] tmp_820_fu_2901_p2;
wire   [10:0] tmp_822_fu_2925_p2;
wire   [1:0] tmp_925_fu_2936_p4;
wire   [11:0] tmp_824_fu_2957_p2;
wire   [1:0] tmp_926_fu_2968_p4;
wire   [11:0] tmp_826_fu_2989_p2;
wire   [10:0] tmp_828_fu_3013_p2;
wire   [1:0] tmp_928_fu_3024_p4;
wire   [11:0] tmp_830_fu_3045_p2;
wire   [1:0] tmp_929_fu_3056_p4;
wire   [11:0] tmp_832_fu_3077_p2;
wire   [10:0] tmp_834_fu_3101_p2;
wire   [0:0] tmp_836_fu_3577_p2;
wire   [7:0] pTab_2_write_assign_fu_3583_p3;
wire   [7:0] pTab_1_write_assign_fu_3594_p3;
wire   [7:0] pTab_0_write_assign_fu_3605_p3;
wire   [7:0] tmp_915_fu_3297_p1;
wire   [7:0] pTabA_0_write_assig_fu_3616_p3;
wire   [7:0] SpEtaPrevA_two_V_loa_fu_3301_p4;
wire   [7:0] pTabA_1_write_assig_fu_3628_p3;
wire   [7:0] tmp_916_fu_3311_p1;
wire   [7:0] pTabA_2_write_assig_fu_3640_p3;
wire   [7:0] SpEtaPrevAa_four_V_l_fu_3315_p4;
wire   [7:0] pTabA_3_write_assig_fu_3652_p3;
wire   [7:0] SpEtaPrevAa_five_V_l_fu_3325_p4;
wire   [7:0] pTabA_4_write_assig_fu_3664_p3;
wire   [7:0] SpEtaPrevAa_six_V_lo_fu_3335_p4;
wire   [7:0] pTabA_5_write_assig_fu_3676_p3;
wire   [7:0] tmp_931_fu_3477_p1;
wire   [7:0] pTabB_0_write_assig_fu_3688_p3;
wire   [7:0] SpEtaPrevB_two_V_loa_fu_3481_p4;
wire   [7:0] pTabB_1_write_assig_fu_3700_p3;
wire   [7:0] tmp_932_fu_3491_p1;
wire   [7:0] pTabB_2_write_assig_fu_3712_p3;
wire   [7:0] SpEtaPrevBa_four_V_l_fu_3495_p4;
wire   [7:0] pTabB_3_write_assig_fu_3724_p3;
wire   [7:0] SpEtaPrevBa_five_V_l_fu_3505_p4;
wire   [7:0] pTabB_4_write_assig_fu_3736_p3;
wire   [7:0] SpEtaPrevBa_six_V_lo_fu_3515_p4;
wire   [7:0] pTabB_5_write_assig_fu_3748_p3;
wire   [7:0] SpEtaPrevC_three_V_l_fu_3203_p4;
wire   [7:0] pTabE_2_write_assig_fu_3760_p3;
wire   [7:0] SpEtaPrevC_two_V_loa_fu_3193_p4;
wire   [7:0] pTabE_1_write_assig_fu_3772_p3;
wire   [7:0] tmp_902_fu_3189_p1;
wire   [7:0] pTabE_0_write_assig_fu_3784_p3;
wire   [7:0] SpEtaPrevDa_six_V_lo_fu_3383_p4;
wire   [7:0] pTabF_5_write_assig_fu_3796_p3;
wire   [7:0] SpEtaPrevDa_five_V_l_fu_3373_p4;
wire   [7:0] pTabF_4_write_assig_fu_3808_p3;
wire   [7:0] SpEtaPrevDa_four_V_l_fu_3363_p4;
wire   [7:0] pTabF_3_write_assig_fu_3820_p3;
wire   [7:0] tmp_918_fu_3359_p1;
wire   [7:0] pTabF_2_write_assig_fu_3832_p3;
wire   [7:0] SpEtaPrevD_two_V_loa_fu_3349_p4;
wire   [7:0] pTabF_1_write_assig_fu_3844_p3;
wire   [7:0] tmp_917_fu_3345_p1;
wire   [7:0] pTabF_0_write_assig_fu_3856_p3;
wire   [7:0] tmp_933_fu_3525_p1;
wire   [7:0] pTabG_0_write_assig_fu_3868_p3;
wire   [7:0] SpEtaPrevE_two_V_loa_fu_3529_p4;
wire   [7:0] pTabG_1_write_assig_fu_3880_p3;
wire   [7:0] tmp_934_fu_3539_p1;
wire   [7:0] pTabG_2_write_assig_fu_3892_p3;
wire   [7:0] SpEtaPrevEa_four_V_l_fu_3543_p4;
wire   [7:0] pTabG_3_write_assig_fu_3904_p3;
wire   [7:0] SpEtaPrevEa_five_V_l_fu_3553_p4;
wire   [7:0] pTabG_4_write_assig_fu_3916_p3;
wire   [7:0] SpEtaPrevEa_six_V_lo_fu_3563_p4;
wire   [7:0] pTabG_5_write_assig_fu_3928_p3;
wire   [15:0] eTab_2_write_assign_fu_3117_p1;
wire   [15:0] lTab_0_write_assign_fu_3147_p3;
wire   [15:0] lTab_1_write_assign_fu_3154_p3;
wire   [15:0] lTab_2_write_assign_fu_3161_p3;
wire  signed [15:0] pTab_0_write_assign_2_fu_3612_p1;
wire  signed [15:0] pTab_1_write_assign_2_fu_3601_p1;
wire  signed [15:0] pTab_2_write_assign_2_fu_3590_p1;
wire   [15:0] eTabA_2_write_assig_fu_3123_p1;
wire   [15:0] eTabA_5_write_assig_fu_3126_p1;
wire   [15:0] lTabA_0_write_assig_fu_3213_p3;
wire   [15:0] lTabA_1_write_assig_fu_3220_p3;
wire   [15:0] lTabA_2_write_assig_fu_3227_p3;
wire   [15:0] lTabA_3_write_assig_fu_3234_p3;
wire   [15:0] lTabA_4_write_assig_fu_3241_p3;
wire   [15:0] lTabA_5_write_assig_fu_3248_p3;
wire  signed [15:0] pTabA_0_write_assig_2_fu_3624_p1;
wire  signed [15:0] pTabA_1_write_assig_2_fu_3636_p1;
wire  signed [15:0] pTabA_2_write_assig_2_fu_3648_p1;
wire  signed [15:0] pTabA_3_write_assig_2_fu_3660_p1;
wire  signed [15:0] pTabA_4_write_assig_2_fu_3672_p1;
wire  signed [15:0] pTabA_5_write_assig_2_fu_3684_p1;
wire   [15:0] eTabB_2_write_assig_fu_3135_p1;
wire   [15:0] eTabB_5_write_assig_fu_3138_p1;
wire   [15:0] lTabB_0_write_assig_fu_3393_p3;
wire   [15:0] lTabB_1_write_assig_fu_3400_p3;
wire   [15:0] lTabB_2_write_assig_fu_3407_p3;
wire   [15:0] lTabB_3_write_assig_fu_3414_p3;
wire   [15:0] lTabB_4_write_assig_fu_3421_p3;
wire   [15:0] lTabB_5_write_assig_fu_3428_p3;
wire  signed [15:0] pTabB_0_write_assig_2_fu_3696_p1;
wire  signed [15:0] pTabB_1_write_assig_2_fu_3708_p1;
wire  signed [15:0] pTabB_2_write_assig_2_fu_3720_p1;
wire  signed [15:0] pTabB_3_write_assig_2_fu_3732_p1;
wire  signed [15:0] pTabB_4_write_assig_2_fu_3744_p1;
wire  signed [15:0] pTabB_5_write_assig_2_fu_3756_p1;
wire   [15:0] eTabE_2_write_assig_fu_3120_p1;
wire   [15:0] lTabE_0_write_assig_fu_3168_p3;
wire   [15:0] lTabE_1_write_assig_fu_3175_p3;
wire   [15:0] lTabE_2_write_assig_fu_3182_p3;
wire  signed [15:0] pTabE_0_write_assig_2_fu_3792_p1;
wire  signed [15:0] pTabE_1_write_assig_2_fu_3780_p1;
wire  signed [15:0] pTabE_2_write_assig_2_fu_3768_p1;
wire   [15:0] eTabF_2_write_assig_fu_3129_p1;
wire   [15:0] eTabF_5_write_assig_fu_3132_p1;
wire   [15:0] lTabF_0_write_assig_fu_3255_p3;
wire   [15:0] lTabF_1_write_assig_fu_3262_p3;
wire   [15:0] lTabF_2_write_assig_fu_3269_p3;
wire   [15:0] lTabF_3_write_assig_fu_3276_p3;
wire   [15:0] lTabF_4_write_assig_fu_3283_p3;
wire   [15:0] lTabF_5_write_assig_fu_3290_p3;
wire  signed [15:0] pTabF_0_write_assig_2_fu_3864_p1;
wire  signed [15:0] pTabF_1_write_assig_2_fu_3852_p1;
wire  signed [15:0] pTabF_2_write_assig_2_fu_3840_p1;
wire  signed [15:0] pTabF_3_write_assig_2_fu_3828_p1;
wire  signed [15:0] pTabF_4_write_assig_2_fu_3816_p1;
wire  signed [15:0] pTabF_5_write_assig_2_fu_3804_p1;
wire   [15:0] eTabG_2_write_assig_fu_3141_p1;
wire   [15:0] eTabG_5_write_assig_fu_3144_p1;
wire   [15:0] lTabG_0_write_assig_fu_3435_p3;
wire   [15:0] lTabG_1_write_assig_fu_3442_p3;
wire   [15:0] lTabG_2_write_assig_fu_3449_p3;
wire   [15:0] lTabG_3_write_assig_fu_3456_p3;
wire   [15:0] lTabG_4_write_assig_fu_3463_p3;
wire   [15:0] lTabG_5_write_assig_fu_3470_p3;
wire  signed [15:0] pTabG_0_write_assig_2_fu_3876_p1;
wire  signed [15:0] pTabG_1_write_assig_2_fu_3888_p1;
wire  signed [15:0] pTabG_2_write_assig_2_fu_3900_p1;
wire  signed [15:0] pTabG_3_write_assig_2_fu_3912_p1;
wire  signed [15:0] pTabG_4_write_assig_2_fu_3924_p1;
wire  signed [15:0] pTabG_5_write_assig_2_fu_3936_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_pipeline_idle_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'b1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

mcalcAA_12_varinxbkb #(
    .DataWidth( 31 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
varinx3_1024_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx3_1024_12_address0),
    .ce0(varinx3_1024_12_ce0),
    .q0(varinx3_1024_12_q0),
    .address1(varinx3_1024_12_address1),
    .ce1(varinx3_1024_12_ce1),
    .q1(varinx3_1024_12_q1)
);

mcalcAA_12_varinxcud #(
    .DataWidth( 31 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
varinx6A_1024_a_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx6A_1024_a_address0),
    .ce0(varinx6A_1024_a_ce0),
    .q0(varinx6A_1024_a_q0),
    .address1(varinx6A_1024_a_address1),
    .ce1(varinx6A_1024_a_ce1),
    .q1(varinx6A_1024_a_q1)
);

mcalcAA_12_varinxdEe #(
    .DataWidth( 31 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
varinx6A_1024_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx6A_1024_b_address0),
    .ce0(varinx6A_1024_b_ce0),
    .q0(varinx6A_1024_b_q0),
    .address1(varinx6A_1024_b_address1),
    .ce1(varinx6A_1024_b_ce1),
    .q1(varinx6A_1024_b_q1)
);

mcalcAA_12_varinxeOg #(
    .DataWidth( 31 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
varinx6B_1024_a_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx6B_1024_a_address0),
    .ce0(varinx6B_1024_a_ce0),
    .q0(varinx6B_1024_a_q0),
    .address1(varinx6B_1024_a_address1),
    .ce1(varinx6B_1024_a_ce1),
    .q1(varinx6B_1024_a_q1)
);

mcalcAA_12_varinxfYi #(
    .DataWidth( 31 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
varinx6B_1024_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx6B_1024_b_address0),
    .ce0(varinx6B_1024_b_ce0),
    .q0(varinx6B_1024_b_q0),
    .address1(varinx6B_1024_b_address1),
    .ce1(varinx6B_1024_b_ce1),
    .q1(varinx6B_1024_b_q1)
);

mcalcAA_12_varinxg8j #(
    .DataWidth( 35 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
varinx3_4096_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx3_4096_12_address0),
    .ce0(varinx3_4096_12_ce0),
    .q0(varinx3_4096_12_q0),
    .address1(varinx3_4096_12_address1),
    .ce1(varinx3_4096_12_ce1),
    .q1(varinx3_4096_12_q1)
);

mcalcAA_12_varinxhbi #(
    .DataWidth( 35 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
varinx6A_4096_a_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx6A_4096_a_address0),
    .ce0(varinx6A_4096_a_ce0),
    .q0(varinx6A_4096_a_q0),
    .address1(varinx6A_4096_a_address1),
    .ce1(varinx6A_4096_a_ce1),
    .q1(varinx6A_4096_a_q1)
);

mcalcAA_12_varinxibs #(
    .DataWidth( 35 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
varinx6A_4096_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx6A_4096_b_address0),
    .ce0(varinx6A_4096_b_ce0),
    .q0(varinx6A_4096_b_q0),
    .address1(varinx6A_4096_b_address1),
    .ce1(varinx6A_4096_b_ce1),
    .q1(varinx6A_4096_b_q1)
);

mcalcAA_12_varinxjbC #(
    .DataWidth( 35 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
varinx6B_4096_a_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx6B_4096_a_address0),
    .ce0(varinx6B_4096_a_ce0),
    .q0(varinx6B_4096_a_q0),
    .address1(varinx6B_4096_a_address1),
    .ce1(varinx6B_4096_a_ce1),
    .q1(varinx6B_4096_a_q1)
);

mcalcAA_12_varinxkbM #(
    .DataWidth( 35 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
varinx6B_4096_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx6B_4096_b_address0),
    .ce0(varinx6B_4096_b_ce0),
    .q0(varinx6B_4096_b_q0),
    .address1(varinx6B_4096_b_address1),
    .ce1(varinx6B_4096_b_ce1),
    .q1(varinx6B_4096_b_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        SpEtaPrev_three_V_lo_reg_4834 <= {{SpEtaPrev_q0[ap_const_lv32_17 : ap_const_lv32_10]}};
        SpEtaPrev_two_V_load_reg_4829 <= {{SpEtaPrev_q0[ap_const_lv32_F : ap_const_lv32_8]}};
        c18A2_reg_4654 <= c18A2_fu_2035_p3;
        c18A_reg_4624 <= c18A_fu_1971_p3;
        c18B2_reg_4714 <= c18B2_fu_2163_p3;
        c18B_reg_4684 <= c18B_fu_2099_p3;
        c_reg_4594 <= c_fu_1907_p3;
        eTabA_0_write_assig_reg_4614 <= eTabA_0_write_assig_fu_1955_p1;
        eTabA_1_write_assig_reg_4619 <= eTabA_1_write_assig_fu_1967_p1;
        eTabA_3_write_assig_reg_4629 <= eTabA_3_write_assig_fu_1987_p1;
        eTabA_4_write_assig_reg_4634 <= eTabA_4_write_assig_fu_1999_p1;
        eTabB_0_write_assig_reg_4674 <= eTabB_0_write_assig_fu_2083_p1;
        eTabB_1_write_assig_reg_4679 <= eTabB_1_write_assig_fu_2095_p1;
        eTabB_3_write_assig_reg_4689 <= eTabB_3_write_assig_fu_2115_p1;
        eTabB_4_write_assig_reg_4694 <= eTabB_4_write_assig_fu_2127_p1;
        eTabE_0_write_assig_reg_4599 <= eTabE_0_write_assig_fu_1923_p1;
        eTabE_1_write_assig_reg_4604 <= eTabE_1_write_assig_fu_1935_p1;
        eTabF_0_write_assig_reg_4644 <= eTabF_0_write_assig_fu_2019_p1;
        eTabF_1_write_assig_reg_4649 <= eTabF_1_write_assig_fu_2031_p1;
        eTabF_3_write_assig_reg_4659 <= eTabF_3_write_assig_fu_2051_p1;
        eTabF_4_write_assig_reg_4664 <= eTabF_4_write_assig_fu_2063_p1;
        eTabG_0_write_assig_reg_4704 <= eTabG_0_write_assig_fu_2147_p1;
        eTabG_1_write_assig_reg_4709 <= eTabG_1_write_assig_fu_2159_p1;
        eTabG_3_write_assig_reg_4719 <= eTabG_3_write_assig_fu_2179_p1;
        eTabG_4_write_assig_reg_4724 <= eTabG_4_write_assig_fu_2191_p1;
        eTab_0_write_assign_reg_4584 <= eTab_0_write_assign_fu_1891_p1;
        eTab_1_write_assign_reg_4589 <= eTab_1_write_assign_fu_1903_p1;
        f18A2_reg_4669 <= f18A2_fu_2067_p3;
        f18A_reg_4639 <= f18A_fu_2003_p3;
        f18B2_reg_4729 <= f18B2_fu_2195_p3;
        f18B_reg_4699 <= f18B_fu_2131_p3;
        f_reg_4609 <= f_fu_1939_p3;
        icmp16_reg_4749 <= icmp16_fu_2245_p2;
        icmp20_reg_4779 <= icmp20_fu_2301_p2;
        icmp23_reg_4794 <= icmp23_fu_2333_p2;
        icmp29_reg_4844 <= icmp29_fu_2413_p2;
        icmp30_reg_4859 <= icmp30_fu_2445_p2;
        icmp31_reg_4889 <= icmp31_fu_2501_p2;
        icmp32_reg_4904 <= icmp32_fu_2533_p2;
        icmp33_reg_4934 <= icmp33_fu_2589_p2;
        icmp34_reg_4949 <= icmp34_fu_2621_p2;
        icmp35_reg_4979 <= icmp35_fu_2677_p2;
        icmp36_reg_4994 <= icmp36_fu_2709_p2;
        icmp37_reg_5044 <= icmp37_fu_2770_p2;
        icmp38_reg_5059 <= icmp38_fu_2802_p2;
        icmp39_reg_5089 <= icmp39_fu_2858_p2;
        icmp40_reg_5104 <= icmp40_fu_2890_p2;
        icmp41_reg_5134 <= icmp41_fu_2946_p2;
        icmp42_reg_5149 <= icmp42_fu_2978_p2;
        icmp43_reg_5179 <= icmp43_fu_3034_p2;
        icmp44_reg_5194 <= icmp44_fu_3066_p2;
        icmp_reg_4734 <= icmp_fu_2213_p2;
        num_ntA_read_reg_4465 <= num_ntA;
        num_ntB_read_reg_4460 <= num_ntB;
        tmp_758_reg_4475 <= tmp_758_fu_1259_p1;
        tmp_897_reg_4764 <= c_fu_1907_p3[ap_const_lv32_A];
        tmp_900_reg_4809 <= f_fu_1939_p3[ap_const_lv32_A];
        tmp_901_reg_4824 <= tmp_901_fu_2379_p1;
        tmp_905_reg_4874 <= c18A_fu_1971_p3[ap_const_lv32_A];
        tmp_908_reg_4919 <= f18A_fu_2003_p3[ap_const_lv32_A];
        tmp_911_reg_4964 <= c18A2_fu_2035_p3[ap_const_lv32_A];
        tmp_914_reg_5009 <= f18A2_fu_2067_p3[ap_const_lv32_A];
        tmp_921_reg_5074 <= c18B_fu_2099_p3[ap_const_lv32_A];
        tmp_924_reg_5119 <= f18B_fu_2131_p3[ap_const_lv32_A];
        tmp_927_reg_5164 <= c18B2_fu_2163_p3[ap_const_lv32_A];
        tmp_930_reg_5209 <= f18B2_fu_2195_p3[ap_const_lv32_A];
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf2_ce0 = 1'b1;
    end else begin
        Lam_buf2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf2_ce1 = 1'b1;
    end else begin
        Lam_buf2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf4_ce0 = 1'b1;
    end else begin
        Lam_buf4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf4_ce1 = 1'b1;
    end else begin
        Lam_buf4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf4a_ce0 = 1'b1;
    end else begin
        Lam_buf4a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf4a_ce1 = 1'b1;
    end else begin
        Lam_buf4a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf6_ce0 = 1'b1;
    end else begin
        Lam_buf6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf6_ce1 = 1'b1;
    end else begin
        Lam_buf6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf6a_ce0 = 1'b1;
    end else begin
        Lam_buf6a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf6a_ce1 = 1'b1;
    end else begin
        Lam_buf6a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf8_ce0 = 1'b1;
    end else begin
        Lam_buf8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf8_ce1 = 1'b1;
    end else begin
        Lam_buf8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA1_ce0 = 1'b1;
    end else begin
        Lam_bufA1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA1_ce1 = 1'b1;
    end else begin
        Lam_bufA1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA2a_ce0 = 1'b1;
    end else begin
        Lam_bufA2a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA2a_ce1 = 1'b1;
    end else begin
        Lam_bufA2a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA3_ce0 = 1'b1;
    end else begin
        Lam_bufA3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA3_ce1 = 1'b1;
    end else begin
        Lam_bufA3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA4a_ce0 = 1'b1;
    end else begin
        Lam_bufA4a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA4a_ce1 = 1'b1;
    end else begin
        Lam_bufA4a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA4b_ce0 = 1'b1;
    end else begin
        Lam_bufA4b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA4b_ce1 = 1'b1;
    end else begin
        Lam_bufA4b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA4c_ce0 = 1'b1;
    end else begin
        Lam_bufA4c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA4c_ce1 = 1'b1;
    end else begin
        Lam_bufA4c_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA6_ce0 = 1'b1;
    end else begin
        Lam_bufA6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA6_ce1 = 1'b1;
    end else begin
        Lam_bufA6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA6b_ce0 = 1'b1;
    end else begin
        Lam_bufA6b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA6b_ce1 = 1'b1;
    end else begin
        Lam_bufA6b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA6c_ce0 = 1'b1;
    end else begin
        Lam_bufA6c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA6c_ce1 = 1'b1;
    end else begin
        Lam_bufA6c_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufAa_ce0 = 1'b1;
    end else begin
        Lam_bufAa_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufAa_ce1 = 1'b1;
    end else begin
        Lam_bufAa_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufAb_ce0 = 1'b1;
    end else begin
        Lam_bufAb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufAb_ce1 = 1'b1;
    end else begin
        Lam_bufAb_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufAc_ce0 = 1'b1;
    end else begin
        Lam_bufAc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufAc_ce1 = 1'b1;
    end else begin
        Lam_bufAc_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB10_ce0 = 1'b1;
    end else begin
        Lam_bufB10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB10_ce1 = 1'b1;
    end else begin
        Lam_bufB10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB1a_ce0 = 1'b1;
    end else begin
        Lam_bufB1a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB1a_ce1 = 1'b1;
    end else begin
        Lam_bufB1a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB1b_ce0 = 1'b1;
    end else begin
        Lam_bufB1b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB1b_ce1 = 1'b1;
    end else begin
        Lam_bufB1b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB3a_ce0 = 1'b1;
    end else begin
        Lam_bufB3a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB3a_ce1 = 1'b1;
    end else begin
        Lam_bufB3a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB3b_ce0 = 1'b1;
    end else begin
        Lam_bufB3b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB3b_ce1 = 1'b1;
    end else begin
        Lam_bufB3b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB4_ce0 = 1'b1;
    end else begin
        Lam_bufB4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB4_ce1 = 1'b1;
    end else begin
        Lam_bufB4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB6_ce0 = 1'b1;
    end else begin
        Lam_bufB6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB6_ce1 = 1'b1;
    end else begin
        Lam_bufB6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB7a_ce0 = 1'b1;
    end else begin
        Lam_bufB7a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB7a_ce1 = 1'b1;
    end else begin
        Lam_bufB7a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB7b_ce0 = 1'b1;
    end else begin
        Lam_bufB7b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB7b_ce1 = 1'b1;
    end else begin
        Lam_bufB7b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB9a_ce0 = 1'b1;
    end else begin
        Lam_bufB9a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB9a_ce1 = 1'b1;
    end else begin
        Lam_bufB9a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB9b_ce0 = 1'b1;
    end else begin
        Lam_bufB9b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB9b_ce1 = 1'b1;
    end else begin
        Lam_bufB9b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB_ce0 = 1'b1;
    end else begin
        Lam_bufB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB_ce1 = 1'b1;
    end else begin
        Lam_bufB_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevA_ce0 = 1'b1;
    end else begin
        SpEtaPrevA_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevAa_ce0 = 1'b1;
    end else begin
        SpEtaPrevAa_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevB_ce0 = 1'b1;
    end else begin
        SpEtaPrevB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevBa_ce0 = 1'b1;
    end else begin
        SpEtaPrevBa_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevC_ce0 = 1'b1;
    end else begin
        SpEtaPrevC_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevD_ce0 = 1'b1;
    end else begin
        SpEtaPrevD_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevDa_ce0 = 1'b1;
    end else begin
        SpEtaPrevDa_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevE_ce0 = 1'b1;
    end else begin
        SpEtaPrevE_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevEa_ce0 = 1'b1;
    end else begin
        SpEtaPrevEa_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        SpEtaPrev_ce0 = 1'b1;
    end else begin
        SpEtaPrev_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0)) | (~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_pipeline_idle_pp0 = 1'b1;
    end else begin
        ap_pipeline_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx3_1024_12_ce0 = 1'b1;
    end else begin
        varinx3_1024_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx3_1024_12_ce1 = 1'b1;
    end else begin
        varinx3_1024_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx3_4096_12_ce0 = 1'b1;
    end else begin
        varinx3_4096_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx3_4096_12_ce1 = 1'b1;
    end else begin
        varinx3_4096_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6A_1024_a_ce0 = 1'b1;
    end else begin
        varinx6A_1024_a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6A_1024_a_ce1 = 1'b1;
    end else begin
        varinx6A_1024_a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6A_1024_b_ce0 = 1'b1;
    end else begin
        varinx6A_1024_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6A_1024_b_ce1 = 1'b1;
    end else begin
        varinx6A_1024_b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6A_4096_a_ce0 = 1'b1;
    end else begin
        varinx6A_4096_a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6A_4096_a_ce1 = 1'b1;
    end else begin
        varinx6A_4096_a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6A_4096_b_ce0 = 1'b1;
    end else begin
        varinx6A_4096_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6A_4096_b_ce1 = 1'b1;
    end else begin
        varinx6A_4096_b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6B_1024_a_ce0 = 1'b1;
    end else begin
        varinx6B_1024_a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6B_1024_a_ce1 = 1'b1;
    end else begin
        varinx6B_1024_a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6B_1024_b_ce0 = 1'b1;
    end else begin
        varinx6B_1024_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6B_1024_b_ce1 = 1'b1;
    end else begin
        varinx6B_1024_b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6B_4096_a_ce0 = 1'b1;
    end else begin
        varinx6B_4096_a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6B_4096_a_ce1 = 1'b1;
    end else begin
        varinx6B_4096_a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6B_4096_b_ce0 = 1'b1;
    end else begin
        varinx6B_4096_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        varinx6B_4096_b_ce1 = 1'b1;
    end else begin
        varinx6B_4096_b_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Lam_buf2_address0 = tmp_760_fu_2219_p1;

assign Lam_buf2_address1 = tmp_769_fu_2307_p1;

assign Lam_buf4_address0 = tmp_763_fu_2251_p1;

assign Lam_buf4_address1 = tmp_772_fu_2339_p1;

assign Lam_buf4a_address0 = tmp_766_fu_2275_p1;

assign Lam_buf4a_address1 = tmp_775_fu_2363_p1;

assign Lam_buf6_address0 = tmp_1520_cast_fu_2262_p1;

assign Lam_buf6_address1 = tmp_1529_cast_fu_2350_p1;

assign Lam_buf6a_address0 = tmp_1523_cast_fu_2286_p1;

assign Lam_buf6a_address1 = tmp_1532_cast_fu_2374_p1;

assign Lam_buf8_address0 = tmp_1517_cast_fu_2230_p1;

assign Lam_buf8_address1 = tmp_1526_cast_fu_2318_p1;

assign Lam_bufA1_address0 = tmp_781_fu_2451_p1;

assign Lam_bufA1_address1 = tmp_800_fu_2627_p1;

assign Lam_bufA2a_address0 = tmp_1548_cast_fu_2486_p1;

assign Lam_bufA2a_address1 = tmp_1566_cast_fu_2662_p1;

assign Lam_bufA3_address0 = tmp_784_fu_2475_p1;

assign Lam_bufA3_address1 = tmp_802_fu_2651_p1;

assign Lam_bufA4a_address0 = tmp_787_fu_2507_p1;

assign Lam_bufA4a_address1 = tmp_804_fu_2683_p1;

assign Lam_bufA4b_address0 = tmp_790_fu_2539_p1;

assign Lam_bufA4b_address1 = tmp_806_fu_2715_p1;

assign Lam_bufA4c_address0 = tmp_796_fu_2563_p1;

assign Lam_bufA4c_address1 = tmp_808_fu_2739_p1;

assign Lam_bufA6_address0 = tmp_1551_cast_fu_2518_p1;

assign Lam_bufA6_address1 = tmp_1569_cast_fu_2694_p1;

assign Lam_bufA6b_address0 = tmp_1554_cast_fu_2550_p1;

assign Lam_bufA6b_address1 = tmp_1572_cast_fu_2726_p1;

assign Lam_bufA6c_address0 = tmp_1557_cast_fu_2574_p1;

assign Lam_bufA6c_address1 = tmp_1575_cast_fu_2750_p1;

assign Lam_bufAa_address0 = tmp_778_fu_2419_p1;

assign Lam_bufAa_address1 = tmp_798_fu_2595_p1;

assign Lam_bufAb_address0 = tmp_1542_cast_fu_2430_p1;

assign Lam_bufAb_address1 = tmp_1560_cast_fu_2606_p1;

assign Lam_bufAc_address0 = tmp_1545_cast_fu_2462_p1;

assign Lam_bufAc_address1 = tmp_1563_cast_fu_2638_p1;

assign Lam_bufB10_address0 = tmp_1606_cast_fu_2931_p1;

assign Lam_bufB10_address1 = tmp_1624_cast_fu_3107_p1;

assign Lam_bufB1a_address0 = tmp_813_fu_2808_p1;

assign Lam_bufB1a_address1 = tmp_825_fu_2984_p1;

assign Lam_bufB1b_address0 = tmp_815_fu_2832_p1;

assign Lam_bufB1b_address1 = tmp_827_fu_3008_p1;

assign Lam_bufB3a_address0 = tmp_817_fu_2864_p1;

assign Lam_bufB3a_address1 = tmp_829_fu_3040_p1;

assign Lam_bufB3b_address0 = tmp_819_fu_2896_p1;

assign Lam_bufB3b_address1 = tmp_831_fu_3072_p1;

assign Lam_bufB4_address0 = tmp_821_fu_2920_p1;

assign Lam_bufB4_address1 = tmp_833_fu_3096_p1;

assign Lam_bufB6_address0 = tmp_1591_cast_fu_2787_p1;

assign Lam_bufB6_address1 = tmp_1609_cast_fu_2963_p1;

assign Lam_bufB7a_address0 = tmp_1594_cast_fu_2819_p1;

assign Lam_bufB7a_address1 = tmp_1612_cast_fu_2995_p1;

assign Lam_bufB7b_address0 = tmp_1597_cast_fu_2843_p1;

assign Lam_bufB7b_address1 = tmp_1615_cast_fu_3019_p1;

assign Lam_bufB9a_address0 = tmp_1600_cast_fu_2875_p1;

assign Lam_bufB9a_address1 = tmp_1618_cast_fu_3051_p1;

assign Lam_bufB9b_address0 = tmp_1603_cast_fu_2907_p1;

assign Lam_bufB9b_address1 = tmp_1621_cast_fu_3083_p1;

assign Lam_bufB_address0 = tmp_811_fu_2776_p1;

assign Lam_bufB_address1 = tmp_823_fu_2952_p1;

assign SpEtaPrevA_address0 = tmp_810_fu_2755_p1;

assign SpEtaPrevA_two_V_loa_fu_3301_p4 = {{SpEtaPrevA_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevAa_address0 = tmp_810_fu_2755_p1;

assign SpEtaPrevAa_five_V_l_fu_3325_p4 = {{SpEtaPrevAa_q0[ap_const_lv32_17 : ap_const_lv32_10]}};

assign SpEtaPrevAa_four_V_l_fu_3315_p4 = {{SpEtaPrevAa_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevAa_six_V_lo_fu_3335_p4 = {{SpEtaPrevAa_q0[ap_const_lv32_1F : ap_const_lv32_18]}};

assign SpEtaPrevB_address0 = tmp_835_fu_3112_p1;

assign SpEtaPrevB_two_V_loa_fu_3481_p4 = {{SpEtaPrevB_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevBa_address0 = tmp_835_fu_3112_p1;

assign SpEtaPrevBa_five_V_l_fu_3505_p4 = {{SpEtaPrevBa_q0[ap_const_lv32_17 : ap_const_lv32_10]}};

assign SpEtaPrevBa_four_V_l_fu_3495_p4 = {{SpEtaPrevBa_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevBa_six_V_lo_fu_3515_p4 = {{SpEtaPrevBa_q0[ap_const_lv32_1F : ap_const_lv32_18]}};

assign SpEtaPrevC_address0 = tmp_758_reg_4475;

assign SpEtaPrevC_three_V_l_fu_3203_p4 = {{SpEtaPrevC_q0[ap_const_lv32_17 : ap_const_lv32_10]}};

assign SpEtaPrevC_two_V_loa_fu_3193_p4 = {{SpEtaPrevC_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevD_address0 = tmp_758_reg_4475;

assign SpEtaPrevD_two_V_loa_fu_3349_p4 = {{SpEtaPrevD_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevDa_address0 = tmp_758_reg_4475;

assign SpEtaPrevDa_five_V_l_fu_3373_p4 = {{SpEtaPrevDa_q0[ap_const_lv32_17 : ap_const_lv32_10]}};

assign SpEtaPrevDa_four_V_l_fu_3363_p4 = {{SpEtaPrevDa_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevDa_six_V_lo_fu_3383_p4 = {{SpEtaPrevDa_q0[ap_const_lv32_1F : ap_const_lv32_18]}};

assign SpEtaPrevE_address0 = tmp_758_reg_4475;

assign SpEtaPrevE_two_V_loa_fu_3529_p4 = {{SpEtaPrevE_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevEa_address0 = tmp_758_reg_4475;

assign SpEtaPrevEa_five_V_l_fu_3553_p4 = {{SpEtaPrevEa_q0[ap_const_lv32_17 : ap_const_lv32_10]}};

assign SpEtaPrevEa_four_V_l_fu_3543_p4 = {{SpEtaPrevEa_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevEa_six_V_lo_fu_3563_p4 = {{SpEtaPrevEa_q0[ap_const_lv32_1F : ap_const_lv32_18]}};

assign SpEtaPrev_address0 = tmp_s_fu_1244_p1;

assign a18A2_cast_fu_1431_p1 = $signed(tmp_873_fu_1427_p1);

assign a18A2_fu_2011_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? a18A2_cast_fu_1431_p1 : tmp_889_fu_1739_p1);

assign a18A_cast_fu_1359_p1 = $signed(tmp_861_fu_1355_p1);

assign a18A_fu_1947_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? a18A_cast_fu_1359_p1 : tmp_887_fu_1691_p1);

assign a18B2_cast_fu_1575_p1 = $signed(tmp_881_fu_1571_p1);

assign a18B2_fu_2139_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? a18B2_cast_fu_1575_p1 : tmp_893_fu_1835_p1);

assign a18B_cast_fu_1503_p1 = $signed(tmp_877_fu_1499_p1);

assign a18B_fu_2075_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? a18B_cast_fu_1503_p1 : tmp_891_fu_1787_p1);

assign a_cast_fu_1287_p1 = $signed(tmp_849_fu_1283_p1);

assign a_fu_1883_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? a_cast_fu_1287_p1 : tmp_885_fu_1643_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_0];

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = eTab_0_write_assign_reg_4584;

assign ap_return_1 = eTab_1_write_assign_reg_4589;

assign ap_return_10 = eTabA_1_write_assig_reg_4619;

assign ap_return_11 = eTabA_2_write_assig_fu_3123_p1;

assign ap_return_12 = eTabA_3_write_assig_reg_4629;

assign ap_return_13 = eTabA_4_write_assig_reg_4634;

assign ap_return_14 = eTabA_5_write_assig_fu_3126_p1;

assign ap_return_15 = lTabA_0_write_assig_fu_3213_p3;

assign ap_return_16 = lTabA_1_write_assig_fu_3220_p3;

assign ap_return_17 = lTabA_2_write_assig_fu_3227_p3;

assign ap_return_18 = lTabA_3_write_assig_fu_3234_p3;

assign ap_return_19 = lTabA_4_write_assig_fu_3241_p3;

assign ap_return_2 = eTab_2_write_assign_fu_3117_p1;

assign ap_return_20 = lTabA_5_write_assig_fu_3248_p3;

assign ap_return_21 = pTabA_0_write_assig_2_fu_3624_p1;

assign ap_return_22 = pTabA_1_write_assig_2_fu_3636_p1;

assign ap_return_23 = pTabA_2_write_assig_2_fu_3648_p1;

assign ap_return_24 = pTabA_3_write_assig_2_fu_3660_p1;

assign ap_return_25 = pTabA_4_write_assig_2_fu_3672_p1;

assign ap_return_26 = pTabA_5_write_assig_2_fu_3684_p1;

assign ap_return_27 = eTabB_0_write_assig_reg_4674;

assign ap_return_28 = eTabB_1_write_assig_reg_4679;

assign ap_return_29 = eTabB_2_write_assig_fu_3135_p1;

assign ap_return_3 = lTab_0_write_assign_fu_3147_p3;

assign ap_return_30 = eTabB_3_write_assig_reg_4689;

assign ap_return_31 = eTabB_4_write_assig_reg_4694;

assign ap_return_32 = eTabB_5_write_assig_fu_3138_p1;

assign ap_return_33 = lTabB_0_write_assig_fu_3393_p3;

assign ap_return_34 = lTabB_1_write_assig_fu_3400_p3;

assign ap_return_35 = lTabB_2_write_assig_fu_3407_p3;

assign ap_return_36 = lTabB_3_write_assig_fu_3414_p3;

assign ap_return_37 = lTabB_4_write_assig_fu_3421_p3;

assign ap_return_38 = lTabB_5_write_assig_fu_3428_p3;

assign ap_return_39 = pTabB_0_write_assig_2_fu_3696_p1;

assign ap_return_4 = lTab_1_write_assign_fu_3154_p3;

assign ap_return_40 = pTabB_1_write_assig_2_fu_3708_p1;

assign ap_return_41 = pTabB_2_write_assig_2_fu_3720_p1;

assign ap_return_42 = pTabB_3_write_assig_2_fu_3732_p1;

assign ap_return_43 = pTabB_4_write_assig_2_fu_3744_p1;

assign ap_return_44 = pTabB_5_write_assig_2_fu_3756_p1;

assign ap_return_45 = eTabE_0_write_assig_reg_4599;

assign ap_return_46 = eTabE_1_write_assig_reg_4604;

assign ap_return_47 = eTabE_2_write_assig_fu_3120_p1;

assign ap_return_48 = lTabE_0_write_assig_fu_3168_p3;

assign ap_return_49 = lTabE_1_write_assig_fu_3175_p3;

assign ap_return_5 = lTab_2_write_assign_fu_3161_p3;

assign ap_return_50 = lTabE_2_write_assig_fu_3182_p3;

assign ap_return_51 = pTabE_0_write_assig_2_fu_3792_p1;

assign ap_return_52 = pTabE_1_write_assig_2_fu_3780_p1;

assign ap_return_53 = pTabE_2_write_assig_2_fu_3768_p1;

assign ap_return_54 = eTabF_0_write_assig_reg_4644;

assign ap_return_55 = eTabF_1_write_assig_reg_4649;

assign ap_return_56 = eTabF_2_write_assig_fu_3129_p1;

assign ap_return_57 = eTabF_3_write_assig_reg_4659;

assign ap_return_58 = eTabF_4_write_assig_reg_4664;

assign ap_return_59 = eTabF_5_write_assig_fu_3132_p1;

assign ap_return_6 = pTab_0_write_assign_2_fu_3612_p1;

assign ap_return_60 = lTabF_0_write_assig_fu_3255_p3;

assign ap_return_61 = lTabF_1_write_assig_fu_3262_p3;

assign ap_return_62 = lTabF_2_write_assig_fu_3269_p3;

assign ap_return_63 = lTabF_3_write_assig_fu_3276_p3;

assign ap_return_64 = lTabF_4_write_assig_fu_3283_p3;

assign ap_return_65 = lTabF_5_write_assig_fu_3290_p3;

assign ap_return_66 = pTabF_0_write_assig_2_fu_3864_p1;

assign ap_return_67 = pTabF_1_write_assig_2_fu_3852_p1;

assign ap_return_68 = pTabF_2_write_assig_2_fu_3840_p1;

assign ap_return_69 = pTabF_3_write_assig_2_fu_3828_p1;

assign ap_return_7 = pTab_1_write_assign_2_fu_3601_p1;

assign ap_return_70 = pTabF_4_write_assig_2_fu_3816_p1;

assign ap_return_71 = pTabF_5_write_assig_2_fu_3804_p1;

assign ap_return_72 = eTabG_0_write_assig_reg_4704;

assign ap_return_73 = eTabG_1_write_assig_reg_4709;

assign ap_return_74 = eTabG_2_write_assig_fu_3141_p1;

assign ap_return_75 = eTabG_3_write_assig_reg_4719;

assign ap_return_76 = eTabG_4_write_assig_reg_4724;

assign ap_return_77 = eTabG_5_write_assig_fu_3144_p1;

assign ap_return_78 = lTabG_0_write_assig_fu_3435_p3;

assign ap_return_79 = lTabG_1_write_assig_fu_3442_p3;

assign ap_return_8 = pTab_2_write_assign_2_fu_3590_p1;

assign ap_return_80 = lTabG_2_write_assig_fu_3449_p3;

assign ap_return_81 = lTabG_3_write_assig_fu_3456_p3;

assign ap_return_82 = lTabG_4_write_assig_fu_3463_p3;

assign ap_return_83 = lTabG_5_write_assig_fu_3470_p3;

assign ap_return_84 = pTabG_0_write_assig_2_fu_3876_p1;

assign ap_return_85 = pTabG_1_write_assig_2_fu_3888_p1;

assign ap_return_86 = pTabG_2_write_assig_2_fu_3900_p1;

assign ap_return_87 = pTabG_3_write_assig_2_fu_3912_p1;

assign ap_return_88 = pTabG_4_write_assig_2_fu_3924_p1;

assign ap_return_89 = pTabG_5_write_assig_2_fu_3936_p1;

assign ap_return_9 = eTabA_0_write_assig_reg_4614;

assign b18A2_cast_fu_1445_p1 = $signed(varinx6A_1024_a_inx2_1_fu_1435_p4);

assign b18A2_fu_2023_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? b18A2_cast_fu_1445_p1 : varinx6A_4096_a_inx2_1_fu_1743_p4);

assign b18A_cast_fu_1373_p1 = $signed(varinx6A_1024_a_inx2_fu_1363_p4);

assign b18A_fu_1959_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? b18A_cast_fu_1373_p1 : varinx6A_4096_a_inx2_1_1_fu_1695_p4);

assign b18B2_cast_fu_1589_p1 = $signed(varinx6B_1024_a_inx2_1_fu_1579_p4);

assign b18B2_fu_2151_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? b18B2_cast_fu_1589_p1 : varinx6B_4096_a_inx2_1_fu_1839_p4);

assign b18B_cast_fu_1517_p1 = $signed(varinx6B_1024_a_inx2_fu_1507_p4);

assign b18B_fu_2087_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? b18B_cast_fu_1517_p1 : varinx6B_4096_a_inx2_1_1_fu_1791_p4);

assign b_cast_fu_1301_p1 = $signed(varinx3_1024_12_inx2_fu_1291_p4);

assign b_fu_1895_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? b_cast_fu_1301_p1 : varinx3_4096_12_inx2_1_1_fu_1647_p4);

assign c18A2_cast_cast_fu_1459_p1 = tmp_874_fu_1449_p4;

assign c18A2_fu_2035_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? c18A2_cast_cast_fu_1459_p1 : tmp_786_fu_1753_p4);

assign c18A_cast_cast_fu_1387_p1 = tmp_864_fu_1377_p4;

assign c18A_fu_1971_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? c18A_cast_cast_fu_1387_p1 : tmp_780_fu_1705_p4);

assign c18B2_cast_cast_fu_1603_p1 = tmp_882_fu_1593_p4;

assign c18B2_fu_2163_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? c18B2_cast_cast_fu_1603_p1 : tmp_794_fu_1849_p4);

assign c18B_cast_cast_fu_1531_p1 = tmp_878_fu_1521_p4;

assign c18B_fu_2099_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? c18B_cast_cast_fu_1531_p1 : tmp_792_fu_1801_p4);

assign c_cast_cast_fu_1315_p1 = tmp_852_fu_1305_p4;

assign c_fu_1907_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? c_cast_cast_fu_1315_p1 : tmp_774_fu_1657_p4);

assign d18A2_cast_fu_1467_p1 = $signed(tmp_875_fu_1463_p1);

assign d18A2_fu_2043_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? d18A2_cast_fu_1467_p1 : tmp_890_fu_1763_p1);

assign d18A_cast_fu_1395_p1 = $signed(tmp_867_fu_1391_p1);

assign d18A_fu_1979_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? d18A_cast_fu_1395_p1 : tmp_888_fu_1715_p1);

assign d18B2_cast_fu_1611_p1 = $signed(tmp_883_fu_1607_p1);

assign d18B2_fu_2171_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? d18B2_cast_fu_1611_p1 : tmp_894_fu_1859_p1);

assign d18B_cast_fu_1539_p1 = $signed(tmp_879_fu_1535_p1);

assign d18B_fu_2107_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? d18B_cast_fu_1539_p1 : tmp_892_fu_1811_p1);

assign d_cast_fu_1323_p1 = $signed(tmp_855_fu_1319_p1);

assign d_fu_1915_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? d_cast_fu_1323_p1 : tmp_886_fu_1667_p1);

assign e18A2_cast_fu_1481_p1 = $signed(varinx6A_1024_b_inx2_1_fu_1471_p4);

assign e18A2_fu_2055_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? e18A2_cast_fu_1481_p1 : varinx6A_4096_b_inx2_1_fu_1767_p4);

assign e18A_cast_fu_1409_p1 = $signed(varinx6A_1024_b_inx2_fu_1399_p4);

assign e18A_fu_1991_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? e18A_cast_fu_1409_p1 : varinx6A_4096_b_inx2_1_1_fu_1719_p4);

assign e18B2_cast_fu_1625_p1 = $signed(varinx6B_1024_b_inx2_1_fu_1615_p4);

assign e18B2_fu_2183_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? e18B2_cast_fu_1625_p1 : varinx6B_4096_b_inx2_1_fu_1863_p4);

assign e18B_cast_fu_1553_p1 = $signed(varinx6B_1024_b_inx2_fu_1543_p4);

assign e18B_fu_2119_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? e18B_cast_fu_1553_p1 : varinx6B_4096_b_inx2_1_1_fu_1815_p4);

assign eTabA_0_write_assig_fu_1955_p1 = $signed(a18A_fu_1947_p3);

assign eTabA_1_write_assig_fu_1967_p1 = $signed(b18A_fu_1959_p3);

assign eTabA_2_write_assig_fu_3123_p1 = c18A_reg_4624;

assign eTabA_3_write_assig_fu_1987_p1 = $signed(d18A_fu_1979_p3);

assign eTabA_4_write_assig_fu_1999_p1 = $signed(e18A_fu_1991_p3);

assign eTabA_5_write_assig_fu_3126_p1 = f18A_reg_4639;

assign eTabB_0_write_assig_fu_2083_p1 = $signed(a18B_fu_2075_p3);

assign eTabB_1_write_assig_fu_2095_p1 = $signed(b18B_fu_2087_p3);

assign eTabB_2_write_assig_fu_3135_p1 = c18B_reg_4684;

assign eTabB_3_write_assig_fu_2115_p1 = $signed(d18B_fu_2107_p3);

assign eTabB_4_write_assig_fu_2127_p1 = $signed(e18B_fu_2119_p3);

assign eTabB_5_write_assig_fu_3138_p1 = f18B_reg_4699;

assign eTabE_0_write_assig_fu_1923_p1 = $signed(d_fu_1915_p3);

assign eTabE_1_write_assig_fu_1935_p1 = $signed(e_fu_1927_p3);

assign eTabE_2_write_assig_fu_3120_p1 = f_reg_4609;

assign eTabF_0_write_assig_fu_2019_p1 = $signed(a18A2_fu_2011_p3);

assign eTabF_1_write_assig_fu_2031_p1 = $signed(b18A2_fu_2023_p3);

assign eTabF_2_write_assig_fu_3129_p1 = c18A2_reg_4654;

assign eTabF_3_write_assig_fu_2051_p1 = $signed(d18A2_fu_2043_p3);

assign eTabF_4_write_assig_fu_2063_p1 = $signed(e18A2_fu_2055_p3);

assign eTabF_5_write_assig_fu_3132_p1 = f18A2_reg_4669;

assign eTabG_0_write_assig_fu_2147_p1 = $signed(a18B2_fu_2139_p3);

assign eTabG_1_write_assig_fu_2159_p1 = $signed(b18B2_fu_2151_p3);

assign eTabG_2_write_assig_fu_3141_p1 = c18B2_reg_4714;

assign eTabG_3_write_assig_fu_2179_p1 = $signed(d18B2_fu_2171_p3);

assign eTabG_4_write_assig_fu_2191_p1 = $signed(e18B2_fu_2183_p3);

assign eTabG_5_write_assig_fu_3144_p1 = f18B2_reg_4729;

assign eTab_0_write_assign_fu_1891_p1 = $signed(a_fu_1883_p3);

assign eTab_1_write_assign_fu_1903_p1 = $signed(b_fu_1895_p3);

assign eTab_2_write_assign_fu_3117_p1 = c_reg_4594;

assign e_cast_fu_1337_p1 = $signed(varinx3_1024_12_inx2_1_fu_1327_p4);

assign e_fu_1927_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? e_cast_fu_1337_p1 : varinx3_4096_12_inx2_1_fu_1671_p4);

assign f18A2_cast_cast_fu_1495_p1 = tmp_876_fu_1485_p4;

assign f18A2_fu_2067_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? f18A2_cast_cast_fu_1495_p1 : tmp_789_fu_1777_p4);

assign f18A_cast_cast_fu_1423_p1 = tmp_872_fu_1413_p4;

assign f18A_fu_2003_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? f18A_cast_cast_fu_1423_p1 : tmp_783_fu_1729_p4);

assign f18B2_cast_cast_fu_1639_p1 = tmp_884_fu_1629_p4;

assign f18B2_fu_2195_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? f18B2_cast_cast_fu_1639_p1 : tmp_795_fu_1873_p4);

assign f18B_cast_cast_fu_1567_p1 = tmp_880_fu_1557_p4;

assign f18B_fu_2131_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? f18B_cast_cast_fu_1567_p1 : tmp_793_fu_1825_p4);

assign f_cast_cast_fu_1351_p1 = tmp_858_fu_1341_p4;

assign f_fu_1939_p3 = ((tmp_fu_1277_p2[0:0] === 1'b1) ? f_cast_cast_fu_1351_p1 : tmp_777_fu_1681_p4);

assign icmp16_fu_2245_p2 = ((tmp_896_fu_2235_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp20_fu_2301_p2 = ((tmp_898_fu_2291_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp23_fu_2333_p2 = ((tmp_899_fu_2323_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp29_fu_2413_p2 = ((tmp_903_fu_2403_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp30_fu_2445_p2 = ((tmp_904_fu_2435_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp31_fu_2501_p2 = ((tmp_906_fu_2491_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp32_fu_2533_p2 = ((tmp_907_fu_2523_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp33_fu_2589_p2 = ((tmp_909_fu_2579_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp34_fu_2621_p2 = ((tmp_910_fu_2611_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp35_fu_2677_p2 = ((tmp_912_fu_2667_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp36_fu_2709_p2 = ((tmp_913_fu_2699_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp37_fu_2770_p2 = ((tmp_919_fu_2760_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp38_fu_2802_p2 = ((tmp_920_fu_2792_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp39_fu_2858_p2 = ((tmp_922_fu_2848_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp40_fu_2890_p2 = ((tmp_923_fu_2880_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp41_fu_2946_p2 = ((tmp_925_fu_2936_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp42_fu_2978_p2 = ((tmp_926_fu_2968_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp43_fu_3034_p2 = ((tmp_928_fu_3024_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp44_fu_3066_p2 = ((tmp_929_fu_3056_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp_fu_2213_p2 = ((tmp_895_fu_2203_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign inx1_fu_1238_p2 = (ap_const_lv16_1 + num_nt);

assign lTabA_0_write_assig_fu_3213_p3 = ((icmp29_reg_4844[0:0] === 1'b1) ? Lam_bufAa_q0 : Lam_bufAb_q0);

assign lTabA_1_write_assig_fu_3220_p3 = ((icmp30_reg_4859[0:0] === 1'b1) ? Lam_bufA1_q0 : Lam_bufAc_q0);

assign lTabA_2_write_assig_fu_3227_p3 = ((tmp_905_reg_4874[0:0] === 1'b1) ? Lam_bufA2a_q0 : Lam_bufA3_q0);

assign lTabA_3_write_assig_fu_3234_p3 = ((icmp31_reg_4889[0:0] === 1'b1) ? Lam_bufA4a_q0 : Lam_bufA6_q0);

assign lTabA_4_write_assig_fu_3241_p3 = ((icmp32_reg_4904[0:0] === 1'b1) ? Lam_bufA4b_q0 : Lam_bufA6b_q0);

assign lTabA_5_write_assig_fu_3248_p3 = ((tmp_908_reg_4919[0:0] === 1'b1) ? Lam_bufA6c_q0 : Lam_bufA4c_q0);

assign lTabB_0_write_assig_fu_3393_p3 = ((icmp37_reg_5044[0:0] === 1'b1) ? Lam_bufB_q0 : Lam_bufB6_q0);

assign lTabB_1_write_assig_fu_3400_p3 = ((icmp38_reg_5059[0:0] === 1'b1) ? Lam_bufB1a_q0 : Lam_bufB7a_q0);

assign lTabB_2_write_assig_fu_3407_p3 = ((tmp_921_reg_5074[0:0] === 1'b1) ? Lam_bufB7b_q0 : Lam_bufB1b_q0);

assign lTabB_3_write_assig_fu_3414_p3 = ((icmp39_reg_5089[0:0] === 1'b1) ? Lam_bufB3a_q0 : Lam_bufB9a_q0);

assign lTabB_4_write_assig_fu_3421_p3 = ((icmp40_reg_5104[0:0] === 1'b1) ? Lam_bufB3b_q0 : Lam_bufB9b_q0);

assign lTabB_5_write_assig_fu_3428_p3 = ((tmp_924_reg_5119[0:0] === 1'b1) ? Lam_bufB10_q0 : Lam_bufB4_q0);

assign lTabE_0_write_assig_fu_3168_p3 = ((icmp20_reg_4779[0:0] === 1'b1) ? Lam_buf2_q1 : Lam_buf8_q1);

assign lTabE_1_write_assig_fu_3175_p3 = ((icmp23_reg_4794[0:0] === 1'b1) ? Lam_buf4_q1 : Lam_buf6_q1);

assign lTabE_2_write_assig_fu_3182_p3 = ((tmp_900_reg_4809[0:0] === 1'b1) ? Lam_buf6a_q1 : Lam_buf4a_q1);

assign lTabF_0_write_assig_fu_3255_p3 = ((icmp33_reg_4934[0:0] === 1'b1) ? Lam_bufAa_q1 : Lam_bufAb_q1);

assign lTabF_1_write_assig_fu_3262_p3 = ((icmp34_reg_4949[0:0] === 1'b1) ? Lam_bufA1_q1 : Lam_bufAc_q1);

assign lTabF_2_write_assig_fu_3269_p3 = ((tmp_911_reg_4964[0:0] === 1'b1) ? Lam_bufA2a_q1 : Lam_bufA3_q1);

assign lTabF_3_write_assig_fu_3276_p3 = ((icmp35_reg_4979[0:0] === 1'b1) ? Lam_bufA4a_q1 : Lam_bufA6_q1);

assign lTabF_4_write_assig_fu_3283_p3 = ((icmp36_reg_4994[0:0] === 1'b1) ? Lam_bufA4b_q1 : Lam_bufA6b_q1);

assign lTabF_5_write_assig_fu_3290_p3 = ((tmp_914_reg_5009[0:0] === 1'b1) ? Lam_bufA6c_q1 : Lam_bufA4c_q1);

assign lTabG_0_write_assig_fu_3435_p3 = ((icmp41_reg_5134[0:0] === 1'b1) ? Lam_bufB_q1 : Lam_bufB6_q1);

assign lTabG_1_write_assig_fu_3442_p3 = ((icmp42_reg_5149[0:0] === 1'b1) ? Lam_bufB1a_q1 : Lam_bufB7a_q1);

assign lTabG_2_write_assig_fu_3449_p3 = ((tmp_927_reg_5164[0:0] === 1'b1) ? Lam_bufB7b_q1 : Lam_bufB1b_q1);

assign lTabG_3_write_assig_fu_3456_p3 = ((icmp43_reg_5179[0:0] === 1'b1) ? Lam_bufB3a_q1 : Lam_bufB9a_q1);

assign lTabG_4_write_assig_fu_3463_p3 = ((icmp44_reg_5194[0:0] === 1'b1) ? Lam_bufB3b_q1 : Lam_bufB9b_q1);

assign lTabG_5_write_assig_fu_3470_p3 = ((tmp_930_reg_5209[0:0] === 1'b1) ? Lam_bufB10_q1 : Lam_bufB4_q1);

assign lTab_0_write_assign_fu_3147_p3 = ((icmp_reg_4734[0:0] === 1'b1) ? Lam_buf2_q0 : Lam_buf8_q0);

assign lTab_1_write_assign_fu_3154_p3 = ((icmp16_reg_4749[0:0] === 1'b1) ? Lam_buf4_q0 : Lam_buf6_q0);

assign lTab_2_write_assign_fu_3161_p3 = ((tmp_897_reg_4764[0:0] === 1'b1) ? Lam_buf6a_q0 : Lam_buf4a_q0);

assign pTabA_0_write_assig_2_fu_3624_p1 = $signed(pTabA_0_write_assig_fu_3616_p3);

assign pTabA_0_write_assig_fu_3616_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_915_fu_3297_p1);

assign pTabA_1_write_assig_2_fu_3636_p1 = $signed(pTabA_1_write_assig_fu_3628_p3);

assign pTabA_1_write_assig_fu_3628_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevA_two_V_loa_fu_3301_p4);

assign pTabA_2_write_assig_2_fu_3648_p1 = $signed(pTabA_2_write_assig_fu_3640_p3);

assign pTabA_2_write_assig_fu_3640_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_916_fu_3311_p1);

assign pTabA_3_write_assig_2_fu_3660_p1 = $signed(pTabA_3_write_assig_fu_3652_p3);

assign pTabA_3_write_assig_fu_3652_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevAa_four_V_l_fu_3315_p4);

assign pTabA_4_write_assig_2_fu_3672_p1 = $signed(pTabA_4_write_assig_fu_3664_p3);

assign pTabA_4_write_assig_fu_3664_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevAa_five_V_l_fu_3325_p4);

assign pTabA_5_write_assig_2_fu_3684_p1 = $signed(pTabA_5_write_assig_fu_3676_p3);

assign pTabA_5_write_assig_fu_3676_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevAa_six_V_lo_fu_3335_p4);

assign pTabB_0_write_assig_2_fu_3696_p1 = $signed(pTabB_0_write_assig_fu_3688_p3);

assign pTabB_0_write_assig_fu_3688_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_931_fu_3477_p1);

assign pTabB_1_write_assig_2_fu_3708_p1 = $signed(pTabB_1_write_assig_fu_3700_p3);

assign pTabB_1_write_assig_fu_3700_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevB_two_V_loa_fu_3481_p4);

assign pTabB_2_write_assig_2_fu_3720_p1 = $signed(pTabB_2_write_assig_fu_3712_p3);

assign pTabB_2_write_assig_fu_3712_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_932_fu_3491_p1);

assign pTabB_3_write_assig_2_fu_3732_p1 = $signed(pTabB_3_write_assig_fu_3724_p3);

assign pTabB_3_write_assig_fu_3724_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevBa_four_V_l_fu_3495_p4);

assign pTabB_4_write_assig_2_fu_3744_p1 = $signed(pTabB_4_write_assig_fu_3736_p3);

assign pTabB_4_write_assig_fu_3736_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevBa_five_V_l_fu_3505_p4);

assign pTabB_5_write_assig_2_fu_3756_p1 = $signed(pTabB_5_write_assig_fu_3748_p3);

assign pTabB_5_write_assig_fu_3748_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevBa_six_V_lo_fu_3515_p4);

assign pTabE_0_write_assig_2_fu_3792_p1 = $signed(pTabE_0_write_assig_fu_3784_p3);

assign pTabE_0_write_assig_fu_3784_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_902_fu_3189_p1);

assign pTabE_1_write_assig_2_fu_3780_p1 = $signed(pTabE_1_write_assig_fu_3772_p3);

assign pTabE_1_write_assig_fu_3772_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevC_two_V_loa_fu_3193_p4);

assign pTabE_2_write_assig_2_fu_3768_p1 = $signed(pTabE_2_write_assig_fu_3760_p3);

assign pTabE_2_write_assig_fu_3760_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevC_three_V_l_fu_3203_p4);

assign pTabF_0_write_assig_2_fu_3864_p1 = $signed(pTabF_0_write_assig_fu_3856_p3);

assign pTabF_0_write_assig_fu_3856_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_917_fu_3345_p1);

assign pTabF_1_write_assig_2_fu_3852_p1 = $signed(pTabF_1_write_assig_fu_3844_p3);

assign pTabF_1_write_assig_fu_3844_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevD_two_V_loa_fu_3349_p4);

assign pTabF_2_write_assig_2_fu_3840_p1 = $signed(pTabF_2_write_assig_fu_3832_p3);

assign pTabF_2_write_assig_fu_3832_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_918_fu_3359_p1);

assign pTabF_3_write_assig_2_fu_3828_p1 = $signed(pTabF_3_write_assig_fu_3820_p3);

assign pTabF_3_write_assig_fu_3820_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevDa_four_V_l_fu_3363_p4);

assign pTabF_4_write_assig_2_fu_3816_p1 = $signed(pTabF_4_write_assig_fu_3808_p3);

assign pTabF_4_write_assig_fu_3808_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevDa_five_V_l_fu_3373_p4);

assign pTabF_5_write_assig_2_fu_3804_p1 = $signed(pTabF_5_write_assig_fu_3796_p3);

assign pTabF_5_write_assig_fu_3796_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevDa_six_V_lo_fu_3383_p4);

assign pTabG_0_write_assig_2_fu_3876_p1 = $signed(pTabG_0_write_assig_fu_3868_p3);

assign pTabG_0_write_assig_fu_3868_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_933_fu_3525_p1);

assign pTabG_1_write_assig_2_fu_3888_p1 = $signed(pTabG_1_write_assig_fu_3880_p3);

assign pTabG_1_write_assig_fu_3880_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevE_two_V_loa_fu_3529_p4);

assign pTabG_2_write_assig_2_fu_3900_p1 = $signed(pTabG_2_write_assig_fu_3892_p3);

assign pTabG_2_write_assig_fu_3892_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_934_fu_3539_p1);

assign pTabG_3_write_assig_2_fu_3912_p1 = $signed(pTabG_3_write_assig_fu_3904_p3);

assign pTabG_3_write_assig_fu_3904_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevEa_four_V_l_fu_3543_p4);

assign pTabG_4_write_assig_2_fu_3924_p1 = $signed(pTabG_4_write_assig_fu_3916_p3);

assign pTabG_4_write_assig_fu_3916_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevEa_five_V_l_fu_3553_p4);

assign pTabG_5_write_assig_2_fu_3936_p1 = $signed(pTabG_5_write_assig_fu_3928_p3);

assign pTabG_5_write_assig_fu_3928_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevEa_six_V_lo_fu_3563_p4);

assign pTab_0_write_assign_2_fu_3612_p1 = $signed(pTab_0_write_assign_fu_3605_p3);

assign pTab_0_write_assign_fu_3605_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_901_reg_4824);

assign pTab_1_write_assign_2_fu_3601_p1 = $signed(pTab_1_write_assign_fu_3594_p3);

assign pTab_1_write_assign_fu_3594_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrev_two_V_load_reg_4829);

assign pTab_2_write_assign_2_fu_3590_p1 = $signed(pTab_2_write_assign_fu_3583_p3);

assign pTab_2_write_assign_fu_3583_p3 = ((tmp_836_fu_3577_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrev_three_V_lo_reg_4834);

assign tmp_1517_cast_fu_2230_p1 = $signed(tmp_761_fu_2224_p2);

assign tmp_1520_cast_fu_2262_p1 = $signed(tmp_764_fu_2256_p2);

assign tmp_1523_cast_fu_2286_p1 = $signed(tmp_767_fu_2280_p2);

assign tmp_1526_cast_fu_2318_p1 = $signed(tmp_770_fu_2312_p2);

assign tmp_1529_cast_fu_2350_p1 = $signed(tmp_773_fu_2344_p2);

assign tmp_1532_cast_fu_2374_p1 = $signed(tmp_776_fu_2368_p2);

assign tmp_1542_cast_fu_2430_p1 = $signed(tmp_779_fu_2424_p2);

assign tmp_1545_cast_fu_2462_p1 = $signed(tmp_782_fu_2456_p2);

assign tmp_1548_cast_fu_2486_p1 = $signed(tmp_785_fu_2480_p2);

assign tmp_1551_cast_fu_2518_p1 = $signed(tmp_788_fu_2512_p2);

assign tmp_1554_cast_fu_2550_p1 = $signed(tmp_791_fu_2544_p2);

assign tmp_1557_cast_fu_2574_p1 = $signed(tmp_797_fu_2568_p2);

assign tmp_1560_cast_fu_2606_p1 = $signed(tmp_799_fu_2600_p2);

assign tmp_1563_cast_fu_2638_p1 = $signed(tmp_801_fu_2632_p2);

assign tmp_1566_cast_fu_2662_p1 = $signed(tmp_803_fu_2656_p2);

assign tmp_1569_cast_fu_2694_p1 = $signed(tmp_805_fu_2688_p2);

assign tmp_1572_cast_fu_2726_p1 = $signed(tmp_807_fu_2720_p2);

assign tmp_1575_cast_fu_2750_p1 = $signed(tmp_809_fu_2744_p2);

assign tmp_1591_cast_fu_2787_p1 = $signed(tmp_812_fu_2781_p2);

assign tmp_1594_cast_fu_2819_p1 = $signed(tmp_814_fu_2813_p2);

assign tmp_1597_cast_fu_2843_p1 = $signed(tmp_816_fu_2837_p2);

assign tmp_1600_cast_fu_2875_p1 = $signed(tmp_818_fu_2869_p2);

assign tmp_1603_cast_fu_2907_p1 = $signed(tmp_820_fu_2901_p2);

assign tmp_1606_cast_fu_2931_p1 = $signed(tmp_822_fu_2925_p2);

assign tmp_1609_cast_fu_2963_p1 = $signed(tmp_824_fu_2957_p2);

assign tmp_1612_cast_fu_2995_p1 = $signed(tmp_826_fu_2989_p2);

assign tmp_1615_cast_fu_3019_p1 = $signed(tmp_828_fu_3013_p2);

assign tmp_1618_cast_fu_3051_p1 = $signed(tmp_830_fu_3045_p2);

assign tmp_1621_cast_fu_3083_p1 = $signed(tmp_832_fu_3077_p2);

assign tmp_1624_cast_fu_3107_p1 = $signed(tmp_834_fu_3101_p2);

assign tmp_758_fu_1259_p1 = $signed(inx1_fu_1238_p2);

assign tmp_760_fu_2219_p1 = $unsigned(eTab_0_write_assign_fu_1891_p1);

assign tmp_761_fu_2224_p2 = ($signed(ap_const_lv12_C00) + $signed(a_fu_1883_p3));

assign tmp_763_fu_2251_p1 = $unsigned(eTab_1_write_assign_fu_1903_p1);

assign tmp_764_fu_2256_p2 = ($signed(ap_const_lv12_C00) + $signed(b_fu_1895_p3));

assign tmp_766_fu_2275_p1 = c_fu_1907_p3;

assign tmp_767_fu_2280_p2 = (c_fu_1907_p3 ^ ap_const_lv11_400);

assign tmp_769_fu_2307_p1 = $unsigned(eTabE_0_write_assig_fu_1923_p1);

assign tmp_770_fu_2312_p2 = ($signed(ap_const_lv12_C00) + $signed(d_fu_1915_p3));

assign tmp_772_fu_2339_p1 = $unsigned(eTabE_1_write_assig_fu_1935_p1);

assign tmp_773_fu_2344_p2 = ($signed(ap_const_lv12_C00) + $signed(e_fu_1927_p3));

assign tmp_774_fu_1657_p4 = {{varinx3_4096_12_q0[ap_const_lv32_22 : ap_const_lv32_18]}};

assign tmp_775_fu_2363_p1 = f_fu_1939_p3;

assign tmp_776_fu_2368_p2 = (f_fu_1939_p3 ^ ap_const_lv11_400);

assign tmp_777_fu_1681_p4 = {{varinx3_4096_12_q1[ap_const_lv32_22 : ap_const_lv32_18]}};

assign tmp_778_fu_2419_p1 = $unsigned(eTabA_0_write_assig_fu_1955_p1);

assign tmp_779_fu_2424_p2 = ($signed(ap_const_lv12_C00) + $signed(a18A_fu_1947_p3));

assign tmp_780_fu_1705_p4 = {{varinx6A_4096_a_q0[ap_const_lv32_22 : ap_const_lv32_18]}};

assign tmp_781_fu_2451_p1 = $unsigned(eTabA_1_write_assig_fu_1967_p1);

assign tmp_782_fu_2456_p2 = ($signed(ap_const_lv12_C00) + $signed(b18A_fu_1959_p3));

assign tmp_783_fu_1729_p4 = {{varinx6A_4096_b_q0[ap_const_lv32_22 : ap_const_lv32_18]}};

assign tmp_784_fu_2475_p1 = c18A_fu_1971_p3;

assign tmp_785_fu_2480_p2 = (c18A_fu_1971_p3 ^ ap_const_lv11_400);

assign tmp_786_fu_1753_p4 = {{varinx6A_4096_a_q1[ap_const_lv32_22 : ap_const_lv32_18]}};

assign tmp_787_fu_2507_p1 = $unsigned(eTabA_3_write_assig_fu_1987_p1);

assign tmp_788_fu_2512_p2 = ($signed(ap_const_lv12_C00) + $signed(d18A_fu_1979_p3));

assign tmp_789_fu_1777_p4 = {{varinx6A_4096_b_q1[ap_const_lv32_22 : ap_const_lv32_18]}};

assign tmp_790_fu_2539_p1 = $unsigned(eTabA_4_write_assig_fu_1999_p1);

assign tmp_791_fu_2544_p2 = ($signed(ap_const_lv12_C00) + $signed(e18A_fu_1991_p3));

assign tmp_792_fu_1801_p4 = {{varinx6B_4096_a_q0[ap_const_lv32_22 : ap_const_lv32_18]}};

assign tmp_793_fu_1825_p4 = {{varinx6B_4096_b_q0[ap_const_lv32_22 : ap_const_lv32_18]}};

assign tmp_794_fu_1849_p4 = {{varinx6B_4096_a_q1[ap_const_lv32_22 : ap_const_lv32_18]}};

assign tmp_795_fu_1873_p4 = {{varinx6B_4096_b_q1[ap_const_lv32_22 : ap_const_lv32_18]}};

assign tmp_796_fu_2563_p1 = f18A_fu_2003_p3;

assign tmp_797_fu_2568_p2 = (f18A_fu_2003_p3 ^ ap_const_lv11_400);

assign tmp_798_fu_2595_p1 = $unsigned(eTabF_0_write_assig_fu_2019_p1);

assign tmp_799_fu_2600_p2 = ($signed(ap_const_lv12_C00) + $signed(a18A2_fu_2011_p3));

assign tmp_800_fu_2627_p1 = $unsigned(eTabF_1_write_assig_fu_2031_p1);

assign tmp_801_fu_2632_p2 = ($signed(ap_const_lv12_C00) + $signed(b18A2_fu_2023_p3));

assign tmp_802_fu_2651_p1 = c18A2_fu_2035_p3;

assign tmp_803_fu_2656_p2 = (c18A2_fu_2035_p3 ^ ap_const_lv11_400);

assign tmp_804_fu_2683_p1 = $unsigned(eTabF_3_write_assig_fu_2051_p1);

assign tmp_805_fu_2688_p2 = ($signed(ap_const_lv12_C00) + $signed(d18A2_fu_2043_p3));

assign tmp_806_fu_2715_p1 = $unsigned(eTabF_4_write_assig_fu_2063_p1);

assign tmp_807_fu_2720_p2 = ($signed(ap_const_lv12_C00) + $signed(e18A2_fu_2055_p3));

assign tmp_808_fu_2739_p1 = f18A2_fu_2067_p3;

assign tmp_809_fu_2744_p2 = (f18A2_fu_2067_p3 ^ ap_const_lv11_400);

assign tmp_810_fu_2755_p1 = $signed(num_ntA_read_reg_4465);

assign tmp_811_fu_2776_p1 = $unsigned(eTabB_0_write_assig_fu_2083_p1);

assign tmp_812_fu_2781_p2 = ($signed(ap_const_lv12_C00) + $signed(a18B_fu_2075_p3));

assign tmp_813_fu_2808_p1 = $unsigned(eTabB_1_write_assig_fu_2095_p1);

assign tmp_814_fu_2813_p2 = ($signed(ap_const_lv12_C00) + $signed(b18B_fu_2087_p3));

assign tmp_815_fu_2832_p1 = c18B_fu_2099_p3;

assign tmp_816_fu_2837_p2 = (c18B_fu_2099_p3 ^ ap_const_lv11_400);

assign tmp_817_fu_2864_p1 = $unsigned(eTabB_3_write_assig_fu_2115_p1);

assign tmp_818_fu_2869_p2 = ($signed(ap_const_lv12_C00) + $signed(d18B_fu_2107_p3));

assign tmp_819_fu_2896_p1 = $unsigned(eTabB_4_write_assig_fu_2127_p1);

assign tmp_820_fu_2901_p2 = ($signed(ap_const_lv12_C00) + $signed(e18B_fu_2119_p3));

assign tmp_821_fu_2920_p1 = f18B_fu_2131_p3;

assign tmp_822_fu_2925_p2 = (f18B_fu_2131_p3 ^ ap_const_lv11_400);

assign tmp_823_fu_2952_p1 = $unsigned(eTabG_0_write_assig_fu_2147_p1);

assign tmp_824_fu_2957_p2 = ($signed(ap_const_lv12_C00) + $signed(a18B2_fu_2139_p3));

assign tmp_825_fu_2984_p1 = $unsigned(eTabG_1_write_assig_fu_2159_p1);

assign tmp_826_fu_2989_p2 = ($signed(ap_const_lv12_C00) + $signed(b18B2_fu_2151_p3));

assign tmp_827_fu_3008_p1 = c18B2_fu_2163_p3;

assign tmp_828_fu_3013_p2 = (c18B2_fu_2163_p3 ^ ap_const_lv11_400);

assign tmp_829_fu_3040_p1 = $unsigned(eTabG_3_write_assig_fu_2179_p1);

assign tmp_830_fu_3045_p2 = ($signed(ap_const_lv12_C00) + $signed(d18B2_fu_2171_p3));

assign tmp_831_fu_3072_p1 = $unsigned(eTabG_4_write_assig_fu_2191_p1);

assign tmp_832_fu_3077_p2 = ($signed(ap_const_lv12_C00) + $signed(e18B2_fu_2183_p3));

assign tmp_833_fu_3096_p1 = f18B2_fu_2195_p3;

assign tmp_834_fu_3101_p2 = (f18B2_fu_2195_p3 ^ ap_const_lv11_400);

assign tmp_835_fu_3112_p1 = $signed(num_ntB_read_reg_4460);

assign tmp_836_fu_3577_p2 = ((nIterationCounter == ap_const_lv16_0) ? 1'b1 : 1'b0);

assign tmp_849_fu_1283_p1 = varinx3_1024_12_q0[10:0];

assign tmp_852_fu_1305_p4 = {{varinx3_1024_12_q0[ap_const_lv32_1E : ap_const_lv32_16]}};

assign tmp_855_fu_1319_p1 = varinx3_1024_12_q1[10:0];

assign tmp_858_fu_1341_p4 = {{varinx3_1024_12_q1[ap_const_lv32_1E : ap_const_lv32_16]}};

assign tmp_861_fu_1355_p1 = varinx6A_1024_a_q0[10:0];

assign tmp_864_fu_1377_p4 = {{varinx6A_1024_a_q0[ap_const_lv32_1E : ap_const_lv32_16]}};

assign tmp_867_fu_1391_p1 = varinx6A_1024_b_q0[10:0];

assign tmp_872_fu_1413_p4 = {{varinx6A_1024_b_q0[ap_const_lv32_1E : ap_const_lv32_16]}};

assign tmp_873_fu_1427_p1 = varinx6A_1024_a_q1[10:0];

assign tmp_874_fu_1449_p4 = {{varinx6A_1024_a_q1[ap_const_lv32_1E : ap_const_lv32_16]}};

assign tmp_875_fu_1463_p1 = varinx6A_1024_b_q1[10:0];

assign tmp_876_fu_1485_p4 = {{varinx6A_1024_b_q1[ap_const_lv32_1E : ap_const_lv32_16]}};

assign tmp_877_fu_1499_p1 = varinx6B_1024_a_q0[10:0];

assign tmp_878_fu_1521_p4 = {{varinx6B_1024_a_q0[ap_const_lv32_1E : ap_const_lv32_16]}};

assign tmp_879_fu_1535_p1 = varinx6B_1024_b_q0[10:0];

assign tmp_880_fu_1557_p4 = {{varinx6B_1024_b_q0[ap_const_lv32_1E : ap_const_lv32_16]}};

assign tmp_881_fu_1571_p1 = varinx6B_1024_a_q1[10:0];

assign tmp_882_fu_1593_p4 = {{varinx6B_1024_a_q1[ap_const_lv32_1E : ap_const_lv32_16]}};

assign tmp_883_fu_1607_p1 = varinx6B_1024_b_q1[10:0];

assign tmp_884_fu_1629_p4 = {{varinx6B_1024_b_q1[ap_const_lv32_1E : ap_const_lv32_16]}};

assign tmp_885_fu_1643_p1 = varinx3_4096_12_q0[11:0];

assign tmp_886_fu_1667_p1 = varinx3_4096_12_q1[11:0];

assign tmp_887_fu_1691_p1 = varinx6A_4096_a_q0[11:0];

assign tmp_888_fu_1715_p1 = varinx6A_4096_b_q0[11:0];

assign tmp_889_fu_1739_p1 = varinx6A_4096_a_q1[11:0];

assign tmp_890_fu_1763_p1 = varinx6A_4096_b_q1[11:0];

assign tmp_891_fu_1787_p1 = varinx6B_4096_a_q0[11:0];

assign tmp_892_fu_1811_p1 = varinx6B_4096_b_q0[11:0];

assign tmp_893_fu_1835_p1 = varinx6B_4096_a_q1[11:0];

assign tmp_894_fu_1859_p1 = varinx6B_4096_b_q1[11:0];

assign tmp_895_fu_2203_p4 = {{a_fu_1883_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_896_fu_2235_p4 = {{b_fu_1895_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_898_fu_2291_p4 = {{d_fu_1915_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_899_fu_2323_p4 = {{e_fu_1927_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_901_fu_2379_p1 = SpEtaPrev_q0[7:0];

assign tmp_902_fu_3189_p1 = SpEtaPrevC_q0[7:0];

assign tmp_903_fu_2403_p4 = {{a18A_fu_1947_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_904_fu_2435_p4 = {{b18A_fu_1959_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_906_fu_2491_p4 = {{d18A_fu_1979_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_907_fu_2523_p4 = {{e18A_fu_1991_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_909_fu_2579_p4 = {{a18A2_fu_2011_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_910_fu_2611_p4 = {{b18A2_fu_2023_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_912_fu_2667_p4 = {{d18A2_fu_2043_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_913_fu_2699_p4 = {{e18A2_fu_2055_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_915_fu_3297_p1 = SpEtaPrevA_q0[7:0];

assign tmp_916_fu_3311_p1 = SpEtaPrevAa_q0[7:0];

assign tmp_917_fu_3345_p1 = SpEtaPrevD_q0[7:0];

assign tmp_918_fu_3359_p1 = SpEtaPrevDa_q0[7:0];

assign tmp_919_fu_2760_p4 = {{a18B_fu_2075_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_920_fu_2792_p4 = {{b18B_fu_2087_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_922_fu_2848_p4 = {{d18B_fu_2107_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_923_fu_2880_p4 = {{e18B_fu_2119_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_925_fu_2936_p4 = {{a18B2_fu_2139_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_926_fu_2968_p4 = {{b18B2_fu_2151_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_928_fu_3024_p4 = {{d18B2_fu_2171_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_929_fu_3056_p4 = {{e18B2_fu_2183_p3[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_931_fu_3477_p1 = SpEtaPrevB_q0[7:0];

assign tmp_932_fu_3491_p1 = SpEtaPrevBa_q0[7:0];

assign tmp_933_fu_3525_p1 = SpEtaPrevE_q0[7:0];

assign tmp_934_fu_3539_p1 = SpEtaPrevEa_q0[7:0];

assign tmp_fu_1277_p2 = ((numb == ap_const_lv16_800) ? 1'b1 : 1'b0);

assign tmp_s_fu_1244_p1 = $signed(num_nt);

assign varinx3_1024_12_address0 = tmp_s_fu_1244_p1;

assign varinx3_1024_12_address1 = tmp_758_fu_1259_p1;

assign varinx3_1024_12_inx2_1_fu_1327_p4 = {{varinx3_1024_12_q1[ap_const_lv32_15 : ap_const_lv32_B]}};

assign varinx3_1024_12_inx2_fu_1291_p4 = {{varinx3_1024_12_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign varinx3_4096_12_address0 = tmp_s_fu_1244_p1;

assign varinx3_4096_12_address1 = tmp_758_fu_1259_p1;

assign varinx3_4096_12_inx2_1_1_fu_1647_p4 = {{varinx3_4096_12_q0[ap_const_lv32_17 : ap_const_lv32_C]}};

assign varinx3_4096_12_inx2_1_fu_1671_p4 = {{varinx3_4096_12_q1[ap_const_lv32_17 : ap_const_lv32_C]}};

assign varinx6A_1024_a_address0 = tmp_s_fu_1244_p1;

assign varinx6A_1024_a_address1 = tmp_758_fu_1259_p1;

assign varinx6A_1024_a_inx2_1_fu_1435_p4 = {{varinx6A_1024_a_q1[ap_const_lv32_15 : ap_const_lv32_B]}};

assign varinx6A_1024_a_inx2_fu_1363_p4 = {{varinx6A_1024_a_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign varinx6A_1024_b_address0 = tmp_s_fu_1244_p1;

assign varinx6A_1024_b_address1 = tmp_758_fu_1259_p1;

assign varinx6A_1024_b_inx2_1_fu_1471_p4 = {{varinx6A_1024_b_q1[ap_const_lv32_15 : ap_const_lv32_B]}};

assign varinx6A_1024_b_inx2_fu_1399_p4 = {{varinx6A_1024_b_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign varinx6A_4096_a_address0 = tmp_s_fu_1244_p1;

assign varinx6A_4096_a_address1 = tmp_758_fu_1259_p1;

assign varinx6A_4096_a_inx2_1_1_fu_1695_p4 = {{varinx6A_4096_a_q0[ap_const_lv32_17 : ap_const_lv32_C]}};

assign varinx6A_4096_a_inx2_1_fu_1743_p4 = {{varinx6A_4096_a_q1[ap_const_lv32_17 : ap_const_lv32_C]}};

assign varinx6A_4096_b_address0 = tmp_s_fu_1244_p1;

assign varinx6A_4096_b_address1 = tmp_758_fu_1259_p1;

assign varinx6A_4096_b_inx2_1_1_fu_1719_p4 = {{varinx6A_4096_b_q0[ap_const_lv32_17 : ap_const_lv32_C]}};

assign varinx6A_4096_b_inx2_1_fu_1767_p4 = {{varinx6A_4096_b_q1[ap_const_lv32_17 : ap_const_lv32_C]}};

assign varinx6B_1024_a_address0 = tmp_s_fu_1244_p1;

assign varinx6B_1024_a_address1 = tmp_758_fu_1259_p1;

assign varinx6B_1024_a_inx2_1_fu_1579_p4 = {{varinx6B_1024_a_q1[ap_const_lv32_15 : ap_const_lv32_B]}};

assign varinx6B_1024_a_inx2_fu_1507_p4 = {{varinx6B_1024_a_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign varinx6B_1024_b_address0 = tmp_s_fu_1244_p1;

assign varinx6B_1024_b_address1 = tmp_758_fu_1259_p1;

assign varinx6B_1024_b_inx2_1_fu_1615_p4 = {{varinx6B_1024_b_q1[ap_const_lv32_15 : ap_const_lv32_B]}};

assign varinx6B_1024_b_inx2_fu_1543_p4 = {{varinx6B_1024_b_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign varinx6B_4096_a_address0 = tmp_s_fu_1244_p1;

assign varinx6B_4096_a_address1 = tmp_758_fu_1259_p1;

assign varinx6B_4096_a_inx2_1_1_fu_1791_p4 = {{varinx6B_4096_a_q0[ap_const_lv32_17 : ap_const_lv32_C]}};

assign varinx6B_4096_a_inx2_1_fu_1839_p4 = {{varinx6B_4096_a_q1[ap_const_lv32_17 : ap_const_lv32_C]}};

assign varinx6B_4096_b_address0 = tmp_s_fu_1244_p1;

assign varinx6B_4096_b_address1 = tmp_758_fu_1259_p1;

assign varinx6B_4096_b_inx2_1_1_fu_1815_p4 = {{varinx6B_4096_b_q0[ap_const_lv32_17 : ap_const_lv32_C]}};

assign varinx6B_4096_b_inx2_1_fu_1863_p4 = {{varinx6B_4096_b_q1[ap_const_lv32_17 : ap_const_lv32_C]}};

endmodule //mcalcAA_12
