

================================================================
== Vitis HLS Report for 'krnl_bp'
================================================================
* Date:           Wed Aug  7 14:54:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1158|     1158|  3.860 us|  3.860 us|  1159|  1159|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_krnl_bp_Pipeline_l_load_input_fu_253       |krnl_bp_Pipeline_l_load_input       |       67|       67|   0.223 us|   0.223 us|   67|   67|       no|
        |grp_krnl_bp_Pipeline_l_load_input1_fu_262      |krnl_bp_Pipeline_l_load_input1      |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_236_1_fu_269   |krnl_bp_Pipeline_VITIS_LOOP_236_1   |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_236_12_fu_275  |krnl_bp_Pipeline_VITIS_LOOP_236_12  |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_236_13_fu_281  |krnl_bp_Pipeline_VITIS_LOOP_236_13  |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_l_main_fu_287             |krnl_bp_Pipeline_l_main             |      869|      869|   2.896 us|   2.896 us|  869|  869|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_229_1_fu_338   |krnl_bp_Pipeline_VITIS_LOOP_229_1   |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_229_14_fu_344  |krnl_bp_Pipeline_VITIS_LOOP_229_14  |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_229_15_fu_350  |krnl_bp_Pipeline_VITIS_LOOP_229_15  |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_l_write_mem_fu_356        |krnl_bp_Pipeline_l_write_mem        |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       16|     -|
|FIFO                 |        0|      -|      590|      500|     -|
|Instance             |        0|     25|    20413|    27481|     0|
|Memory               |        0|      -|       96|       99|     0|
|Multiplexer          |        -|      -|        -|     1303|     -|
|Register             |        -|      -|      644|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     25|    21743|    29399|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|        2|        6|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                |control_s_axi                       |        0|   0|   322|   552|    0|
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U63         |faddfsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|   318|   198|    0|
    |gmem0_m_axi_U                                  |gmem0_m_axi                         |        0|   0|  4567|  8001|    0|
    |gmem1_m_axi_U                                  |gmem1_m_axi                         |        0|   0|  2473|  4320|    0|
    |gmem2_m_axi_U                                  |gmem2_m_axi                         |        0|   0|  2473|  4320|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_229_1_fu_338   |krnl_bp_Pipeline_VITIS_LOOP_229_1   |        0|   0|     7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_229_14_fu_344  |krnl_bp_Pipeline_VITIS_LOOP_229_14  |        0|   0|     7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_229_15_fu_350  |krnl_bp_Pipeline_VITIS_LOOP_229_15  |        0|   0|     7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_236_1_fu_269   |krnl_bp_Pipeline_VITIS_LOOP_236_1   |        0|   0|     7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_236_12_fu_275  |krnl_bp_Pipeline_VITIS_LOOP_236_12  |        0|   0|     7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_236_13_fu_281  |krnl_bp_Pipeline_VITIS_LOOP_236_13  |        0|   0|     7|    76|    0|
    |grp_krnl_bp_Pipeline_l_load_input_fu_253       |krnl_bp_Pipeline_l_load_input       |        0|   0|  1022|   118|    0|
    |grp_krnl_bp_Pipeline_l_load_input1_fu_262      |krnl_bp_Pipeline_l_load_input1      |        0|   0|   263|    65|    0|
    |grp_krnl_bp_Pipeline_l_main_fu_287             |krnl_bp_Pipeline_l_main             |        0|  23|  8670|  9377|    0|
    |grp_krnl_bp_Pipeline_l_write_mem_fu_356        |krnl_bp_Pipeline_l_write_mem        |        0|   0|   263|    74|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                    |        0|  25| 20413| 27481|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |mat_p_bram_U  |mat_p_bram_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |vec_q_bram_U  |vec_q_bram_RAM_AUTO_1R1W  |        0|  32|  33|    0|     8|   32|     1|          256|
    |x_bram_U      |vec_q_bram_RAM_AUTO_1R1W  |        0|  32|  33|    0|     8|   32|     1|          256|
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                          |        0|  96|  99|    0|    80|   96|     3|         2560|
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +------------------------+---------+-----+----+-----+------+-----+---------+
    |          Name          | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+-----+----+-----+------+-----+---------+
    |mac_res_stream_fifo_U   |        0|  118|   0|    -|    36|   32|     1152|
    |u_stream_fifo_U         |        0|  118|   0|    -|    36|   32|     1152|
    |z_copy_2_stream_fifo_U  |        0|  118|   0|    -|    36|   32|     1152|
    |z_old_stream_fifo_U     |        0|  118|   0|    -|    36|   32|     1152|
    |z_u_stream_fifo_U       |        0|  118|   0|    -|    36|   32|     1152|
    +------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                   |        0|  590|   0|    0|   180|  160|     5760|
    +------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state94_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  16|           8|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  866|        164|    1|        164|
    |ap_done                |    9|          2|    1|          2|
    |gmem0_ARADDR           |   14|          3|   64|        192|
    |gmem0_ARLEN            |   14|          3|   32|         96|
    |gmem0_ARVALID          |   14|          3|    1|          3|
    |gmem0_RREADY           |    9|          2|    1|          2|
    |gmem0_blk_n_AR         |    9|          2|    1|          2|
    |gmem1_blk_n_AR         |    9|          2|    1|          2|
    |gmem1_blk_n_R          |    9|          2|    1|          2|
    |gmem2_blk_n_AW         |    9|          2|    1|          2|
    |gmem2_blk_n_B          |    9|          2|    1|          2|
    |gmem2_blk_n_W          |    9|          2|    1|          2|
    |grp_fu_363_ce          |   14|          3|    1|          3|
    |grp_fu_363_opcode      |   14|          3|    2|          6|
    |grp_fu_363_p0          |   14|          3|   32|         96|
    |grp_fu_363_p1          |   14|          3|   32|         96|
    |mac_res_stream_read    |    9|          2|    1|          2|
    |mac_res_stream_write   |    9|          2|    1|          2|
    |mat_p_bram_address0    |   14|          3|    6|         18|
    |mat_p_bram_ce0         |   14|          3|    1|          3|
    |mat_p_bram_ce1         |    9|          2|    1|          2|
    |mat_p_bram_we0         |    9|          2|    1|          2|
    |u_stream_din           |    9|          2|   32|         64|
    |u_stream_read          |   14|          3|    1|          3|
    |u_stream_write         |   14|          3|    1|          3|
    |vec_q_bram_address0    |   14|          3|    3|          9|
    |vec_q_bram_ce0         |   14|          3|    1|          3|
    |vec_q_bram_we0         |    9|          2|    1|          2|
    |x_bram_address0        |   14|          3|    3|          9|
    |x_bram_ce0             |   14|          3|    1|          3|
    |x_bram_we0             |    9|          2|    1|          2|
    |z_copy_2_stream_din    |    9|          2|   32|         64|
    |z_copy_2_stream_read   |   14|          3|    1|          3|
    |z_copy_2_stream_write  |   14|          3|    1|          3|
    |z_old_stream_din       |    9|          2|   32|         64|
    |z_old_stream_read      |   14|          3|    1|          3|
    |z_old_stream_write     |   14|          3|    1|          3|
    |z_u_stream_read        |    9|          2|    1|          2|
    |z_u_stream_write       |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  | 1303|        259|  298|        943|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+-----+----+-----+-----------+
    |                            Name                            |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                   |  163|   0|  163|          0|
    |ap_done_reg                                                 |    1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                       |    1|   0|    1|          0|
    |ap_int_blocking_n_reg                                       |    1|   0|    1|          0|
    |ap_rst_n_inv                                                |    1|   0|    1|          0|
    |ap_rst_reg_1                                                |    1|   0|    1|          0|
    |ap_rst_reg_2                                                |    1|   0|    1|          0|
    |ap_str_blocking_n_reg                                       |    1|   0|    1|          0|
    |gmem1_addr_read_reg_465                                     |  256|   0|  256|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_229_14_fu_344_ap_start_reg  |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_229_15_fu_350_ap_start_reg  |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_229_1_fu_338_ap_start_reg   |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_236_12_fu_275_ap_start_reg  |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_236_13_fu_281_ap_start_reg  |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_236_1_fu_269_ap_start_reg   |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_l_load_input1_fu_262_ap_start_reg      |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_l_load_input_fu_253_ap_start_reg       |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_l_main_fu_287_ap_start_reg             |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_l_write_mem_fu_356_ap_start_reg        |    1|   0|    1|          0|
    |reg_alpha_reg_481                                           |   32|   0|   32|          0|
    |trunc_ln15_1_reg_444                                        |   59|   0|   59|          0|
    |trunc_ln4_reg_449                                           |   59|   0|   59|          0|
    |trunc_ln_reg_438                                            |   58|   0|   58|          0|
    +------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                       |  644|   0|  644|          0|
    +------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  256|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   32|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  256|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  256|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   32|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  256|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|          m_axi|         gmem2|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 163
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 164 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 164 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 165 [1/1] (1.00ns)   --->   "%vec_q_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vec_q"   --->   Operation 165 'read' 'vec_q_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 166 [1/1] (1.00ns)   --->   "%mat_p_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %mat_p"   --->   Operation 166 'read' 'mat_p_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%shiftreg_loc = alloca i64 1"   --->   Operation 167 'alloca' 'shiftreg_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %mat_p_read, i32 6, i32 63" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 168 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln15_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %vec_q_read, i32 5, i32 63" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 169 'partselect' 'trunc_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %out_r_read, i32 5, i32 63" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 170 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i58 %trunc_ln" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 171 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 172 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [70/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 173 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i59 %trunc_ln15_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 174 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i256 %gmem1, i64 %sext_ln15_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 175 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [70/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 176 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 177 [69/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 177 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 178 [69/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 178 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 179 [68/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 179 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 180 [68/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 180 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 181 [67/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 181 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 182 [67/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 182 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 183 [66/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 183 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 184 [66/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 184 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 185 [65/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 185 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 186 [65/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 186 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 187 [64/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 187 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 188 [64/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 188 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 189 [63/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 189 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 190 [63/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 190 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 191 [62/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 191 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 192 [62/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 192 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 193 [61/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 193 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 194 [61/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 194 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 195 [60/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 195 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 196 [60/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 196 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 197 [59/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 197 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 198 [59/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 198 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 199 [58/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 199 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 200 [58/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 200 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 201 [57/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 201 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 202 [57/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 202 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 203 [56/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 203 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 204 [56/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 204 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 205 [55/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 205 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 206 [55/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 206 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 207 [54/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 207 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 208 [54/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 208 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 209 [53/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 209 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 210 [53/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 210 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 211 [52/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 211 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 212 [52/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 212 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 213 [51/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 213 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 214 [51/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 214 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 215 [50/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 215 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 216 [50/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 216 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 217 [49/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 217 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 218 [49/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 218 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 219 [48/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 219 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 220 [48/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 220 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 221 [47/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 221 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 222 [47/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 222 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 223 [46/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 223 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 224 [46/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 224 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 225 [45/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 225 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 226 [45/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 226 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 227 [44/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 227 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 228 [44/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 228 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 229 [43/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 229 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 230 [43/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 230 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 231 [42/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 231 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 232 [42/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 232 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 233 [41/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 233 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 234 [41/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 234 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 235 [40/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 235 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 236 [40/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 236 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 237 [39/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 237 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 238 [39/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 238 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 239 [38/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 239 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 240 [38/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 240 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 241 [37/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 241 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 242 [37/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 242 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 243 [36/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 243 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 244 [36/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 244 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 245 [35/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 245 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 246 [35/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 246 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 247 [34/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 247 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 248 [34/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 248 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 249 [33/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 249 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 250 [33/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 250 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 251 [32/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 251 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 252 [32/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 252 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 253 [31/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 253 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 254 [31/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 254 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 255 [30/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 255 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 256 [30/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 256 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 257 [29/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 257 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 258 [29/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 258 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 259 [28/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 259 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 260 [28/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 260 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 261 [27/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 261 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 262 [27/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 262 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 263 [26/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 263 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 264 [26/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 264 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 265 [25/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 265 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 266 [25/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 266 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 267 [24/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 267 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 268 [24/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 268 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 269 [23/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 269 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 270 [23/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 270 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 271 [22/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 271 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 272 [22/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 272 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 273 [21/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 273 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 274 [21/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 274 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 275 [20/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 275 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 276 [20/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 276 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 277 [19/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 277 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 278 [19/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 278 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 279 [18/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 279 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 280 [18/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 280 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 281 [17/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 281 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 282 [17/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 282 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 283 [16/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 283 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 284 [16/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 284 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 285 [15/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 285 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 286 [15/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 286 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 287 [14/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 287 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 288 [14/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 288 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 289 [13/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 289 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 290 [13/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 290 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 291 [12/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 291 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 292 [12/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 292 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 293 [11/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 293 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 294 [11/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 294 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 295 [10/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 295 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 296 [10/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 296 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 297 [9/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 297 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 298 [9/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 298 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 299 [8/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 299 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 300 [8/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 300 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 301 [7/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 301 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 302 [7/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 302 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 303 [6/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 303 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 304 [6/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 304 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 305 [5/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 305 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 306 [5/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 306 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 307 [4/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 307 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 308 [4/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 308 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 309 [3/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 309 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 310 [3/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 310 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 311 [2/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 311 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 312 [2/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 312 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 313 [1/70] (2.43ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 313 'readreq' 'empty_56' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 314 [1/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 314 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 315 [1/1] (2.43ns)   --->   "%gmem1_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i64 %gmem1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 315 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 0.38>
ST_73 : Operation 316 [2/2] (0.00ns)   --->   "%call_ln15 = call void @krnl_bp_Pipeline_l_load_input, i512 %gmem0, i58 %trunc_ln, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 316 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 317 [2/2] (0.38ns)   --->   "%call_ln15 = call void @krnl_bp_Pipeline_l_load_input1, i256 %gmem1_addr_read, i32 %vec_q_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 317 'call' 'call_ln15' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 1.00>
ST_74 : Operation 318 [1/1] (1.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_none.float, i32 %alpha"   --->   Operation 318 'read' 'alpha_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_74 : Operation 319 [1/1] (1.00ns)   --->   "%rho_read = read i32 @_ssdm_op_Read.ap_none.float, i32 %rho"   --->   Operation 319 'read' 'rho_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_74 : Operation 320 [1/2] (0.00ns)   --->   "%call_ln15 = call void @krnl_bp_Pipeline_l_load_input, i512 %gmem0, i58 %trunc_ln, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 320 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 321 [1/2] (0.00ns)   --->   "%call_ln15 = call void @krnl_bp_Pipeline_l_load_input1, i256 %gmem1_addr_read, i32 %vec_q_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 321 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 0.00>
ST_75 : Operation 322 [1/1] (0.00ns)   --->   "%empty_57 = wait i32 @_ssdm_op_Wait"   --->   Operation 322 'wait' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 323 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_236_1, i32 %u_stream"   --->   Operation 323 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 0.00>
ST_76 : Operation 324 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_236_1, i32 %u_stream"   --->   Operation 324 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 2.34>
ST_77 : Operation 325 [1/1] (0.00ns)   --->   "%empty_58 = wait i32 @_ssdm_op_Wait"   --->   Operation 325 'wait' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 326 [7/7] (2.34ns)   --->   "%reg_alpha = fsub i32 1, i32 %alpha_read"   --->   Operation 326 'fsub' 'reg_alpha' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.34>
ST_78 : Operation 327 [1/1] (0.00ns)   --->   "%empty_59 = wait i32 @_ssdm_op_Wait"   --->   Operation 327 'wait' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 328 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_236_12, i32 %z_copy_2_stream"   --->   Operation 328 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 329 [6/7] (2.34ns)   --->   "%reg_alpha = fsub i32 1, i32 %alpha_read"   --->   Operation 329 'fsub' 'reg_alpha' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.34>
ST_79 : Operation 330 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_236_12, i32 %z_copy_2_stream"   --->   Operation 330 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 331 [5/7] (2.34ns)   --->   "%reg_alpha = fsub i32 1, i32 %alpha_read"   --->   Operation 331 'fsub' 'reg_alpha' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.34>
ST_80 : Operation 332 [1/1] (0.00ns)   --->   "%empty_60 = wait i32 @_ssdm_op_Wait"   --->   Operation 332 'wait' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 333 [4/7] (2.34ns)   --->   "%reg_alpha = fsub i32 1, i32 %alpha_read"   --->   Operation 333 'fsub' 'reg_alpha' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.34>
ST_81 : Operation 334 [1/1] (0.00ns)   --->   "%empty_61 = wait i32 @_ssdm_op_Wait"   --->   Operation 334 'wait' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 335 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_236_13, i32 %z_old_stream"   --->   Operation 335 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 336 [3/7] (2.34ns)   --->   "%reg_alpha = fsub i32 1, i32 %alpha_read"   --->   Operation 336 'fsub' 'reg_alpha' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.34>
ST_82 : Operation 337 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_236_13, i32 %z_old_stream"   --->   Operation 337 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 338 [2/7] (2.34ns)   --->   "%reg_alpha = fsub i32 1, i32 %alpha_read"   --->   Operation 338 'fsub' 'reg_alpha' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.34>
ST_83 : Operation 339 [1/1] (0.00ns)   --->   "%empty_62 = wait i32 @_ssdm_op_Wait"   --->   Operation 339 'wait' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 340 [1/7] (2.34ns)   --->   "%reg_alpha = fsub i32 1, i32 %alpha_read"   --->   Operation 340 'fsub' 'reg_alpha' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 0.00>
ST_84 : Operation 341 [1/1] (0.00ns)   --->   "%empty_63 = wait i32 @_ssdm_op_Wait"   --->   Operation 341 'wait' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 342 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_l_main, i32 %alpha_read, i32 %reg_alpha, i32 %rho_read, i32 %u_stream, i32 %u_copy_1_stream, i32 %u_copy_2_stream, i32 %u_copy_3_stream, i32 %z_copy_2_stream, i32 %z_u_stream, i32 %p_stream, i32 %mac_res_stream, i32 %mat_p_bram, i32 %q_stream, i32 %x_stream, i32 %z_old_stream, i32 %x_hat_stream, i32 %x_hat_copy_1_stream, i32 %x_hat_copy_2_stream, i32 %x_hat_copy_3_stream, i32 %x_hat_u_stream, i32 %z_stream, i32 %z_copy_1_stream, i32 %x_hat_z_stream, i32 %vec_q_bram, i32 %x_bram"   --->   Operation 342 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 84> <Delay = 0.00>
ST_85 : Operation 343 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_l_main, i32 %alpha_read, i32 %reg_alpha, i32 %rho_read, i32 %u_stream, i32 %u_copy_1_stream, i32 %u_copy_2_stream, i32 %u_copy_3_stream, i32 %z_copy_2_stream, i32 %z_u_stream, i32 %p_stream, i32 %mac_res_stream, i32 %mat_p_bram, i32 %q_stream, i32 %x_stream, i32 %z_old_stream, i32 %x_hat_stream, i32 %x_hat_copy_1_stream, i32 %x_hat_copy_2_stream, i32 %x_hat_copy_3_stream, i32 %x_hat_u_stream, i32 %z_stream, i32 %z_copy_1_stream, i32 %x_hat_z_stream, i32 %vec_q_bram, i32 %x_bram"   --->   Operation 343 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 85> <Delay = 0.00>
ST_86 : Operation 344 [1/1] (0.00ns)   --->   "%empty_64 = wait i32 @_ssdm_op_Wait"   --->   Operation 344 'wait' 'empty_64' <Predicate = true> <Delay = 0.00>

State 87 <SV = 86> <Delay = 0.00>
ST_87 : Operation 345 [1/1] (0.00ns)   --->   "%empty_65 = wait i32 @_ssdm_op_Wait"   --->   Operation 345 'wait' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 346 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_229_1, i32 %u_stream"   --->   Operation 346 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 87> <Delay = 0.00>
ST_88 : Operation 347 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_229_1, i32 %u_stream"   --->   Operation 347 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 88> <Delay = 0.00>
ST_89 : Operation 348 [1/1] (0.00ns)   --->   "%empty_66 = wait i32 @_ssdm_op_Wait"   --->   Operation 348 'wait' 'empty_66' <Predicate = true> <Delay = 0.00>

State 90 <SV = 89> <Delay = 0.00>
ST_90 : Operation 349 [1/1] (0.00ns)   --->   "%empty_67 = wait i32 @_ssdm_op_Wait"   --->   Operation 349 'wait' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 350 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_229_14, i32 %z_old_stream"   --->   Operation 350 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 90> <Delay = 0.00>
ST_91 : Operation 351 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_229_14, i32 %z_old_stream"   --->   Operation 351 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 91> <Delay = 0.00>
ST_92 : Operation 352 [1/1] (0.00ns)   --->   "%empty_68 = wait i32 @_ssdm_op_Wait"   --->   Operation 352 'wait' 'empty_68' <Predicate = true> <Delay = 0.00>

State 93 <SV = 92> <Delay = 0.00>
ST_93 : Operation 353 [1/1] (0.00ns)   --->   "%empty_69 = wait i32 @_ssdm_op_Wait"   --->   Operation 353 'wait' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 354 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_229_15, i32 %z_copy_2_stream"   --->   Operation 354 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 355 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_l_write_mem, i256 %shiftreg_loc, i32 %x_bram"   --->   Operation 355 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 93> <Delay = 2.43>
ST_94 : Operation 356 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_229_15, i32 %z_copy_2_stream"   --->   Operation 356 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 357 [1/2] (1.04ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_l_write_mem, i256 %shiftreg_loc, i32 %x_bram"   --->   Operation 357 'call' 'call_ln0' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln475 = sext i59 %trunc_ln4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 358 'sext' 'sext_ln475' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 359 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i256 %gmem2, i64 %sext_ln475" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 359 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 360 [1/1] (2.43ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i256P1A, i64 %gmem2_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 360 'writereq' 'gmem2_addr_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 2.43>
ST_95 : Operation 361 [1/1] (0.00ns)   --->   "%shiftreg_loc_load = load i256 %shiftreg_loc"   --->   Operation 361 'load' 'shiftreg_loc_load' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 362 [1/1] (2.43ns)   --->   "%write_ln475 = write void @_ssdm_op_Write.m_axi.i256P1A, i64 %gmem2_addr, i256 %shiftreg_loc_load, i32 4294967295" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 362 'write' 'write_ln475' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 2.43>
ST_96 : Operation 363 [68/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 363 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 2.43>
ST_97 : Operation 364 [67/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 364 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 2.43>
ST_98 : Operation 365 [66/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 365 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 2.43>
ST_99 : Operation 366 [65/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 366 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 2.43>
ST_100 : Operation 367 [64/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 367 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 2.43>
ST_101 : Operation 368 [63/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 368 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 2.43>
ST_102 : Operation 369 [62/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 369 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 2.43>
ST_103 : Operation 370 [61/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 370 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 2.43>
ST_104 : Operation 371 [60/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 371 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 2.43>
ST_105 : Operation 372 [59/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 372 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 2.43>
ST_106 : Operation 373 [58/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 373 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 2.43>
ST_107 : Operation 374 [57/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 374 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 2.43>
ST_108 : Operation 375 [56/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 375 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 2.43>
ST_109 : Operation 376 [55/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 376 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 2.43>
ST_110 : Operation 377 [54/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 377 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 2.43>
ST_111 : Operation 378 [53/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 378 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 2.43>
ST_112 : Operation 379 [52/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 379 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 2.43>
ST_113 : Operation 380 [51/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 380 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 2.43>
ST_114 : Operation 381 [50/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 381 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 2.43>
ST_115 : Operation 382 [49/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 382 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 2.43>
ST_116 : Operation 383 [48/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 383 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 2.43>
ST_117 : Operation 384 [47/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 384 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 2.43>
ST_118 : Operation 385 [46/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 385 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 2.43>
ST_119 : Operation 386 [45/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 386 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 2.43>
ST_120 : Operation 387 [44/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 387 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 2.43>
ST_121 : Operation 388 [43/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 388 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 2.43>
ST_122 : Operation 389 [42/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 389 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 2.43>
ST_123 : Operation 390 [41/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 390 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 2.43>
ST_124 : Operation 391 [40/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 391 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 2.43>
ST_125 : Operation 392 [39/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 392 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 2.43>
ST_126 : Operation 393 [38/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 393 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 2.43>
ST_127 : Operation 394 [37/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 394 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 2.43>
ST_128 : Operation 395 [36/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 395 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 2.43>
ST_129 : Operation 396 [35/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 396 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 2.43>
ST_130 : Operation 397 [34/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 397 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 2.43>
ST_131 : Operation 398 [33/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 398 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 2.43>
ST_132 : Operation 399 [32/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 399 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 2.43>
ST_133 : Operation 400 [31/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 400 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 2.43>
ST_134 : Operation 401 [30/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 401 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 2.43>
ST_135 : Operation 402 [29/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 402 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 2.43>
ST_136 : Operation 403 [28/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 403 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 2.43>
ST_137 : Operation 404 [27/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 404 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 2.43>
ST_138 : Operation 405 [26/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 405 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 2.43>
ST_139 : Operation 406 [25/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 406 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 2.43>
ST_140 : Operation 407 [24/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 407 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 2.43>
ST_141 : Operation 408 [23/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 408 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 2.43>
ST_142 : Operation 409 [22/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 409 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 2.43>
ST_143 : Operation 410 [21/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 410 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 2.43>
ST_144 : Operation 411 [20/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 411 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 2.43>
ST_145 : Operation 412 [19/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 412 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 145> <Delay = 2.43>
ST_146 : Operation 413 [18/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 413 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 146> <Delay = 2.43>
ST_147 : Operation 414 [17/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 414 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 147> <Delay = 2.43>
ST_148 : Operation 415 [16/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 415 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 148> <Delay = 2.43>
ST_149 : Operation 416 [15/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 416 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 149> <Delay = 2.43>
ST_150 : Operation 417 [14/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 417 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 150> <Delay = 2.43>
ST_151 : Operation 418 [13/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 418 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 151> <Delay = 2.43>
ST_152 : Operation 419 [12/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 419 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 152> <Delay = 2.43>
ST_153 : Operation 420 [11/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 420 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 153> <Delay = 2.43>
ST_154 : Operation 421 [10/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 421 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 154> <Delay = 2.43>
ST_155 : Operation 422 [9/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 422 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 155> <Delay = 2.43>
ST_156 : Operation 423 [8/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 423 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 156> <Delay = 2.43>
ST_157 : Operation 424 [7/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 424 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 157> <Delay = 2.43>
ST_158 : Operation 425 [6/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 425 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 158> <Delay = 2.43>
ST_159 : Operation 426 [5/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 426 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 159> <Delay = 2.43>
ST_160 : Operation 427 [4/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 427 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 160> <Delay = 2.43>
ST_161 : Operation 428 [3/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 428 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 161> <Delay = 2.43>
ST_162 : Operation 429 [2/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 429 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 162> <Delay = 2.43>
ST_163 : Operation 430 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @mac_res_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %mac_res_stream, i32 %mac_res_stream"   --->   Operation 430 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 431 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @u_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %u_stream, i32 %u_stream"   --->   Operation 431 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 432 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @z_copy_2_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %z_copy_2_stream, i32 %z_copy_2_stream"   --->   Operation 432 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 433 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @z_old_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %z_old_stream, i32 %z_old_stream"   --->   Operation 433 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 434 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @z_u_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %z_u_stream, i32 %z_u_stream"   --->   Operation 434 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 435 [1/1] (0.00ns)   --->   "%spectopmodule_ln366 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:366]   --->   Operation 435 'spectopmodule' 'spectopmodule_ln366' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 436 [1/1] (0.00ns)   --->   "%specinterface_ln366 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:366]   --->   Operation 436 'specinterface' 'specinterface_ln366' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 437 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_3, i32 0, i32 0, void @empty_22, i32 64, i32 0, void @empty_1, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 437 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 438 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 438 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 439 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem1, void @empty_3, i32 0, i32 0, void @empty_22, i32 64, i32 0, void @empty_8, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 439 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 440 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem1"   --->   Operation 440 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 441 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem2, void @empty_3, i32 0, i32 0, void @empty_22, i32 64, i32 0, void @empty_4, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 441 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 442 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem2"   --->   Operation 442 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 443 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mat_p, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_9, i32 4294967295, i32 0"   --->   Operation 443 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 444 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mat_p, void @empty, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_9, i32 4294967295, i32 0"   --->   Operation 444 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 445 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec_q, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_6, void @empty_21, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_9, i32 4294967295, i32 0"   --->   Operation 445 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 446 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec_q, void @empty, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_9, i32 4294967295, i32 0"   --->   Operation 446 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 447 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_9, i32 4294967295, i32 0"   --->   Operation 447 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 448 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_9, i32 4294967295, i32 0"   --->   Operation 448 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 449 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rho"   --->   Operation 449 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 450 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rho, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_6, void @empty_2, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 450 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 451 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rho, void @empty_12, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 451 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 452 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 452 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 453 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_6, void @empty_20, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 453 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 454 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_12, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 454 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 455 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_6, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 455 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 456 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 456 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 457 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_copy_2_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 457 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 458 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_old_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 458 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 459 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_copy_1_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 459 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 460 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_copy_2_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 460 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 461 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_copy_3_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 461 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 462 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_u_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 462 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 463 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 463 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 464 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mac_res_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 464 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 465 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 465 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 466 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 466 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 467 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 467 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 468 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_copy_1_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 468 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 469 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_copy_2_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 469 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 470 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_copy_3_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 470 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 471 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_u_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 471 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 472 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 472 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 473 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_copy_1_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 473 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 474 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_z_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 474 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 475 [1/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i64 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 475 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 476 [1/1] (0.00ns)   --->   "%ret_ln475 = ret" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:475]   --->   Operation 476 'ret' 'ret_ln475' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mat_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vec_q]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rho]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_p_bram]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ vec_q_bram]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ u_stream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ z_copy_2_stream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ z_old_stream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ u_copy_1_stream]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ u_copy_2_stream]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ u_copy_3_stream]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ z_u_stream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ p_stream]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mac_res_stream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ q_stream]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ x_stream]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ x_hat_stream]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ x_hat_copy_1_stream]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ x_hat_copy_2_stream]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ x_hat_copy_3_stream]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ x_hat_u_stream]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ z_stream]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ z_copy_1_stream]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ x_hat_z_stream]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ x_bram]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_r_read          (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vec_q_read          (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_p_read          (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shiftreg_loc        (alloca       ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln            (partselect   ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln15_1        (partselect   ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4           (partselect   ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln15           (sext         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem0_addr          (getelementptr) [ 00011111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln15_1         (sext         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr          (getelementptr) [ 00011111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_56            (readreq      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_load_req      (readreq      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr_read     (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
alpha_read          (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
rho_read            (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln15           (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln15           (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_57            (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_58            (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_59            (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_60            (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_61            (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_62            (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
reg_alpha           (fsub         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_63            (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_64            (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_65            (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_66            (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_67            (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_68            (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_69            (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln475          (sext         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr          (getelementptr) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111]
gmem2_addr_req      (writereq     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shiftreg_loc_load   (load         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln475         (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty               (specchannel  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_52            (specchannel  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_53            (specchannel  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_54            (specchannel  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_55            (specchannel  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln366 (spectopmodule) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln366 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_resp     (writeresp    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln475           (ret          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mat_p">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_p"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vec_q">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_q"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rho">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rho"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="alpha">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mat_p_bram">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_p_bram"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="vec_q_bram">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_q_bram"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="u_stream">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_stream"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="z_copy_2_stream">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_copy_2_stream"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="z_old_stream">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_stream"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="u_copy_1_stream">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_copy_1_stream"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="u_copy_2_stream">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_copy_2_stream"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="u_copy_3_stream">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_copy_3_stream"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="z_u_stream">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_u_stream"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_stream">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_stream"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="mac_res_stream">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_stream"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="q_stream">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_stream"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="x_stream">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_stream"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="x_hat_stream">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_stream"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="x_hat_copy_1_stream">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_copy_1_stream"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="x_hat_copy_2_stream">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_copy_2_stream"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="x_hat_copy_3_stream">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_copy_3_stream"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="x_hat_u_stream">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_u_stream"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="z_stream">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_stream"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="z_copy_1_stream">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_copy_1_stream"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="x_hat_z_stream">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_z_stream"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="x_bram">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_bram"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_Pipeline_l_load_input"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_Pipeline_l_load_input1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.float"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_Pipeline_VITIS_LOOP_236_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_Pipeline_VITIS_LOOP_236_12"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_Pipeline_VITIS_LOOP_236_13"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_Pipeline_l_main"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_Pipeline_VITIS_LOOP_229_1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_Pipeline_VITIS_LOOP_229_14"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_Pipeline_VITIS_LOOP_229_15"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_Pipeline_l_write_mem"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_stream_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_stream_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_copy_2_stream_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_stream_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_u_stream_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="shiftreg_loc_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="256" slack="92"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg_loc/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="out_r_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="vec_q_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vec_q_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mat_p_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_p_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_readreq_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="512" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_56/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_readreq_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="256" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_load_req/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="gmem1_addr_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="256" slack="0"/>
<pin id="222" dir="0" index="1" bw="256" slack="70"/>
<pin id="223" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/72 "/>
</bind>
</comp>

<comp id="225" class="1004" name="alpha_read_read_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/74 "/>
</bind>
</comp>

<comp id="231" class="1004" name="rho_read_read_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rho_read/74 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_writeresp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="256" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem2_addr_req/94 gmem2_addr_resp/96 "/>
</bind>
</comp>

<comp id="244" class="1004" name="write_ln475_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="256" slack="1"/>
<pin id="247" dir="0" index="2" bw="256" slack="0"/>
<pin id="248" dir="0" index="3" bw="1" slack="0"/>
<pin id="249" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln475/95 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_krnl_bp_Pipeline_l_load_input_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="512" slack="0"/>
<pin id="256" dir="0" index="2" bw="58" slack="72"/>
<pin id="257" dir="0" index="3" bw="32" slack="0"/>
<pin id="258" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/73 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_krnl_bp_Pipeline_l_load_input1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="256" slack="1"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/73 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_krnl_bp_Pipeline_VITIS_LOOP_236_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/75 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_krnl_bp_Pipeline_VITIS_LOOP_236_12_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/78 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_krnl_bp_Pipeline_VITIS_LOOP_236_13_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/81 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_krnl_bp_Pipeline_l_main_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="10"/>
<pin id="290" dir="0" index="2" bw="32" slack="1"/>
<pin id="291" dir="0" index="3" bw="32" slack="10"/>
<pin id="292" dir="0" index="4" bw="32" slack="0"/>
<pin id="293" dir="0" index="5" bw="32" slack="0"/>
<pin id="294" dir="0" index="6" bw="32" slack="0"/>
<pin id="295" dir="0" index="7" bw="32" slack="0"/>
<pin id="296" dir="0" index="8" bw="32" slack="0"/>
<pin id="297" dir="0" index="9" bw="32" slack="0"/>
<pin id="298" dir="0" index="10" bw="32" slack="0"/>
<pin id="299" dir="0" index="11" bw="32" slack="0"/>
<pin id="300" dir="0" index="12" bw="32" slack="0"/>
<pin id="301" dir="0" index="13" bw="32" slack="0"/>
<pin id="302" dir="0" index="14" bw="32" slack="0"/>
<pin id="303" dir="0" index="15" bw="32" slack="0"/>
<pin id="304" dir="0" index="16" bw="32" slack="0"/>
<pin id="305" dir="0" index="17" bw="32" slack="0"/>
<pin id="306" dir="0" index="18" bw="32" slack="0"/>
<pin id="307" dir="0" index="19" bw="32" slack="0"/>
<pin id="308" dir="0" index="20" bw="32" slack="0"/>
<pin id="309" dir="0" index="21" bw="32" slack="0"/>
<pin id="310" dir="0" index="22" bw="32" slack="0"/>
<pin id="311" dir="0" index="23" bw="32" slack="0"/>
<pin id="312" dir="0" index="24" bw="32" slack="0"/>
<pin id="313" dir="0" index="25" bw="32" slack="0"/>
<pin id="314" dir="1" index="26" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/84 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_krnl_bp_Pipeline_VITIS_LOOP_229_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/87 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_krnl_bp_Pipeline_VITIS_LOOP_229_14_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/90 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_krnl_bp_Pipeline_VITIS_LOOP_229_15_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="0" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/93 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_krnl_bp_Pipeline_l_write_mem_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="0" slack="0"/>
<pin id="358" dir="0" index="1" bw="256" slack="92"/>
<pin id="359" dir="0" index="2" bw="32" slack="0"/>
<pin id="360" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/93 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="3"/>
<pin id="366" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="reg_alpha/77 result/113 result_1/114 result_2/115 result_3/116 result_4/117 result_5/118 result_6/119 result_7/120 result_8/312 result_9/313 result_10/314 result_11/315 result_12/316 result_13/317 result_14/318 result_15/319 result_16/332 result_17/333 result_18/334 result_19/335 result_20/336 result_21/337 result_22/338 result_23/339 add_i/356 add_1_i/357 add_2_i/358 add_3_i/359 add_4_i/360 add_5_i/361 add_6_i/362 add_7_i/363 sub0/372 sub0_1/373 sub0_2/374 sub0_3/375 sub0_4/376 sub0_5/377 sub0_6/378 sub0_7/379 sub7_i/381 sub7_1_i/382 sub7_2_i/383 sub7_3_i/384 sub7_4_i/385 sub7_5_i/386 sub7_6_i/387 sub7_7_i/388 result_24/405 result_25/406 result_26/407 result_27/408 result_28/409 result_29/410 result_30/411 result_31/412 add_i1/421 add_1_i1/422 add_2_i1/423 add_3_i1/424 add_4_i1/425 add_5_i1/426 add_6_i1/427 add_7_i1/428 result_tmp/71 result_tmp_1/78 result_tmp_8/79 result_tmp_2/85 result_tmp_9/86 result_tmp_16/87 result_tmp_3/92 result_tmp_10/93 result_tmp_17/94 result_tmp_24/95 result_tmp_4/99 result_tmp_11/100 result_tmp_18/101 result_tmp_25/102 result_tmp_32/103 result_tmp_5/106 result_tmp_12/107 result_tmp_19/108 result_tmp_26/109 result_tmp_33/110 result_tmp_40/111 result_tmp_6/113 result_tmp_13/114 result_tmp_20/115 result_tmp_27/116 result_tmp_34/117 result_tmp_41/118 result_tmp_48/119 result_tmp_7/120 result_tmp_14/121 result_tmp_21/122 result_tmp_28/123 result_tmp_35/124 result_tmp_42/125 result_tmp_49/126 result_tmp_56/127 result_tmp_15/128 result_tmp_22/129 result_tmp_29/130 result_tmp_36/131 result_tmp_43/132 result_tmp_50/133 result_tmp_57/134 result_tmp_23/136 result_tmp_30/137 result_tmp_37/138 result_tmp_44/139 result_tmp_51/140 result_tmp_58/141 result_tmp_31/144 result_tmp_38/145 result_tmp_45/146 result_tmp_52/147 result_tmp_59/148 result_tmp_39/152 result_tmp_46/153 result_tmp_53/154 result_tmp_60/155 result_tmp_47/160 result_tmp_54/161 result_tmp_61/162 result_tmp_55/168 result_tmp_62/169 result_tmp_63/176 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="58" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="0" index="2" bw="4" slack="0"/>
<pin id="372" dir="0" index="3" bw="7" slack="0"/>
<pin id="373" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln15_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="59" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="0"/>
<pin id="381" dir="0" index="2" bw="4" slack="0"/>
<pin id="382" dir="0" index="3" bw="7" slack="0"/>
<pin id="383" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln15_1/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="59" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="0" index="2" bw="4" slack="0"/>
<pin id="392" dir="0" index="3" bw="7" slack="0"/>
<pin id="393" dir="1" index="4" bw="59" slack="93"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sext_ln15_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="58" slack="1"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="gmem0_addr_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="0"/>
<pin id="403" dir="0" index="1" bw="64" slack="0"/>
<pin id="404" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sext_ln15_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="59" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="gmem1_addr_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="0"/>
<pin id="414" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln475_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="59" slack="93"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln475/94 "/>
</bind>
</comp>

<comp id="421" class="1004" name="gmem2_addr_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="0"/>
<pin id="423" dir="0" index="1" bw="64" slack="0"/>
<pin id="424" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/94 "/>
</bind>
</comp>

<comp id="428" class="1004" name="shiftreg_loc_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="256" slack="94"/>
<pin id="430" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_loc_load/95 "/>
</bind>
</comp>

<comp id="432" class="1005" name="shiftreg_loc_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="256" slack="92"/>
<pin id="434" dir="1" index="1" bw="256" slack="92"/>
</pin_list>
<bind>
<opset="shiftreg_loc "/>
</bind>
</comp>

<comp id="438" class="1005" name="trunc_ln_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="58" slack="1"/>
<pin id="440" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="444" class="1005" name="trunc_ln15_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="59" slack="1"/>
<pin id="446" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln15_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="trunc_ln4_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="59" slack="93"/>
<pin id="451" dir="1" index="1" bw="59" slack="93"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="454" class="1005" name="gmem0_addr_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="512" slack="1"/>
<pin id="456" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="459" class="1005" name="gmem1_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="256" slack="1"/>
<pin id="461" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="gmem1_addr_read_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="256" slack="1"/>
<pin id="467" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="470" class="1005" name="alpha_read_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="3"/>
<pin id="472" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="476" class="1005" name="rho_read_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="10"/>
<pin id="478" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="rho_read "/>
</bind>
</comp>

<comp id="481" class="1005" name="reg_alpha_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_alpha "/>
</bind>
</comp>

<comp id="486" class="1005" name="gmem2_addr_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="256" slack="1"/>
<pin id="488" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="62" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="60" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="76" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="78" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="80" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="82" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="88" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="88" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="110" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="80" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="112" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="114" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="252"><net_src comp="116" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="259"><net_src comp="84" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="0" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="267"><net_src comp="86" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="92" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="20" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="96" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="98" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="315"><net_src comp="100" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="316"><net_src comp="20" pin="0"/><net_sink comp="287" pin=4"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="287" pin=5"/></net>

<net id="318"><net_src comp="28" pin="0"/><net_sink comp="287" pin=6"/></net>

<net id="319"><net_src comp="30" pin="0"/><net_sink comp="287" pin=7"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="287" pin=8"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="287" pin=9"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="287" pin=10"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="287" pin=11"/></net>

<net id="324"><net_src comp="16" pin="0"/><net_sink comp="287" pin=12"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="287" pin=13"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="287" pin=14"/></net>

<net id="327"><net_src comp="24" pin="0"/><net_sink comp="287" pin=15"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="287" pin=16"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="287" pin=17"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="287" pin=18"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="287" pin=19"/></net>

<net id="332"><net_src comp="50" pin="0"/><net_sink comp="287" pin=20"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="287" pin=21"/></net>

<net id="334"><net_src comp="54" pin="0"/><net_sink comp="287" pin=22"/></net>

<net id="335"><net_src comp="56" pin="0"/><net_sink comp="287" pin=23"/></net>

<net id="336"><net_src comp="18" pin="0"/><net_sink comp="287" pin=24"/></net>

<net id="337"><net_src comp="58" pin="0"/><net_sink comp="287" pin=25"/></net>

<net id="342"><net_src comp="102" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="20" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="104" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="24" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="106" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="22" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="108" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="58" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="94" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="64" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="200" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="66" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="68" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="384"><net_src comp="70" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="194" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="72" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="68" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="394"><net_src comp="70" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="188" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="72" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="68" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="405"><net_src comp="0" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="401" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="415"><net_src comp="2" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="411" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="425"><net_src comp="4" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="427"><net_src comp="421" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="431"><net_src comp="428" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="435"><net_src comp="184" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="441"><net_src comp="368" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="447"><net_src comp="378" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="452"><net_src comp="388" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="457"><net_src comp="401" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="462"><net_src comp="411" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="468"><net_src comp="220" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="473"><net_src comp="225" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="479"><net_src comp="231" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="287" pin=3"/></net>

<net id="484"><net_src comp="363" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="489"><net_src comp="421" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="237" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 }
	Port: mat_p_bram | {73 74 }
	Port: vec_q_bram | {73 74 }
	Port: u_stream | {75 76 84 85 }
	Port: z_copy_2_stream | {78 79 84 85 }
	Port: z_old_stream | {81 82 84 85 }
	Port: u_copy_1_stream | {84 85 }
	Port: u_copy_2_stream | {84 85 }
	Port: u_copy_3_stream | {84 85 }
	Port: z_u_stream | {84 85 }
	Port: p_stream | {84 85 }
	Port: mac_res_stream | {84 85 }
	Port: q_stream | {84 85 }
	Port: x_stream | {84 85 }
	Port: x_hat_stream | {84 85 }
	Port: x_hat_copy_1_stream | {84 85 }
	Port: x_hat_copy_2_stream | {84 85 }
	Port: x_hat_copy_3_stream | {84 85 }
	Port: x_hat_u_stream | {84 85 }
	Port: z_stream | {84 85 }
	Port: z_copy_1_stream | {84 85 }
	Port: x_hat_z_stream | {84 85 }
	Port: x_bram | {84 85 }
 - Input state : 
	Port: krnl_bp : gmem0 | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 73 74 }
	Port: krnl_bp : gmem1 | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 }
	Port: krnl_bp : mat_p | {1 }
	Port: krnl_bp : vec_q | {1 }
	Port: krnl_bp : out_r | {1 }
	Port: krnl_bp : rho | {74 }
	Port: krnl_bp : alpha | {74 }
	Port: krnl_bp : mat_p_bram | {84 85 }
	Port: krnl_bp : vec_q_bram | {84 85 }
	Port: krnl_bp : u_stream | {84 85 87 88 }
	Port: krnl_bp : z_copy_2_stream | {84 85 93 94 }
	Port: krnl_bp : z_old_stream | {84 85 90 91 }
	Port: krnl_bp : u_copy_1_stream | {84 85 }
	Port: krnl_bp : u_copy_2_stream | {84 85 }
	Port: krnl_bp : u_copy_3_stream | {84 85 }
	Port: krnl_bp : z_u_stream | {84 85 }
	Port: krnl_bp : p_stream | {84 85 }
	Port: krnl_bp : mac_res_stream | {84 85 }
	Port: krnl_bp : q_stream | {84 85 }
	Port: krnl_bp : x_stream | {84 85 }
	Port: krnl_bp : x_hat_stream | {84 85 }
	Port: krnl_bp : x_hat_copy_1_stream | {84 85 }
	Port: krnl_bp : x_hat_copy_2_stream | {84 85 }
	Port: krnl_bp : x_hat_copy_3_stream | {84 85 }
	Port: krnl_bp : x_hat_u_stream | {84 85 }
	Port: krnl_bp : z_stream | {84 85 }
	Port: krnl_bp : z_copy_1_stream | {84 85 }
	Port: krnl_bp : x_hat_z_stream | {84 85 }
	Port: krnl_bp : x_bram | {93 94 }
  - Chain level:
	State 1
	State 2
		gmem0_addr : 1
		empty_56 : 2
		gmem1_addr : 1
		gmem1_load_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
		gmem2_addr : 1
		gmem2_addr_req : 2
	State 95
		write_ln475 : 1
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |    grp_krnl_bp_Pipeline_l_load_input_fu_253   |    0    |    0    |   1584  |    33   |
|          |   grp_krnl_bp_Pipeline_l_load_input1_fu_262   |    0    |    0    |   260   |    21   |
|          |  grp_krnl_bp_Pipeline_VITIS_LOOP_236_1_fu_269 |    0    |    0    |    4    |    21   |
|          | grp_krnl_bp_Pipeline_VITIS_LOOP_236_12_fu_275 |    0    |    0    |    4    |    21   |
|   call   | grp_krnl_bp_Pipeline_VITIS_LOOP_236_13_fu_281 |    0    |    0    |    4    |    21   |
|          |       grp_krnl_bp_Pipeline_l_main_fu_287      |    30   | 26.5078 |  12948  |   5560  |
|          |  grp_krnl_bp_Pipeline_VITIS_LOOP_229_1_fu_338 |    0    |    0    |    4    |    21   |
|          | grp_krnl_bp_Pipeline_VITIS_LOOP_229_14_fu_344 |    0    |    0    |    4    |    21   |
|          | grp_krnl_bp_Pipeline_VITIS_LOOP_229_15_fu_350 |    0    |    0    |    4    |    21   |
|          |    grp_krnl_bp_Pipeline_l_write_mem_fu_356    |    0    |  0.387  |   263   |    30   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   fadd   |                   grp_fu_363                  |    2    |    0    |   318   |   198   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |             out_r_read_read_fu_188            |    0    |    0    |    0    |    0    |
|          |             vec_q_read_read_fu_194            |    0    |    0    |    0    |    0    |
|   read   |             mat_p_read_read_fu_200            |    0    |    0    |    0    |    0    |
|          |          gmem1_addr_read_read_fu_220          |    0    |    0    |    0    |    0    |
|          |             alpha_read_read_fu_225            |    0    |    0    |    0    |    0    |
|          |              rho_read_read_fu_231             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|  readreq |               grp_readreq_fu_206              |    0    |    0    |    0    |    0    |
|          |               grp_readreq_fu_213              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
| writeresp|              grp_writeresp_fu_237             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   write  |            write_ln475_write_fu_244           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln_fu_368                |    0    |    0    |    0    |    0    |
|partselect|              trunc_ln15_1_fu_378              |    0    |    0    |    0    |    0    |
|          |                trunc_ln4_fu_388               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                sext_ln15_fu_398               |    0    |    0    |    0    |    0    |
|   sext   |               sext_ln15_1_fu_408              |    0    |    0    |    0    |    0    |
|          |               sext_ln475_fu_418               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    32   | 26.8948 |  15397  |   5968  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|mat_p_bram|    0   |   32   |   33   |    0   |
|vec_q_bram|    0   |   32   |   33   |    0   |
|  x_bram  |    0   |   32   |   33   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    0   |   96   |   99   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   alpha_read_reg_470  |   32   |
|   gmem0_addr_reg_454  |   512  |
|gmem1_addr_read_reg_465|   256  |
|   gmem1_addr_reg_459  |   256  |
|   gmem2_addr_reg_486  |   256  |
|   reg_alpha_reg_481   |   32   |
|    rho_read_reg_476   |   32   |
|  shiftreg_loc_reg_432 |   256  |
|  trunc_ln15_1_reg_444 |   59   |
|   trunc_ln4_reg_449   |   59   |
|    trunc_ln_reg_438   |   58   |
+-----------------------+--------+
|         Total         |  1808  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_206  |  p1  |   2  |  512 |  1024  ||    9    |
|  grp_readreq_fu_213  |  p1  |   2  |  256 |   512  ||    9    |
| grp_writeresp_fu_237 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_237 |  p1  |   2  |  256 |   512  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  2050  ||  1.548  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   32   |   26   |  15397 |  5968  |    -   |
|   Memory  |    0   |    -   |    -   |   96   |   99   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |  1808  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   32   |   28   |  17301 |  6094  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
