Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/data/FPGA/vivado/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 7a72198d795245358fe8c63cbbb48504 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot AND_gate_tb_behav xil_defaultlib.AND_gate_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.AND_gate [and_gate_default]
Compiling architecture bench of entity xil_defaultlib.and_gate_tb
Built simulation snapshot AND_gate_tb_behav
