# Copyright (c) 2019, SCALE Lab, Brown University
# All rights reserved.

# This source code is licensed under the BSD-style license found in the
# LICENSE file in the root directory of this source tree. 

# ======================================================================
# This file holds parameters for running a simulated annealing algorithm
# that optimizes a logic synthesis flow using ABC

# path of the design file in one of the accepted formats by ABC
design_file: my-design.blif

# the directory to hold the output of the iterations
output_dir: result

mapping:
  clock_period: 150   # in pico seconds
  library_file: my-library.lib

iterations: 100

# add more optimization to the toolbox
optimizations:
  - rewrite
  - rewrite -z
  - refactor
  - refactor -z
  - resub
  - resub -z
  - balance

# Parameters for the simulated annealing algorithm
simulated_annealing:
  initial_temp: 3
  cooling_rate: 0.9
