Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 530e6c11471f4c9e94284f7509f8a135 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPU_tb_behav xil_defaultlib.SPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <spu_ln_top> not found while processing module instance <u_spu_ln_top> [D:/OneDrive - HKUST Connect/ACCESS/Special_PU/Special_PU.srcs/sources_1/new/Special_PU.v:166]
ERROR: [VRFC 10-2063] Module <spu_sm_block> not found while processing module instance <u_spu_sm_block_0> [D:/OneDrive - HKUST Connect/ACCESS/Special_PU/Special_PU.srcs/sources_1/new/spu_sm_top.v:269]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
