ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cciUmzjL.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_DMA_Init,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	MX_DMA_Init
  21              		.arch armv7e-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	MX_DMA_Init:
  28              	.LFB126:
  29              		.file 1 "Src/dma.c"
   1:Src/dma.c     **** /**
   2:Src/dma.c     ****   ******************************************************************************
   3:Src/dma.c     ****   * File Name          : dma.c
   4:Src/dma.c     ****   * Description        : This file provides code for the configuration
   5:Src/dma.c     ****   *                      of all the requested memory to memory DMA transfers.
   6:Src/dma.c     ****   ******************************************************************************
   7:Src/dma.c     ****   ** This notice applies to any and all portions of this file
   8:Src/dma.c     ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/dma.c     ****   * USER CODE END. Other portions of this file, whether 
  10:Src/dma.c     ****   * inserted by the user or by software development tools
  11:Src/dma.c     ****   * are owned by their respective copyright owners.
  12:Src/dma.c     ****   *
  13:Src/dma.c     ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/dma.c     ****   *
  15:Src/dma.c     ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/dma.c     ****   * are permitted provided that the following conditions are met:
  17:Src/dma.c     ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/dma.c     ****   *      this list of conditions and the following disclaimer.
  19:Src/dma.c     ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/dma.c     ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/dma.c     ****   *      and/or other materials provided with the distribution.
  22:Src/dma.c     ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/dma.c     ****   *      may be used to endorse or promote products derived from this software
  24:Src/dma.c     ****   *      without specific prior written permission.
  25:Src/dma.c     ****   *
  26:Src/dma.c     ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/dma.c     ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/dma.c     ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/dma.c     ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cciUmzjL.s 			page 2


  30:Src/dma.c     ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/dma.c     ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/dma.c     ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/dma.c     ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/dma.c     ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/dma.c     ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/dma.c     ****   *
  37:Src/dma.c     ****   ******************************************************************************
  38:Src/dma.c     ****   */
  39:Src/dma.c     **** /* Includes ------------------------------------------------------------------*/
  40:Src/dma.c     **** #include "dma.h"
  41:Src/dma.c     **** 
  42:Src/dma.c     **** /* USER CODE BEGIN 0 */
  43:Src/dma.c     **** 
  44:Src/dma.c     **** /* USER CODE END 0 */
  45:Src/dma.c     **** 
  46:Src/dma.c     **** /*----------------------------------------------------------------------------*/
  47:Src/dma.c     **** /* Configure DMA                                                              */
  48:Src/dma.c     **** /*----------------------------------------------------------------------------*/
  49:Src/dma.c     **** 
  50:Src/dma.c     **** /* USER CODE BEGIN 1 */
  51:Src/dma.c     **** 
  52:Src/dma.c     **** /* USER CODE END 1 */
  53:Src/dma.c     **** 
  54:Src/dma.c     **** /** 
  55:Src/dma.c     ****   * Enable DMA controller clock
  56:Src/dma.c     ****   */
  57:Src/dma.c     **** void MX_DMA_Init(void) 
  58:Src/dma.c     **** {
  30              		.loc 1 58 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  59:Src/dma.c     ****   /* DMA controller clock enable */
  60:Src/dma.c     ****   __HAL_RCC_DMA1_CLK_ENABLE();
  34              		.loc 1 60 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 60 3 view .LVU2
  37              		.loc 1 60 3 view .LVU3
  38 0000 2B4B     		ldr	r3, .L4
  39              	.LBE2:
  58:Src/dma.c     ****   /* DMA controller clock enable */
  40              		.loc 1 58 1 is_stmt 0 view .LVU4
  41 0002 00B5     		push	{lr}
  42              	.LCFI0:
  43              		.cfi_def_cfa_offset 4
  44              		.cfi_offset 14, -4
  45              	.LBB3:
  46              		.loc 1 60 3 view .LVU5
  47 0004 5A69     		ldr	r2, [r3, #20]
  48 0006 42F00102 		orr	r2, r2, #1
  49 000a 5A61     		str	r2, [r3, #20]
  50              		.loc 1 60 3 is_stmt 1 view .LVU6
  51 000c 5A69     		ldr	r2, [r3, #20]
  52              	.LBE3:
  58:Src/dma.c     ****   /* DMA controller clock enable */
  53              		.loc 1 58 1 is_stmt 0 view .LVU7
ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cciUmzjL.s 			page 3


  54 000e 83B0     		sub	sp, sp, #12
  55              	.LCFI1:
  56              		.cfi_def_cfa_offset 16
  57              	.LBB4:
  58              		.loc 1 60 3 view .LVU8
  59 0010 02F00102 		and	r2, r2, #1
  60 0014 0092     		str	r2, [sp]
  61              		.loc 1 60 3 is_stmt 1 view .LVU9
  62 0016 009A     		ldr	r2, [sp]
  63              	.LBE4:
  61:Src/dma.c     ****   __HAL_RCC_DMA2_CLK_ENABLE();
  64              		.loc 1 61 3 view .LVU10
  65              	.LBB5:
  66              		.loc 1 61 3 view .LVU11
  67              		.loc 1 61 3 view .LVU12
  68 0018 5A69     		ldr	r2, [r3, #20]
  69 001a 42F00202 		orr	r2, r2, #2
  70 001e 5A61     		str	r2, [r3, #20]
  71              		.loc 1 61 3 view .LVU13
  72 0020 5B69     		ldr	r3, [r3, #20]
  73 0022 03F00203 		and	r3, r3, #2
  74 0026 0193     		str	r3, [sp, #4]
  75              		.loc 1 61 3 view .LVU14
  76              	.LBE5:
  62:Src/dma.c     **** 
  63:Src/dma.c     ****   /* DMA interrupt init */
  64:Src/dma.c     ****   /* DMA1_Channel1_IRQn interrupt configuration */
  65:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
  77              		.loc 1 65 3 is_stmt 0 view .LVU15
  78 0028 0022     		movs	r2, #0
  79 002a 0121     		movs	r1, #1
  80 002c 0B20     		movs	r0, #11
  81              	.LBB6:
  61:Src/dma.c     ****   __HAL_RCC_DMA2_CLK_ENABLE();
  82              		.loc 1 61 3 view .LVU16
  83 002e 019B     		ldr	r3, [sp, #4]
  84              	.LBE6:
  85              		.loc 1 65 3 is_stmt 1 view .LVU17
  86 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  87              	.LVL0:
  66:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
  88              		.loc 1 66 3 view .LVU18
  89 0034 0B20     		movs	r0, #11
  90 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  91              	.LVL1:
  67:Src/dma.c     ****   /* DMA1_Channel2_IRQn interrupt configuration */
  68:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
  92              		.loc 1 68 3 view .LVU19
  93 003a 0022     		movs	r2, #0
  94 003c 1146     		mov	r1, r2
  95 003e 0C20     		movs	r0, #12
  96 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  97              	.LVL2:
  69:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
  98              		.loc 1 69 3 view .LVU20
  99 0044 0C20     		movs	r0, #12
 100 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cciUmzjL.s 			page 4


 101              	.LVL3:
  70:Src/dma.c     ****   /* DMA1_Channel3_IRQn interrupt configuration */
  71:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 102              		.loc 1 71 3 view .LVU21
 103 004a 0022     		movs	r2, #0
 104 004c 1146     		mov	r1, r2
 105 004e 0D20     		movs	r0, #13
 106 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 107              	.LVL4:
  72:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 108              		.loc 1 72 3 view .LVU22
 109 0054 0D20     		movs	r0, #13
 110 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 111              	.LVL5:
  73:Src/dma.c     ****   /* DMA1_Channel4_IRQn interrupt configuration */
  74:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 112              		.loc 1 74 3 view .LVU23
 113 005a 0022     		movs	r2, #0
 114 005c 1146     		mov	r1, r2
 115 005e 0E20     		movs	r0, #14
 116 0060 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 117              	.LVL6:
  75:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 118              		.loc 1 75 3 view .LVU24
 119 0064 0E20     		movs	r0, #14
 120 0066 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 121              	.LVL7:
  76:Src/dma.c     ****   /* DMA1_Channel5_IRQn interrupt configuration */
  77:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 122              		.loc 1 77 3 view .LVU25
 123 006a 0022     		movs	r2, #0
 124 006c 1146     		mov	r1, r2
 125 006e 0F20     		movs	r0, #15
 126 0070 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 127              	.LVL8:
  78:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 128              		.loc 1 78 3 view .LVU26
 129 0074 0F20     		movs	r0, #15
 130 0076 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 131              	.LVL9:
  79:Src/dma.c     ****   /* DMA2_Channel1_IRQn interrupt configuration */
  80:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 1, 0);
 132              		.loc 1 80 3 view .LVU27
 133 007a 0022     		movs	r2, #0
 134 007c 0121     		movs	r1, #1
 135 007e 3820     		movs	r0, #56
 136 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 137              	.LVL10:
  81:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 138              		.loc 1 81 3 view .LVU28
 139 0084 3820     		movs	r0, #56
 140 0086 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 141              	.LVL11:
  82:Src/dma.c     ****   /* DMA2_Channel2_IRQn interrupt configuration */
  83:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 1, 0);
 142              		.loc 1 83 3 view .LVU29
 143 008a 0022     		movs	r2, #0
ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cciUmzjL.s 			page 5


 144 008c 0121     		movs	r1, #1
 145 008e 3920     		movs	r0, #57
 146 0090 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 147              	.LVL12:
  84:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 148              		.loc 1 84 3 view .LVU30
 149 0094 3920     		movs	r0, #57
 150 0096 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 151              	.LVL13:
  85:Src/dma.c     ****   /* DMA2_Channel5_IRQn interrupt configuration */
  86:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 1, 0);
 152              		.loc 1 86 3 view .LVU31
 153 009a 0022     		movs	r2, #0
 154 009c 0121     		movs	r1, #1
 155 009e 3C20     		movs	r0, #60
 156 00a0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 157              	.LVL14:
  87:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 158              		.loc 1 87 3 view .LVU32
 159 00a4 3C20     		movs	r0, #60
  88:Src/dma.c     **** 
  89:Src/dma.c     **** }
 160              		.loc 1 89 1 is_stmt 0 view .LVU33
 161 00a6 03B0     		add	sp, sp, #12
 162              	.LCFI2:
 163              		.cfi_def_cfa_offset 4
 164              		@ sp needed
 165 00a8 5DF804EB 		ldr	lr, [sp], #4
 166              	.LCFI3:
 167              		.cfi_restore 14
 168              		.cfi_def_cfa_offset 0
  87:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 169              		.loc 1 87 3 view .LVU34
 170 00ac FFF7FEBF 		b	HAL_NVIC_EnableIRQ
 171              	.LVL15:
 172              	.L5:
 173              		.align	2
 174              	.L4:
 175 00b0 00100240 		.word	1073876992
 176              		.cfi_endproc
 177              	.LFE126:
 179              		.text
 180              	.Letext0:
 181              		.file 2 "/usr/local/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/machine/_default_types
 182              		.file 3 "/usr/local/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/_stdint.h"
 183              		.file 4 "/usr/local/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/lock.h"
 184              		.file 5 "/usr/local/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/_types.h"
 185              		.file 6 "/usr/local/gcc-arm-none-eabi-8-2018-q4-major/lib/gcc/arm-none-eabi/8.2.1/include/stddef.h
 186              		.file 7 "/usr/local/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/reent.h"
 187              		.file 8 "/usr/local/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/stdlib.h"
 188              		.file 9 "Drivers/CMSIS/Include/core_cm4.h"
 189              		.file 10 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 190              		.file 11 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 191              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cciUmzjL.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cciUmzjL.s:18     .text.MX_DMA_Init:0000000000000000 $t
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cciUmzjL.s:27     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cciUmzjL.s:175    .text.MX_DMA_Init:00000000000000b0 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
