Classic Timing Analyzer report for hw2
Sat Jul 30 18:03:36 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                 ; To                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.324 ns                                       ; OUT1                 ; counter_4:inst|inst5 ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.097 ns                                       ; counter_4:inst|inst5 ; Out[3]               ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.279 ns                                       ; T                    ; inst17               ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst5 ; inst17               ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                      ;                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+----------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                           ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst5           ; inst17                         ; Clk        ; Clk      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst4           ; inst17                         ; Clk        ; Clk      ; None                        ; None                      ; 0.889 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst6           ; inst17                         ; Clk        ; Clk      ; None                        ; None                      ; 0.852 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst3           ; counter_4:inst|inst4           ; Clk        ; Clk      ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst4           ; counter_4:inst|inst5           ; Clk        ; Clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst4           ; counter_4:inst|inst6           ; Clk        ; Clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst4           ; counter_4:inst|inst6~DUPLICATE ; Clk        ; Clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst6           ; counter_4:inst|inst5           ; Clk        ; Clk      ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst3~DUPLICATE ; inst17                         ; Clk        ; Clk      ; None                        ; None                      ; 0.672 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst3           ; counter_4:inst|inst5           ; Clk        ; Clk      ; None                        ; None                      ; 0.606 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst3           ; counter_4:inst|inst6           ; Clk        ; Clk      ; None                        ; None                      ; 0.605 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst3           ; counter_4:inst|inst6~DUPLICATE ; Clk        ; Clk      ; None                        ; None                      ; 0.605 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst4           ; counter_4:inst|inst4           ; Clk        ; Clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst17                         ; inst17                         ; Clk        ; Clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst5           ; counter_4:inst|inst5           ; Clk        ; Clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst6           ; counter_4:inst|inst6           ; Clk        ; Clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst3           ; counter_4:inst|inst3           ; Clk        ; Clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst3~DUPLICATE ; counter_4:inst|inst3~DUPLICATE ; Clk        ; Clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter_4:inst|inst6~DUPLICATE ; counter_4:inst|inst6~DUPLICATE ; Clk        ; Clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------+
; tsu                                                                                  ;
+-------+--------------+------------+------+--------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                             ; To Clock ;
+-------+--------------+------------+------+--------------------------------+----------+
; N/A   ; None         ; 3.324 ns   ; OUT1 ; counter_4:inst|inst5           ; Clk      ;
; N/A   ; None         ; 3.323 ns   ; OUT1 ; counter_4:inst|inst6           ; Clk      ;
; N/A   ; None         ; 3.323 ns   ; OUT1 ; counter_4:inst|inst6~DUPLICATE ; Clk      ;
; N/A   ; None         ; 3.196 ns   ; OUT1 ; counter_4:inst|inst3           ; Clk      ;
; N/A   ; None         ; 3.196 ns   ; OUT1 ; counter_4:inst|inst3~DUPLICATE ; Clk      ;
; N/A   ; None         ; 3.018 ns   ; IN   ; counter_4:inst|inst5           ; Clk      ;
; N/A   ; None         ; 3.017 ns   ; IN   ; counter_4:inst|inst6           ; Clk      ;
; N/A   ; None         ; 3.017 ns   ; IN   ; counter_4:inst|inst6~DUPLICATE ; Clk      ;
; N/A   ; None         ; 3.005 ns   ; IN   ; counter_4:inst|inst4           ; Clk      ;
; N/A   ; None         ; 3.005 ns   ; IN   ; inst17                         ; Clk      ;
; N/A   ; None         ; 2.940 ns   ; OUT1 ; counter_4:inst|inst4           ; Clk      ;
; N/A   ; None         ; 2.835 ns   ; Ent  ; inst17                         ; Clk      ;
; N/A   ; None         ; 2.663 ns   ; IN   ; counter_4:inst|inst3           ; Clk      ;
; N/A   ; None         ; 2.661 ns   ; IN   ; counter_4:inst|inst3~DUPLICATE ; Clk      ;
; N/A   ; None         ; -0.040 ns  ; T    ; inst17                         ; Clk      ;
+-------+--------------+------------+------+--------------------------------+----------+


+------------------------------------------------------------------------------------------+
; tco                                                                                      ;
+-------+--------------+------------+--------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To     ; From Clock ;
+-------+--------------+------------+--------------------------------+--------+------------+
; N/A   ; None         ; 7.097 ns   ; counter_4:inst|inst5           ; Out[3] ; Clk        ;
; N/A   ; None         ; 6.799 ns   ; counter_4:inst|inst6~DUPLICATE ; Out[2] ; Clk        ;
; N/A   ; None         ; 6.717 ns   ; counter_4:inst|inst4           ; Out[1] ; Clk        ;
; N/A   ; None         ; 6.642 ns   ; counter_4:inst|inst3~DUPLICATE ; Out[0] ; Clk        ;
; N/A   ; None         ; 6.152 ns   ; counter_4:inst|inst6           ; Close  ; Clk        ;
; N/A   ; None         ; 6.103 ns   ; counter_4:inst|inst5           ; Close  ; Clk        ;
; N/A   ; None         ; 5.993 ns   ; counter_4:inst|inst4           ; Close  ; Clk        ;
; N/A   ; None         ; 5.841 ns   ; counter_4:inst|inst3           ; Close  ; Clk        ;
; N/A   ; None         ; 5.277 ns   ; inst17                         ; Open   ; Clk        ;
+-------+--------------+------------+--------------------------------+--------+------------+


+--------------------------------------------------------------------------------------------+
; th                                                                                         ;
+---------------+-------------+-----------+------+--------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                             ; To Clock ;
+---------------+-------------+-----------+------+--------------------------------+----------+
; N/A           ; None        ; 0.279 ns  ; T    ; inst17                         ; Clk      ;
; N/A           ; None        ; -2.422 ns ; IN   ; counter_4:inst|inst3~DUPLICATE ; Clk      ;
; N/A           ; None        ; -2.424 ns ; IN   ; counter_4:inst|inst3           ; Clk      ;
; N/A           ; None        ; -2.596 ns ; Ent  ; inst17                         ; Clk      ;
; N/A           ; None        ; -2.701 ns ; OUT1 ; counter_4:inst|inst4           ; Clk      ;
; N/A           ; None        ; -2.766 ns ; IN   ; counter_4:inst|inst4           ; Clk      ;
; N/A           ; None        ; -2.766 ns ; IN   ; inst17                         ; Clk      ;
; N/A           ; None        ; -2.778 ns ; IN   ; counter_4:inst|inst6           ; Clk      ;
; N/A           ; None        ; -2.778 ns ; IN   ; counter_4:inst|inst6~DUPLICATE ; Clk      ;
; N/A           ; None        ; -2.779 ns ; IN   ; counter_4:inst|inst5           ; Clk      ;
; N/A           ; None        ; -2.957 ns ; OUT1 ; counter_4:inst|inst3           ; Clk      ;
; N/A           ; None        ; -2.957 ns ; OUT1 ; counter_4:inst|inst3~DUPLICATE ; Clk      ;
; N/A           ; None        ; -3.084 ns ; OUT1 ; counter_4:inst|inst6           ; Clk      ;
; N/A           ; None        ; -3.084 ns ; OUT1 ; counter_4:inst|inst6~DUPLICATE ; Clk      ;
; N/A           ; None        ; -3.085 ns ; OUT1 ; counter_4:inst|inst5           ; Clk      ;
+---------------+-------------+-----------+------+--------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat Jul 30 18:03:36 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw2 -c hw2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 500.0 MHz between source register "counter_4:inst|inst5" and destination register "inst17"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.114 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 4; REG Node = 'counter_4:inst|inst5'
            Info: 2: + IC(0.359 ns) + CELL(0.346 ns) = 0.705 ns; Loc. = LCCOMB_X19_Y4_N0; Fanout = 1; COMB Node = 'inst14'
            Info: 3: + IC(0.201 ns) + CELL(0.053 ns) = 0.959 ns; Loc. = LCCOMB_X19_Y4_N24; Fanout = 1; COMB Node = 'inst17~3'
            Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.114 ns; Loc. = LCFF_X19_Y4_N25; Fanout = 2; REG Node = 'inst17'
            Info: Total cell delay = 0.554 ns ( 49.73 % )
            Info: Total interconnect delay = 0.560 ns ( 50.27 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.467 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'Clk~clkctrl'
                Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y4_N25; Fanout = 2; REG Node = 'inst17'
                Info: Total cell delay = 1.472 ns ( 59.67 % )
                Info: Total interconnect delay = 0.995 ns ( 40.33 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.467 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'Clk~clkctrl'
                Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 4; REG Node = 'counter_4:inst|inst5'
                Info: Total cell delay = 1.472 ns ( 59.67 % )
                Info: Total interconnect delay = 0.995 ns ( 40.33 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "counter_4:inst|inst5" (data pin = "OUT1", clock pin = "Clk") is 3.324 ns
    Info: + Longest pin to register delay is 5.701 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 6; PIN Node = 'OUT1'
        Info: 2: + IC(4.358 ns) + CELL(0.378 ns) = 5.546 ns; Loc. = LCCOMB_X19_Y4_N16; Fanout = 1; COMB Node = 'counter_4:inst|inst5~1'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.701 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 4; REG Node = 'counter_4:inst|inst5'
        Info: Total cell delay = 1.343 ns ( 23.56 % )
        Info: Total interconnect delay = 4.358 ns ( 76.44 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 4; REG Node = 'counter_4:inst|inst5'
        Info: Total cell delay = 1.472 ns ( 59.67 % )
        Info: Total interconnect delay = 0.995 ns ( 40.33 % )
Info: tco from clock "Clk" to destination pin "Out[3]" through register "counter_4:inst|inst5" is 7.097 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 4; REG Node = 'counter_4:inst|inst5'
        Info: Total cell delay = 1.472 ns ( 59.67 % )
        Info: Total interconnect delay = 0.995 ns ( 40.33 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.536 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 4; REG Node = 'counter_4:inst|inst5'
        Info: 2: + IC(2.392 ns) + CELL(2.144 ns) = 4.536 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'Out[3]'
        Info: Total cell delay = 2.144 ns ( 47.27 % )
        Info: Total interconnect delay = 2.392 ns ( 52.73 % )
Info: th for register "inst17" (data pin = "T", clock pin = "Clk") is 0.279 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y4_N25; Fanout = 2; REG Node = 'inst17'
        Info: Total cell delay = 1.472 ns ( 59.67 % )
        Info: Total interconnect delay = 0.995 ns ( 40.33 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.337 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'T'
        Info: 2: + IC(1.017 ns) + CELL(0.366 ns) = 2.182 ns; Loc. = LCCOMB_X19_Y4_N24; Fanout = 1; COMB Node = 'inst17~3'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.337 ns; Loc. = LCFF_X19_Y4_N25; Fanout = 2; REG Node = 'inst17'
        Info: Total cell delay = 1.320 ns ( 56.48 % )
        Info: Total interconnect delay = 1.017 ns ( 43.52 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Sat Jul 30 18:03:36 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


