#-----------------------------------------------------------
# Vivado v2020.3 (64-bit)
# SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
# IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
# Start of session at: Tue Mar 14 21:18:53 2023
# Process ID: 20816
# Current directory: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21476 C:\Users\vojte\digital-electronics-1\05-ffs\flip_flops\flip_flops.xpr
# Log file: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/vivado.log
# Journal file: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1357.750 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/top.vhd w ]
add_files C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/top.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <C:\Users\vojte\digital-electronics-1\05-ffs\flip_flops\flip_flops.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1357.750 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: top
INFO: [Device 21-403] Loading part xcvc1802-viva1596-1LHP-i-L
WARNING: [Device 21-713] Unknown Tile Type, SLL, given for group, SLL
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.105 ; gain = 252.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/top.vhd:46]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/d_ff_rst.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (1#1) [C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/d_ff_rst.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/top.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2089.324 ; gain = 328.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2094.855 ; gain = 333.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2094.855 ; gain = 333.738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2094.855 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3642.191 ; gain = 1881.074
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 3642.191 ; gain = 2284.441
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 14 21:39:02 2023...
