module d_ff (
    input clk,        
    input rstb,       
    input setb,       
    input d,          
    output reg q      
)

always@(posedge clk or negedge rstb or negedge setb)begin
  if(setb==0)begin
    q<=1'b1;
  end
else
  if(rstb==0) begin
    q<=1'b0;
  end
else
  begin
    q<=d;
  end
end
endmodule