{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635436949014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635436949021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 09:02:28 2021 " "Processing started: Thu Oct 28 09:02:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635436949021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436949021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436949021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635436950135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635436950135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_top.v 2 2 " "Found 2 design units, including 2 entities, in source file lab3_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_top " "Found entity 1: lab3_top" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635436962475 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFcounter " "Found entity 2: vDFFcounter" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635436962475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_top " "Elaborating entity \"lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635436962518 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp lab3_top.v(37) " "Verilog HDL Always Construct warning at lab3_top.v(37): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635436962530 "|lab3_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 lab3_top.v(37) " "Verilog HDL Always Construct warning at lab3_top.v(37): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635436962530 "|lab3_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 lab3_top.v(37) " "Verilog HDL Always Construct warning at lab3_top.v(37): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 lab3_top.v(37) " "Verilog HDL Always Construct warning at lab3_top.v(37): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 lab3_top.v(37) " "Verilog HDL Always Construct warning at lab3_top.v(37): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 lab3_top.v(37) " "Verilog HDL Always Construct warning at lab3_top.v(37): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR lab3_top.v(5) " "Output port \"LEDR\" at lab3_top.v(5) has no driver" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] lab3_top.v(98) " "Inferred latch for \"HEX1\[0\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] lab3_top.v(98) " "Inferred latch for \"HEX1\[1\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] lab3_top.v(98) " "Inferred latch for \"HEX1\[2\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] lab3_top.v(98) " "Inferred latch for \"HEX1\[3\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] lab3_top.v(98) " "Inferred latch for \"HEX1\[4\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] lab3_top.v(98) " "Inferred latch for \"HEX1\[5\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] lab3_top.v(98) " "Inferred latch for \"HEX1\[6\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] lab3_top.v(98) " "Inferred latch for \"HEX2\[0\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] lab3_top.v(98) " "Inferred latch for \"HEX2\[1\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] lab3_top.v(98) " "Inferred latch for \"HEX2\[2\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] lab3_top.v(98) " "Inferred latch for \"HEX2\[3\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] lab3_top.v(98) " "Inferred latch for \"HEX2\[4\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] lab3_top.v(98) " "Inferred latch for \"HEX2\[5\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] lab3_top.v(98) " "Inferred latch for \"HEX2\[6\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] lab3_top.v(98) " "Inferred latch for \"HEX3\[0\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] lab3_top.v(98) " "Inferred latch for \"HEX3\[1\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] lab3_top.v(98) " "Inferred latch for \"HEX3\[2\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] lab3_top.v(98) " "Inferred latch for \"HEX3\[3\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] lab3_top.v(98) " "Inferred latch for \"HEX3\[4\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] lab3_top.v(98) " "Inferred latch for \"HEX3\[5\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] lab3_top.v(98) " "Inferred latch for \"HEX3\[6\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] lab3_top.v(98) " "Inferred latch for \"HEX4\[0\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] lab3_top.v(98) " "Inferred latch for \"HEX4\[1\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] lab3_top.v(98) " "Inferred latch for \"HEX4\[2\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] lab3_top.v(98) " "Inferred latch for \"HEX4\[3\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] lab3_top.v(98) " "Inferred latch for \"HEX4\[4\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] lab3_top.v(98) " "Inferred latch for \"HEX4\[5\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] lab3_top.v(98) " "Inferred latch for \"HEX4\[6\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] lab3_top.v(98) " "Inferred latch for \"HEX5\[0\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] lab3_top.v(98) " "Inferred latch for \"HEX5\[1\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] lab3_top.v(98) " "Inferred latch for \"HEX5\[2\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] lab3_top.v(98) " "Inferred latch for \"HEX5\[3\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] lab3_top.v(98) " "Inferred latch for \"HEX5\[4\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] lab3_top.v(98) " "Inferred latch for \"HEX5\[5\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] lab3_top.v(98) " "Inferred latch for \"HEX5\[6\]\" at lab3_top.v(98)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] lab3_top.v(43) " "Inferred latch for \"temp\[0\]\" at lab3_top.v(43)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] lab3_top.v(43) " "Inferred latch for \"temp\[1\]\" at lab3_top.v(43)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] lab3_top.v(43) " "Inferred latch for \"temp\[2\]\" at lab3_top.v(43)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] lab3_top.v(43) " "Inferred latch for \"temp\[3\]\" at lab3_top.v(43)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962531 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] lab3_top.v(43) " "Inferred latch for \"temp\[4\]\" at lab3_top.v(43)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962532 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] lab3_top.v(43) " "Inferred latch for \"temp\[5\]\" at lab3_top.v(43)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962532 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] lab3_top.v(43) " "Inferred latch for \"temp\[6\]\" at lab3_top.v(43)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436962532 "|lab3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFcounter vDFFcounter:STATE " "Elaborating entity \"vDFFcounter\" for hierarchy \"vDFFcounter:STATE\"" {  } { { "lab3_top.v" "STATE" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635436962533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[0\] " "Latch temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635436963010 ""}  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635436963010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[1\] " "Latch temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635436963010 ""}  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635436963010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[2\] " "Latch temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635436963010 ""}  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635436963010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[3\] " "Latch temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635436963010 ""}  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635436963010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[4\] " "Latch temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635436963010 ""}  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635436963010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[5\] " "Latch temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635436963010 ""}  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635436963010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[6\] " "Latch temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635436963010 ""}  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635436963010 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635436963038 "|lab3_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635436963038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635436963104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635436963614 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635436963614 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635436963743 "|lab3_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635436963743 "|lab3_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635436963743 "|lab3_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635436963743 "|lab3_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635436963743 "|lab3_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635436963743 "|lab3_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635436963743 "|lab3_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635436963743 "|lab3_top|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635436963743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635436963745 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635436963745 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635436963745 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635436963745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635436963760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 09:02:43 2021 " "Processing ended: Thu Oct 28 09:02:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635436963760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635436963760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635436963760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635436963760 ""}
