# Tiny Tapeout project information
project:
  title:        "SRAM (1024x8) test"      # Project title
  author:       "Uri Shaked"      # Your name
  discord:      "urish"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Tests the foundry provided SRAM macro"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "2x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2 or 6x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_urish_sram_test"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "RM_IHPSG13_1P_1024x8_c2_bm_bist.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "addr[0]"
  ui[1]: "addr[1]"
  ui[2]: "addr[2]"
  ui[3]: "addr[3]"
  ui[4]: "addr[4]"
  ui[5]: "addr[5]"
  ui[6]: "bank_sel"
  ui[7]: "wen"

  # Outputs
  uo[0]: "dout[0]"
  uo[1]: "dout[1]"
  uo[2]: "dout[2]"
  uo[3]: "dout[3]"
  uo[4]: "dout[4]"
  uo[5]: "dout[5]"
  uo[6]: "dout[6]"
  uo[7]: "dout[7]"

  # Bidirectional pins
  uio[0]: "din[0]/addr[6]"
  uio[1]: "din[1]/addr[7]"
  uio[2]: "din[2]/addr[8]"
  uio[3]: "din[3]/addr[9]"
  uio[4]: "din[4]"
  uio[5]: "din[5]"
  uio[6]: "din[6]"
  uio[7]: "din[7]"

# Do not change!
yaml_version: 6
