<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="AERfifo" module="AERfifo" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2013 01 17 13:42:47.637" version="5.4" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="AERfifo.lpc" type="lpc" modified="2013 01 17 13:42:36.811"/>
		<File name="AERfifo.vhd" type="top_level_vhdl" modified="2013 01 17 13:42:36.840"/>
		<File name="AERfifo_tmpl.vhd" type="template_vhdl" modified="2013 01 17 13:42:36.840"/>
		<File name="tb_AERfifo_tmpl.vhd" type="testbench_vhdl" modified="2013 01 17 13:42:36.863"/>
  </Package>
</DiamondModule>
