Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 21 23:07:08 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[9]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fdivTarget2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[22].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[23].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[24].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[25].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[26].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[27].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv2/clkDiv_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: newpic_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 200 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.421       -8.751                      2                  480        0.179        0.000                      0                  480        4.500        0.000                       0                   182  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.421       -8.751                      2                  480        0.179        0.000                      0                  480        4.500        0.000                       0                   182  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -4.421ns,  Total Violation       -8.751ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.421ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec1/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.393ns  (logic 10.141ns (70.460%)  route 4.252ns (29.540%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=89, routed)          0.877     6.403    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.527 r  vga_sync_unit/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.527    ats/ec1/hitEnemy4__4_0[1]
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.060 r  ats/ec1/hitEnemy5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.060    ats/ec1/hitEnemy5_inferred__0/i__carry_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.177 r  ats/ec1/hitEnemy5_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.177    ats/ec1/hitEnemy5_inferred__0/i__carry__0_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.416 r  ats/ec1/hitEnemy5_inferred__0/i__carry__1/O[2]
                         net (fo=71, routed)          0.797     8.213    ats/ec1/hitEnemy5_inferred__0/i__carry__1_n_5
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    12.426 r  ats/ec1/hitEnemy4__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.428    ats/ec1/hitEnemy4__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.946 r  ats/ec1/hitEnemy4__4/P[0]
                         net (fo=2, routed)           0.799    14.745    ats/ec1/hitEnemy4__4_n_105
    SLICE_X14Y13         LUT2 (Prop_lut2_I0_O)        0.124    14.869 r  ats/ec1/hitEnemy3_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.869    ats/ec1/hitEnemy3_carry_i_3__0_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.402 r  ats/ec1/hitEnemy3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.402    ats/ec1/hitEnemy3_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.725 r  ats/ec1/hitEnemy3_carry__0/O[1]
                         net (fo=2, routed)           0.604    16.329    ats/ec1/hitEnemy40_in[21]
    SLICE_X13Y14         LUT2 (Prop_lut2_I0_O)        0.306    16.635 r  ats/ec1/hitEnemy3__89_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    16.635    ats/ec1/hitEnemy3__89_carry__4_i_3__0_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.185 r  ats/ec1/hitEnemy3__89_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.185    ats/ec1/hitEnemy3__89_carry__4_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.299 r  ats/ec1/hitEnemy3__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.299    ats/ec1/hitEnemy3__89_carry__5_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.612 f  ats/ec1/hitEnemy3__89_carry__6/O[3]
                         net (fo=1, routed)           0.569    18.181    ats/ec1/rgb_reg33_out[31]
    SLICE_X15Y13         LUT4 (Prop_lut4_I1_O)        0.306    18.487 f  ats/ec1/hitEnemy_i_9__0/O
                         net (fo=1, routed)           0.149    18.636    ats/ec1/hitEnemy_i_9__0_n_0
    SLICE_X15Y13         LUT5 (Prop_lut5_I4_O)        0.124    18.760 f  ats/ec1/hitEnemy_i_4__0/O
                         net (fo=1, routed)           0.289    19.049    ats/ec1/hitEnemy_i_4__0_n_0
    SLICE_X15Y14         LUT4 (Prop_lut4_I1_O)        0.124    19.173 r  ats/ec1/hitEnemy_i_2__0/O
                         net (fo=4, routed)           0.166    19.339    ats/ec1/hitEnemy_i_6__0_0
    SLICE_X15Y14         LUT5 (Prop_lut5_I1_O)        0.124    19.463 r  ats/ec1/hitEnemy_i_1__0/O
                         net (fo=1, routed)           0.000    19.463    ats/ec1/hitEnemy_i_1__0_n_0
    SLICE_X15Y14         FDRE                                         r  ats/ec1/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.445    14.786    ats/ec1/clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  ats/ec1/hitEnemy_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y14         FDRE (Setup_fdre_C_D)        0.031    15.042    ats/ec1/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -19.463    
  -------------------------------------------------------------------
                         slack                                 -4.421    

Slack (VIOLATED) :        -4.330ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec2/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.288ns  (logic 9.936ns (69.539%)  route 4.352ns (30.461%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.556     5.077    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=64, routed)          0.646     6.179    vga_sync_unit/Q[0]
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  vga_sync_unit/hitEnemy5_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.303    ats/ec2/hitEnemy4__1_0[0]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.816 r  ats/ec2/hitEnemy5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.816    ats/ec2/hitEnemy5_carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.933 r  ats/ec2/hitEnemy5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.933    ats/ec2/hitEnemy5_carry__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.172 r  ats/ec2/hitEnemy5_carry__1/O[2]
                         net (fo=71, routed)          0.759     7.931    ats/ec2/hitEnemy5_carry__1_n_5
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    12.144 r  ats/ec2/hitEnemy4__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.146    ats/ec2/hitEnemy4__0_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.664 r  ats/ec2/hitEnemy4__1/P[0]
                         net (fo=2, routed)           0.979    14.643    ats/ec2/hitEnemy4__1_n_105
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.124    14.767 r  ats/ec2/hitEnemy3__44_carry_i_3/O
                         net (fo=1, routed)           0.000    14.767    ats/ec2/hitEnemy3__44_carry_i_3_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.317 r  ats/ec2/hitEnemy3__44_carry/CO[3]
                         net (fo=1, routed)           0.000    15.317    ats/ec2/hitEnemy3__44_carry_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.651 r  ats/ec2/hitEnemy3__44_carry__0/O[1]
                         net (fo=1, routed)           0.591    16.242    ats/ec2/hitEnemy4__5[21]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.303    16.545 r  ats/ec2/hitEnemy3__89_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.545    ats/ec2/hitEnemy3__89_carry__4_i_3_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.078 r  ats/ec2/hitEnemy3__89_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.078    ats/ec2/hitEnemy3__89_carry__4_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.317 f  ats/ec2/hitEnemy3__89_carry__5/O[2]
                         net (fo=1, routed)           0.296    17.613    ats/ec2/rgb_reg3__0[26]
    SLICE_X13Y29         LUT4 (Prop_lut4_I1_O)        0.301    17.914 f  ats/ec2/hitEnemy_i_7/O
                         net (fo=1, routed)           0.409    18.323    ats/ec2/hitEnemy_i_7_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.447 f  ats/ec2/hitEnemy_i_3/O
                         net (fo=2, routed)           0.510    18.957    ats/ec2/hitEnemy_i_3_n_0
    SLICE_X15Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.081 f  ats/ec2/hitEnemy_i_2/O
                         net (fo=2, routed)           0.161    19.242    ats/ec2/hitEnemy_i_6_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    19.366 r  ats/ec2/hitEnemy_i_1/O
                         net (fo=1, routed)           0.000    19.366    ats/ec2/hitEnemy_i_1_n_0
    SLICE_X15Y29         FDRE                                         r  ats/ec2/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.439    14.780    ats/ec2/clk_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  ats/ec2/hitEnemy_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X15Y29         FDRE (Setup_fdre_C_D)        0.031    15.036    ats/ec2/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -19.366    
  -------------------------------------------------------------------
                         slack                                 -4.330    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 2.200ns (23.959%)  route 6.983ns (76.041%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=115, routed)         5.322    10.848    ats/t1/Q[5]
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.368 r  ats/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.368    ats/t1/charPosition3_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.525 r  ats/t1/charPosition3_carry__1/CO[1]
                         net (fo=5, routed)           1.018    12.543    vga_sync_unit/CO[0]
    SLICE_X13Y5          LUT5 (Prop_lut5_I1_O)        0.332    12.875 r  vga_sync_unit/fontAddress__0_carry_i_2/O
                         net (fo=1, routed)           0.000    12.875    ats/t1/fontRow_reg_1[3]
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.276 r  ats/t1/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.276    ats/t1/fontAddress__0_carry_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.610 r  ats/t1/fontAddress__0_carry__0/O[1]
                         net (fo=1, routed)           0.642    14.253    ats/t1/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.492    14.833    ats/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    14.312    ats/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -14.253    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 2.088ns (22.753%)  route 7.089ns (77.247%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=115, routed)         5.322    10.848    ats/t1/Q[5]
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.368 r  ats/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.368    ats/t1/charPosition3_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.525 r  ats/t1/charPosition3_carry__1/CO[1]
                         net (fo=5, routed)           1.018    12.543    vga_sync_unit/CO[0]
    SLICE_X13Y5          LUT5 (Prop_lut5_I1_O)        0.332    12.875 r  vga_sync_unit/fontAddress__0_carry_i_2/O
                         net (fo=1, routed)           0.000    12.875    ats/t1/fontRow_reg_1[3]
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.276 r  ats/t1/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.276    ats/t1/fontAddress__0_carry_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.498 r  ats/t1/fontAddress__0_carry__0/O[0]
                         net (fo=1, routed)           0.749    14.247    ats/t1/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.492    14.833    ats/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    14.316    ats/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.130ns  (logic 1.845ns (20.208%)  route 7.285ns (79.792%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=122, routed)         4.233     9.759    vga_sync_unit/h_count_reg_reg[9]_0[4]
    SLICE_X9Y38          LUT5 (Prop_lut5_I3_O)        0.150     9.909 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=14, routed)          1.514    11.423    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.326    11.749 r  vga_sync_unit/g0_b0/O
                         net (fo=3, routed)           0.584    12.333    vga_sync_unit/cred/t2/fontAddress0[4]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124    12.457 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.457    cred/t2/fontRow_reg_0[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.007 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.007    cred/t2/fontAddress_carry_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.246 r  cred/t2/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.954    14.200    cred/t1/FontRom/ADDRBWRADDR[7]
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.488    14.829    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.744    14.309    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 1.940ns (21.694%)  route 7.003ns (78.306%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=122, routed)         4.233     9.759    vga_sync_unit/h_count_reg_reg[9]_0[4]
    SLICE_X9Y38          LUT5 (Prop_lut5_I3_O)        0.150     9.909 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=14, routed)          1.514    11.423    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.326    11.749 r  vga_sync_unit/g0_b0/O
                         net (fo=3, routed)           0.584    12.333    vga_sync_unit/cred/t2/fontAddress0[4]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124    12.457 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.457    cred/t2/fontRow_reg_0[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.007 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.007    cred/t2/fontAddress_carry_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.341 r  cred/t2/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.672    14.013    cred/t1/FontRom/ADDRBWRADDR[6]
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.488    14.829    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.745    14.308    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -14.013    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 1.696ns (19.028%)  route 7.217ns (80.972%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=122, routed)         4.233     9.759    vga_sync_unit/h_count_reg_reg[9]_0[4]
    SLICE_X9Y38          LUT5 (Prop_lut5_I3_O)        0.150     9.909 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=14, routed)          1.514    11.423    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.326    11.749 r  vga_sync_unit/g0_b0/O
                         net (fo=3, routed)           0.584    12.333    vga_sync_unit/cred/t2/fontAddress0[4]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124    12.457 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.457    cred/t2/fontRow_reg_0[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.097 r  cred/t2/fontAddress_carry/O[3]
                         net (fo=1, routed)           0.886    13.984    cred/t1/FontRom/ADDRBWRADDR[4]
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.488    14.829    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.748    14.305    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -13.984    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 1.828ns (20.547%)  route 7.069ns (79.453%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=122, routed)         4.233     9.759    vga_sync_unit/h_count_reg_reg[9]_0[4]
    SLICE_X9Y38          LUT5 (Prop_lut5_I3_O)        0.150     9.909 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=14, routed)          1.514    11.423    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.326    11.749 r  vga_sync_unit/g0_b0/O
                         net (fo=3, routed)           0.584    12.333    vga_sync_unit/cred/t2/fontAddress0[4]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124    12.457 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.457    cred/t2/fontRow_reg_0[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.007 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.007    cred/t2/fontAddress_carry_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.229 r  cred/t2/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.738    13.967    cred/t1/FontRom/ADDRBWRADDR[5]
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.488    14.829    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.741    14.312    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -13.967    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 1.636ns (18.397%)  route 7.257ns (81.603%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=122, routed)         4.233     9.759    vga_sync_unit/h_count_reg_reg[9]_0[4]
    SLICE_X9Y38          LUT5 (Prop_lut5_I3_O)        0.150     9.909 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=14, routed)          1.514    11.423    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.326    11.749 r  vga_sync_unit/g0_b0/O
                         net (fo=3, routed)           0.584    12.333    vga_sync_unit/cred/t2/fontAddress0[4]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124    12.457 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.457    cred/t2/fontRow_reg_0[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.037 r  cred/t2/fontAddress_carry/O[2]
                         net (fo=1, routed)           0.926    13.963    cred/t1/FontRom/ADDRBWRADDR[3]
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.488    14.829    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.744    14.309    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -13.963    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 1.713ns (19.349%)  route 7.140ns (80.651%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=115, routed)         5.322    10.848    ats/t1/Q[5]
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.368 r  ats/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.368    ats/t1/charPosition3_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.525 r  ats/t1/charPosition3_carry__1/CO[1]
                         net (fo=5, routed)           1.018    12.543    vga_sync_unit/CO[0]
    SLICE_X13Y5          LUT5 (Prop_lut5_I1_O)        0.332    12.875 r  vga_sync_unit/fontAddress__0_carry_i_2/O
                         net (fo=1, routed)           0.000    12.875    ats/t1/fontRow_reg_1[3]
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.123 r  ats/t1/fontAddress__0_carry/O[3]
                         net (fo=1, routed)           0.800    13.924    ats/t1/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.492    14.833    ats/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    14.309    ats/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -13.924    
  -------------------------------------------------------------------
                         slack                                  0.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/t1/FontRom/fontRow_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.720%)  route 0.260ns (61.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.562     1.445    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  vga_sync_unit/v_count_reg_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga_sync_unit/v_count_reg_reg[3]_replica_1/Q
                         net (fo=17, routed)          0.260     1.869    ats/t1/FontRom/Q[3]_repN_1_alias
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.877     2.005    ats/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.690    ats/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 receiver_unit/samplecounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/shift_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.208%)  route 0.128ns (40.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.582     1.465    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  receiver_unit/samplecounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  receiver_unit/samplecounter_reg[0]/Q
                         net (fo=7, routed)           0.128     1.734    receiver_unit/samplecounter[0]
    SLICE_X2Y23          LUT3 (Prop_lut3_I1_O)        0.045     1.779 r  receiver_unit/shift_i_1/O
                         net (fo=1, routed)           0.000     1.779    receiver_unit/shift_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  receiver_unit/shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.851     1.978    receiver_unit/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  receiver_unit/shift_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.121     1.600    receiver_unit/shift_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ats/oldHitEnemy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/oldHitEnemy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.556     1.439    ats/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  ats/oldHitEnemy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  ats/oldHitEnemy_reg[1]/Q
                         net (fo=2, routed)           0.074     1.661    ats/ec1/oldHitEnemy_reg[1]__0
    SLICE_X10Y28         LUT4 (Prop_lut4_I3_O)        0.098     1.759 r  ats/ec1/oldHitEnemy[0]_i_1/O
                         net (fo=1, routed)           0.000     1.759    ats/ec1_n_3
    SLICE_X10Y28         FDRE                                         r  ats/oldHitEnemy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.824     1.951    ats/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  ats/oldHitEnemy_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X10Y28         FDRE (Hold_fdre_C_D)         0.120     1.559    ats/oldHitEnemy_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.235%)  route 0.157ns (45.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.557     1.440    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=64, routed)          0.157     1.738    vga_sync_unit/Q[1]
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.783 r  vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=6, routed)           0.000     1.783    vga_sync_unit/v_count_reg[3]_i_1_n_0
    SLICE_X14Y20         FDRE                                         r  vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.825     1.952    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X14Y20         FDRE (Hold_fdre_C_D)         0.121     1.575    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line66/rightshiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/rightshiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.583     1.466    nolabel_line66/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  nolabel_line66/rightshiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  nolabel_line66/rightshiftreg_reg[6]/Q
                         net (fo=1, routed)           0.086     1.680    nolabel_line66/rightshiftreg_reg_n_0_[6]
    SLICE_X3Y26          LUT3 (Prop_lut3_I0_O)        0.102     1.782 r  nolabel_line66/rightshiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.782    nolabel_line66/rightshiftreg[5]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  nolabel_line66/rightshiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.851     1.978    nolabel_line66/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  nolabel_line66/rightshiftreg_reg[5]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.107     1.573    nolabel_line66/rightshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 direc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            isSelect_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.799%)  route 0.147ns (44.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  direc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  direc_reg[1]/Q
                         net (fo=7, routed)           0.147     1.756    receiver_unit/direc_reg[1]
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.801 r  receiver_unit/isSelect_i_1/O
                         net (fo=1, routed)           0.000     1.801    receiver_unit_n_11
    SLICE_X5Y22          FDRE                                         r  isSelect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  isSelect_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.091     1.591    isSelect_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 nolabel_line66/rightshiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/rightshiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.583     1.466    nolabel_line66/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  nolabel_line66/rightshiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  nolabel_line66/rightshiftreg_reg[5]/Q
                         net (fo=1, routed)           0.086     1.680    nolabel_line66/rightshiftreg_reg_n_0_[5]
    SLICE_X3Y26          LUT3 (Prop_lut3_I0_O)        0.098     1.778 r  nolabel_line66/rightshiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.778    nolabel_line66/rightshiftreg[4]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  nolabel_line66/rightshiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.851     1.978    nolabel_line66/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  nolabel_line66/rightshiftreg_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.092     1.558    nolabel_line66/rightshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 receiver_unit/clear_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/samplecounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.192ns (58.506%)  route 0.136ns (41.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.582     1.465    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  receiver_unit/clear_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 f  receiver_unit/clear_samplecounter_reg/Q
                         net (fo=2, routed)           0.136     1.742    receiver_unit/clear_samplecounter
    SLICE_X3Y24          LUT5 (Prop_lut5_I3_O)        0.051     1.793 r  receiver_unit/samplecounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    receiver_unit/samplecounter[1]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  receiver_unit/samplecounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.850     1.977    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  receiver_unit/samplecounter_reg[1]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.107     1.572    receiver_unit/samplecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.791%)  route 0.119ns (36.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.553     1.436    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=96, routed)          0.119     1.719    vga_sync_unit/h_count_reg_reg[9]_0[2]
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.764 r  vga_sync_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.764    vga_sync_unit/h_count_reg[6]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.820     1.947    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.092     1.541    vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ats/newHealth_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/newHealth_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.865%)  route 0.152ns (42.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.560     1.443    ats/clk_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  ats/newHealth_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  ats/newHealth_reg[2]/Q
                         net (fo=8, routed)           0.152     1.759    ats/newHealth[2]
    SLICE_X12Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  ats/newHealth[5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    ats/newHealth[5]_i_1_n_0
    SLICE_X12Y33         FDRE                                         r  ats/newHealth_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.829     1.956    ats/clk_IBUF_BUFG
    SLICE_X12Y33         FDRE                                         r  ats/newHealth_reg[5]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X12Y33         FDRE (Hold_fdre_C_D)         0.121     1.579    ats/newHealth_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   ats/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   ats/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  cred/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  cred/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  cred/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17  cred/t5/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17  cred/t5/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11  menu/fight/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11  menu/fight/FontRom/fontRow_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y14  ats/ec1/hitEnemy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y37   cred/t6/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35  vga_sync_unit/pixel_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35  vga_sync_unit/pixel_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y23   TxData_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y23   TxData_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y23   TxData_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y23   TxData_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y23   TxData_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y14  ats/ec1/hitEnemy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y23   TxData_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y23   TxData_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y23   TxData_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y23   TxData_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y23   TxData_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y29  ats/ec2/hitEnemy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    ats/t1/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y26   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y26   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y26   counter_reg[2]/C



