# Mixed VHDL/Verilog IQ demodulator
![Alt text](https://github.com/AlexUnderMoscow/HardwareIQDemodulator/blob/master/logo1.png?raw=true "Optional Title")
![Alt text](https://github.com/AlexUnderMoscow/HardwareIQDemodulator/blob/master/logo2.png?raw=true "Optional Title")
![Alt text](https://github.com/AlexUnderMoscow/HardwareIQDemodulator/blob/master/logo3.png?raw=true "Optional Title")
