Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to M:/MASTER/COMPET/sandbox/clk_test/clk_test/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to M:/MASTER/COMPET/sandbox/clk_test/clk_test/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: v5_emac_v1_5_example_design.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "v5_emac_v1_5_example_design.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "v5_emac_v1_5_example_design"
Output Format                      : NGC
Target Device                      : xc5vfx30t-1-ff665

---- Source Options
Top Module Name                    : v5_emac_v1_5_example_design
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : off
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : v5_emac_v1_5_example_design.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/dist_mem_64x8.vhd. Ignore this file from project file "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/comp_11b_equal.vhd. Ignore this file from project file "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/comp_6b_equal.vhd. Ignore this file from project file "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design_vhdl.prj".
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/COUNTER_6B_LUT_FIFO_MODE.vhd" in Library work.
Architecture behavioral of Entity counter_6b_lut_fifo_mode is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/COUNTER_11B_EN_TRANS.vhd" in Library work.
Architecture behavioral of Entity counter_11b_en_trans is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/PACKET_RECEIVER_FSM.vhd" in Library work.
Architecture behavioral of Entity packet_receiver_fsm is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/REG_8b_wren.vhd" in Library work.
Architecture behavioral of Entity reg_8b_wren is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/COUNTER_11B_EN_RECEIV.vhd" in Library work.
Architecture behavioral of Entity counter_11b_en_receiv is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/TARGET_EOF.vhd" in Library work.
Architecture behavioral of Entity target_eof is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/REG_16B_WREN.vhd" in Library work.
Architecture behavioral of Entity reg_16b_wren is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/IPV4_LUT_INDEXER.vhd" in Library work.
Architecture behavioral of Entity ipv4_lut_indexer is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/OVERRIDE_LUT_CONTROL.vhd" in Library work.
Architecture behavioral of Entity override_lut_control is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/ALLOW_ZERO_UDP_CHECKSUM.vhd" in Library work.
Architecture behavioral of Entity allow_zero_udp_checksum is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/ENABLE_USER_DATA_TRANSMISSION.vhd" in Library work.
Architecture behavioral of Entity enable_user_data_transmission is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/tx_client_fifo_8.vhd" in Library work.
Architecture rtl of Entity tx_client_fifo_8 is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/rx_client_fifo_8.vhd" in Library work.
Architecture rtl of Entity rx_client_fifo_8 is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/physical/gmii_if.vhd" in Library work.
Architecture phy_if of Entity gmii_if is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5.vhd" in Library work.
Architecture wrapper of Entity v5_emac_v1_5 is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/IPV4_PACKET_TRANSMITTER.vhd" in Library work.
Architecture behavioral of Entity ipv4_packet_transmitter is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/IPv4_PACKET_RECEIVER.vhd" in Library work.
Architecture behavioral of Entity ipv4_packet_receiver is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_block.vhd" in Library work.
Architecture top_level of Entity v5_emac_v1_5_block is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/eth_fifo_8.vhd" in Library work.
Architecture rtl of Entity eth_fifo_8 is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_locallink.vhd" in Library work.
Architecture top_level of Entity v5_emac_v1_5_locallink is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/UDP_IP_Core.vhd" in Library work.
Architecture behavioral of Entity udp_ip_core is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.vhd" in Library work.
Entity <v5_emac_v1_5_example_design> compiled.
Entity <v5_emac_v1_5_example_design> (Architecture <top_level>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <v5_emac_v1_5_example_design> in library <work> (architecture <top_level>).

Analyzing hierarchy for entity <v5_emac_v1_5_locallink> in library <work> (architecture <top_level>).

Analyzing hierarchy for entity <UDP_IP_Core> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <v5_emac_v1_5_block> in library <work> (architecture <top_level>).

Analyzing hierarchy for entity <eth_fifo_8> in library <work> (architecture <rtl>) with generics.
	FULL_DUPLEX_ONLY = false

Analyzing hierarchy for entity <IPV4_PACKET_TRANSMITTER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IPv4_PACKET_RECEIVER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <gmii_if> in library <work> (architecture <phy_if>).

Analyzing hierarchy for entity <v5_emac_v1_5> in library <work> (architecture <wrapper>).

Analyzing hierarchy for entity <tx_client_fifo_8> in library <work> (architecture <rtl>) with generics.
	FULL_DUPLEX_ONLY = false

Analyzing hierarchy for entity <rx_client_fifo_8> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <TARGET_EOF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REG_16B_WREN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IPV4_LUT_INDEXER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OVERRIDE_LUT_CONTROL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALLOW_ZERO_UDP_CHECKSUM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ENABLE_USER_DATA_TRANSMISSION> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PACKET_RECEIVER_FSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REG_8b_wren> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER_11B_EN_RECEIV> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER_11B_EN_TRANS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER_6B_LUT_FIFO_MODE> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <v5_emac_v1_5_example_design> in library <work> (Architecture <top_level>).
    Set user-defined property "ASYNC_REG =  true" for signal <ll_pre_reset_0_i>.
    Set property "buffer_type = none" for signal <gtx_clk_0_i>.
    Set property "syn_noprune = TRUE" for instance <dlyctrl0> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "DELAY_SRC =  I" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IDELAY_TYPE =  FIXED" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "SIGNAL_PATTERN =  CLOCK" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.vhd" line 448: Unconnected output port 'RX_LL_FIFO_STATUS_0' of component 'v5_emac_v1_5_locallink'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
INFO:Xst:2679 - Register <idelayctrl_reset_0_r<0>> in unit <v5_emac_v1_5_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_start_enable> in unit <v5_emac_v1_5_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_data_length> in unit <v5_emac_v1_5_example_design> has a constant value of 0000000000000001 during circuit operation. The register is replaced by logic.
Entity <v5_emac_v1_5_example_design> analyzed. Unit <v5_emac_v1_5_example_design> generated.

Analyzing Entity <v5_emac_v1_5_locallink> in library <work> (Architecture <top_level>).
    Set user-defined property "KEEP =  true" for signal <tx_data_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_ack_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_valid_0_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <tx_pre_reset_0_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <rx_pre_reset_0_i>.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_locallink.vhd" line 404: Unconnected output port 'tx_fifo_status' of component 'eth_fifo_8'.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_locallink.vhd" line 404: Unconnected output port 'tx_overflow' of component 'eth_fifo_8'.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_locallink.vhd" line 404: Unconnected output port 'rx_overflow' of component 'eth_fifo_8'.
Entity <v5_emac_v1_5_locallink> analyzed. Unit <v5_emac_v1_5_locallink> generated.

Analyzing Entity <v5_emac_v1_5_block> in library <work> (Architecture <top_level>).
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_block.vhd" line 375: Unconnected output port 'EMAC0CLIENTRXDVLDMSW' of component 'v5_emac_v1_5'.
Entity <v5_emac_v1_5_block> analyzed. Unit <v5_emac_v1_5_block> generated.

Analyzing Entity <gmii_if> in library <work> (Architecture <phy_if>).
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld0> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld0> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld1> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld1> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld2> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld2> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld3> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld3> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld4> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld4> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld5> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld5> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld6> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld6> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld7> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld7> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideldv> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideldv> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideler> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideler> in unit <gmii_if>.
Entity <gmii_if> analyzed. Unit <gmii_if> generated.

Analyzing Entity <v5_emac_v1_5> in library <work> (Architecture <wrapper>).
    Set user-defined property "EMAC0_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_BYTEPHY =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_DCRBASEADDR =  00" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_LINKTIMERVAL =  000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PAUSEADDR =  FFEEDDCCBBAA" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYRESET =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_SPEED_MSB =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_USECLKEN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_BYTEPHY =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_DCRBASEADDR =  00" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_LINKTIMERVAL =  000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PAUSEADDR =  000000000000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_SPEED_MSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_USECLKEN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
Entity <v5_emac_v1_5> analyzed. Unit <v5_emac_v1_5> generated.

Analyzing generic Entity <eth_fifo_8> in library <work> (Architecture <rtl>).
	FULL_DUPLEX_ONLY = false
Entity <eth_fifo_8> analyzed. Unit <eth_fifo_8> generated.

Analyzing generic Entity <tx_client_fifo_8> in library <work> (Architecture <rtl>).
	FULL_DUPLEX_ONLY = false
    Set user-defined property "ASYNC_REG =  TRUE" for signal <frame_in_fifo_sync>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_tran_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_retran_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_txfer_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_col_window_pipe>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
Entity <tx_client_fifo_8> analyzed. Unit <tx_client_fifo_8> generated.

Analyzing Entity <rx_client_fifo_8> in library <work> (Architecture <rtl>).
    Set user-defined property "ASYNC_REG =  TRUE" for signal <rd_store_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr_gray_sync>.
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/rx_client_fifo_8.vhd" line 279: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rd_valid_pipe>
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
Entity <rx_client_fifo_8> analyzed. Unit <rx_client_fifo_8> generated.

Analyzing Entity <UDP_IP_Core> in library <work> (Architecture <behavioral>).
Entity <UDP_IP_Core> analyzed. Unit <UDP_IP_Core> generated.

Analyzing Entity <IPV4_PACKET_TRANSMITTER> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/IPV4_PACKET_TRANSMITTER.vhd" line 265: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/IPV4_PACKET_TRANSMITTER.vhd" line 333: Instantiating black box module <dist_mem_64x8>.
Entity <IPV4_PACKET_TRANSMITTER> analyzed. Unit <IPV4_PACKET_TRANSMITTER> generated.

Analyzing Entity <TARGET_EOF> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/TARGET_EOF.vhd" line 66: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <count_end>
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/TARGET_EOF.vhd" line 89: Instantiating black box module <comp_11b_equal>.
Entity <TARGET_EOF> analyzed. Unit <TARGET_EOF> generated.

Analyzing Entity <COUNTER_11B_EN_TRANS> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/COUNTER_11B_EN_TRANS.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <COUNTER_11B_EN_TRANS> analyzed. Unit <COUNTER_11B_EN_TRANS> generated.

Analyzing Entity <REG_16B_WREN> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/REG_16B_WREN.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <REG_16B_WREN> analyzed. Unit <REG_16B_WREN> generated.

Analyzing Entity <IPV4_LUT_INDEXER> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/IPV4_LUT_INDEXER.vhd" line 71: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <count_end>
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/IPV4_LUT_INDEXER.vhd" line 86: Instantiating black box module <comp_6b_equal>.
Entity <IPV4_LUT_INDEXER> analyzed. Unit <IPV4_LUT_INDEXER> generated.

Analyzing Entity <COUNTER_6B_LUT_FIFO_MODE> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/COUNTER_6B_LUT_FIFO_MODE.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <funct_sel>
Entity <COUNTER_6B_LUT_FIFO_MODE> analyzed. Unit <COUNTER_6B_LUT_FIFO_MODE> generated.

Analyzing Entity <OVERRIDE_LUT_CONTROL> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/OVERRIDE_LUT_CONTROL.vhd" line 69: Instantiating black box module <comp_6b_equal>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/OVERRIDE_LUT_CONTROL.vhd" line 81: Instantiating black box module <comp_6b_equal>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/OVERRIDE_LUT_CONTROL.vhd" line 95: Instantiating black box module <comp_6b_equal>.
Entity <OVERRIDE_LUT_CONTROL> analyzed. Unit <OVERRIDE_LUT_CONTROL> generated.

Analyzing Entity <ALLOW_ZERO_UDP_CHECKSUM> in library <work> (Architecture <behavioral>).
Entity <ALLOW_ZERO_UDP_CHECKSUM> analyzed. Unit <ALLOW_ZERO_UDP_CHECKSUM> generated.

Analyzing Entity <ENABLE_USER_DATA_TRANSMISSION> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/ENABLE_USER_DATA_TRANSMISSION.vhd" line 44: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <ENABLE_USER_DATA_TRANSMISSION> analyzed. Unit <ENABLE_USER_DATA_TRANSMISSION> generated.

Analyzing Entity <IPv4_PACKET_RECEIVER> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/IPv4_PACKET_RECEIVER.vhd" line 164: Instantiating black box module <comp_11b_equal>.
Entity <IPv4_PACKET_RECEIVER> analyzed. Unit <IPv4_PACKET_RECEIVER> generated.

Analyzing Entity <PACKET_RECEIVER_FSM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/PACKET_RECEIVER_FSM.vhd" line 228: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <PACKET_RECEIVER_FSM> analyzed. Unit <PACKET_RECEIVER_FSM> generated.

Analyzing Entity <REG_8b_wren> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/REG_8b_wren.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <REG_8b_wren> analyzed. Unit <REG_8b_wren> generated.

Analyzing Entity <COUNTER_11B_EN_RECEIV> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/COUNTER_11B_EN_RECEIV.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <COUNTER_11B_EN_RECEIV> analyzed. Unit <COUNTER_11B_EN_RECEIV> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <REG_16B_WREN>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/REG_16B_WREN.vhd".
    Found 16-bit register for signal <output>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <REG_16B_WREN> synthesized.


Synthesizing Unit <ALLOW_ZERO_UDP_CHECKSUM>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/ALLOW_ZERO_UDP_CHECKSUM.vhd".
    Found 1-bit register for signal <output_to_datasel>.
    Found 1-bit register for signal <input_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ALLOW_ZERO_UDP_CHECKSUM> synthesized.


Synthesizing Unit <ENABLE_USER_DATA_TRANSMISSION>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/ENABLE_USER_DATA_TRANSMISSION.vhd".
    Found 1-bit register for signal <usr_data_sel>.
    Found 1-bit register for signal <usr_data_sel_prev>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ENABLE_USER_DATA_TRANSMISSION> synthesized.


Synthesizing Unit <COUNTER_11B_EN_TRANS>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/COUNTER_11B_EN_TRANS.vhd".
    Found 11-bit up counter for signal <value_O>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_11B_EN_TRANS> synthesized.


Synthesizing Unit <COUNTER_6B_LUT_FIFO_MODE>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/COUNTER_6B_LUT_FIFO_MODE.vhd".
    Found 6-bit up counter for signal <value_O>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_6B_LUT_FIFO_MODE> synthesized.


Synthesizing Unit <PACKET_RECEIVER_FSM>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/PACKET_RECEIVER_FSM.vhd".
    Found finite state machine <FSM_0> for signal <current_st>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | rst_state                                      |
    | Power Up State     | rst_state                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <PACKET_RECEIVER_FSM> synthesized.


Synthesizing Unit <REG_8b_wren>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/REG_8b_wren.vhd".
    Found 8-bit register for signal <output_val>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <REG_8b_wren> synthesized.


Synthesizing Unit <COUNTER_11B_EN_RECEIV>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/COUNTER_11B_EN_RECEIV.vhd".
    Found 11-bit up counter for signal <value_O>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_11B_EN_RECEIV> synthesized.


Synthesizing Unit <gmii_if>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/physical/gmii_if.vhd".
    Found 8-bit register for signal <RXD_TO_MAC>.
    Found 8-bit register for signal <GMII_TXD>.
    Found 1-bit register for signal <RX_ER_TO_MAC>.
    Found 1-bit register for signal <RX_DV_TO_MAC>.
    Found 1-bit register for signal <GMII_TX_EN>.
    Found 1-bit register for signal <GMII_TX_ER>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <gmii_if> synthesized.


Synthesizing Unit <v5_emac_v1_5>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5.vhd".
WARNING:Xst:647 - Input <CLIENTEMAC0TXDVLDMSW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <gnd_v48_i<47:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <client_rx_data_0_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <v5_emac_v1_5> synthesized.


Synthesizing Unit <tx_client_fifo_8>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/tx_client_fifo_8.vhd".
    Found finite state machine <FSM_1> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 5                                              |
    | Outputs            | 15                                             |
    | Clock              | rd_clk (rising_edge)                           |
    | Reset              | rd_sreset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | wr_clk (rising_edge)                           |
    | Reset              | wr_sreset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_s                                         |
    | Power Up State     | wait_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_data_valid>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 1-bit register for signal <frame_in_fifo_sync>.
    Found 4-bit up counter for signal <rd_16_count>.
    Found 12-bit register for signal <rd_addr>.
    Found 12-bit adder for signal <rd_addr$addsub0000> created at line 885.
    Found 12-bit register for signal <rd_addr_txfer>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 1-bit register for signal <rd_col_window_expire>.
    Found 2-bit register for signal <rd_col_window_pipe>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 12-bit register for signal <rd_dec_addr>.
    Found 12-bit subtractor for signal <rd_dec_addr$sub0000> created at line 972.
    Found 1-bit register for signal <rd_drop_frame>.
    Found 1-bit register for signal <rd_enable_delay>.
    Found 1-bit register for signal <rd_enable_delay2>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_pipe>.
    Found 1-bit register for signal <rd_eof_reg>.
    Found 1-bit register for signal <rd_retran_frame_tog>.
    Found 1-bit register for signal <rd_retransmit>.
    Found 10-bit up counter for signal <rd_slot_timer>.
    Found 12-bit register for signal <rd_start_addr>.
    Found 12-bit subtractor for signal <rd_start_addr$sub0000> created at line 898.
    Found 1-bit register for signal <rd_tran_frame_tog>.
    Found 1-bit register for signal <rd_txfer_tog>.
    Found 1-bit register for signal <wr_accept_bram>.
    Found 2-bit register for signal <wr_accept_pipe>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 1201.
    Found 1-bit register for signal <wr_col_window_expire>.
    Found 2-bit register for signal <wr_col_window_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 2-bit register for signal <wr_eof_pipe>.
    Found 1-bit register for signal <wr_eof_state_reg>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 1-bit register for signal <wr_frame_in_fifo>.
    Found 9-bit updown counter for signal <wr_frames>.
    Found 9-bit adder for signal <wr_frames$add0000> created at line 764.
    Found 1-bit register for signal <wr_ovflow_dst_rdy>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 1-bit register for signal <wr_retran_frame_delay>.
    Found 1-bit register for signal <wr_retran_frame_sync>.
    Found 1-bit register for signal <wr_retran_frame_tog>.
    Found 1-bit register for signal <wr_retransmit_frame>.
    Found 1-bit xor2 for signal <wr_retransmit_frame$xor0000> created at line 744.
    Found 2-bit register for signal <wr_sof_pipe>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit adder for signal <wr_start_addr$add0000> created at line 833.
    Found 1-bit register for signal <wr_tran_frame_delay>.
    Found 1-bit register for signal <wr_tran_frame_sync>.
    Found 1-bit register for signal <wr_tran_frame_tog>.
    Found 1-bit register for signal <wr_transmit_frame>.
    Found 1-bit xor2 for signal <wr_transmit_frame$xor0000> created at line 681.
    Found 1-bit xor2 for signal <wr_txfer_en>.
    Found 1-bit register for signal <wr_txfer_tog>.
    Found 1-bit register for signal <wr_txfer_tog_delay>.
    Found 1-bit register for signal <wr_txfer_tog_sync>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred 188 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <tx_client_fifo_8> synthesized.


Synthesizing Unit <rx_client_fifo_8>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/rx_client_fifo_8.vhd".
WARNING:Xst:646 - Signal <rd_valid_pipe<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 17                                             |
    | Clock              | rd_clk (rising_edge)                           |
    | Reset              | rd_sreset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_s                                         |
    | Power Up State     | wait_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | wr_clk (rising_edge)                           |
    | Reset              | wr_sreset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <rd_data_out>.
    Found 1-bit register for signal <rd_src_rdy_n>.
    Found 1-bit register for signal <rd_sof_n>.
    Found 1-bit xor6 for signal <binary_1$xor0000> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0001> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0002> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0003> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0004> created at line 225.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 12-bit updown accumulator for signal <rd_addr>.
    Found 12-bit register for signal <rd_addr_gray>.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0000> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0001> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0002> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0003> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0004> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0005> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0006> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0007> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0008> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0009> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0010> created at line 241.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_n_int>.
    Found 9-bit updown counter for signal <rd_frames>.
    Found 1-bit register for signal <rd_store_frame>.
    Found 1-bit xor2 for signal <rd_store_frame$xor0000> created at line 503.
    Found 1-bit register for signal <rd_store_frame_delay>.
    Found 1-bit register for signal <rd_store_frame_sync>.
    Found 1-bit register for signal <rd_store_frame_tog>.
    Found 3-bit register for signal <rd_valid_pipe>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 828.
    Found 2-bit register for signal <wr_bf_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 2-bit register for signal <wr_dv_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 2-bit register for signal <wr_gf_pipe>.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0000> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0001> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0002> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0003> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0004> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0005> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0006> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0007> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0008> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0009> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0010> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0011> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0012> created at line 225.
    Found 12-bit register for signal <wr_rd_addr_gray>.
    Found 12-bit register for signal <wr_rd_addr_gray_sync>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 1-bit register for signal <wr_store_frame_tog>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred 143 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Xor(s).
Unit <rx_client_fifo_8> synthesized.


Synthesizing Unit <IPv4_PACKET_RECEIVER>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/IPv4_PACKET_RECEIVER.vhd".
WARNING:Xst:646 - Signal <MSbyte_reg_val_out<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit subtractor for signal <length_val_7_0$sub0000> created at line 172.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IPv4_PACKET_RECEIVER> synthesized.


Synthesizing Unit <TARGET_EOF>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/TARGET_EOF.vhd".
WARNING:Xst:647 - Input <total_length_from_reg<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <last_byte> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <count_en_sig>.
    Found 1-bit register for signal <last_byte_reg_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <TARGET_EOF> synthesized.


Synthesizing Unit <IPV4_LUT_INDEXER>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/IPV4_LUT_INDEXER.vhd".
    Found 1-bit register for signal <count_en_sig>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IPV4_LUT_INDEXER> synthesized.


Synthesizing Unit <OVERRIDE_LUT_CONTROL>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/OVERRIDE_LUT_CONTROL.vhd".
    Found 1-bit register for signal <sel_length_LSBs>.
    Found 1-bit register for signal <sel_total_length_LSBs>.
    Found 1-bit register for signal <sel_header_checksum_LSBs>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <OVERRIDE_LUT_CONTROL> synthesized.


Synthesizing Unit <v5_emac_v1_5_block>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_block.vhd".
Unit <v5_emac_v1_5_block> synthesized.


Synthesizing Unit <eth_fifo_8>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/eth_fifo_8.vhd".
Unit <eth_fifo_8> synthesized.


Synthesizing Unit <IPV4_PACKET_TRANSMITTER>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/IPV4_PACKET_TRANSMITTER.vhd".
WARNING:Xst:646 - Signal <transmit_data_input_bus_tmp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <source_ready_previous_value> equivalent to <source_ready> has been removed
    Found 1-bit register for signal <source_ready>.
    Found 16-bit adder for signal <tmp_header_checksum>.
    Found 16-bit adder for signal <tmp_length>.
    Found 16-bit adder for signal <tmp_total_length>.
    Found 1-bit register for signal <transmit_start_enable_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <IPV4_PACKET_TRANSMITTER> synthesized.


Synthesizing Unit <v5_emac_v1_5_locallink>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_locallink.vhd".
    Found 1-bit register for signal <rx_bad_frame_0_r>.
    Found 8-bit register for signal <rx_data_0_r>.
    Found 1-bit register for signal <rx_data_valid_0_r>.
    Found 1-bit register for signal <rx_good_frame_0_r>.
    Found 6-bit register for signal <rx_pre_reset_0_i>.
    Found 1-bit register for signal <rx_reset_0_i>.
    Found 6-bit register for signal <tx_pre_reset_0_i>.
    Found 1-bit register for signal <tx_reset_0_i>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <v5_emac_v1_5_locallink> synthesized.


Synthesizing Unit <UDP_IP_Core>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/UDP_IP_Core.vhd".
Unit <UDP_IP_Core> synthesized.


Synthesizing Unit <v5_emac_v1_5_example_design>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.vhd".
WARNING:Xst:646 - Signal <valid_out_usr_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <usr_data_trans_phase_on> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_clk_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_ll_src_rdy_n_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <refclk_ibufg_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <light0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <input_word<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit up counter for signal <counter>.
    Found 12-bit register for signal <idelayctrl_reset_0_r<12:1>>.
    Found 6-bit register for signal <ll_pre_reset_0_i>.
    Found 1-bit register for signal <ll_reset_0_i>.
    Found 8-bit register for signal <transmit_data_input_bus>.
    Summary:
	inferred   1 Counter(s).
	inferred  27 D-type flip-flop(s).
Unit <v5_emac_v1_5_example_design> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 12-bit adder                                          : 2
 12-bit subtractor                                     : 4
 16-bit adder                                          : 3
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 9
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 12-bit up counter                                     : 2
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 9-bit updown counter                                  : 2
# Accumulators                                         : 1
 12-bit updown accumulator                             : 1
# Registers                                            : 160
 1-bit register                                        : 126
 12-bit register                                       : 12
 16-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 20
# Xors                                                 : 33
 1-bit xor2                                            : 32
 1-bit xor6                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state/FSM> on signal <wr_state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 idle_s   | 000
 frame_s  | 001
 end_s    | 101
 gf_s     | 011
 bf_s     | 100
 ovflow_s | 010
----------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state/FSM> on signal <rd_state[1:3]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 wait_s      | 000
 queue1_s    | 001
 queue2_s    | 010
 queue3_s    | 011
 queue_sof_s | 100
 sof_s       | 110
 data_s      | 101
 eof_s       | 111
-------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state/FSM> on signal <wr_state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 wait_s   | 00
 data_s   | 01
 eof_s    | 10
 ovflow_s | 11
----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state/FSM> on signal <rd_state[1:4]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle_s       | 0000
 queue1_s     | 0011
 queue2_s     | 0010
 queue3_s     | 0110
 queue_ack_s  | 0111
 wait_ack_s   | 0101
 frame_s      | 0100
 drop_s       | 1100
 retransmit_s | 0001
--------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/current_st/FSM> on signal <current_st[1:3]> with gray encoding.
----------------------------------------------------
 State                                  | Encoding
----------------------------------------------------
 rst_state                              | 000
 idle_state                             | 001
 detect_n_store_usr_length_msbyte_state | 011
 store_usr_length_lsbyte_state          | 010
 checksum_gap_state                     | 110
 receive_usr_data_state                 | 111
----------------------------------------------------
Loading device for application Rf_Device from file '5vfx30t.nph' in environment C:\Xilinx\10.1\ISE.
WARNING:Xst:2404 -  FFs/Latches <output<15:0>> (without init value) have a constant value of 0 in block <REG_16B_WREN>.

Synthesizing (advanced) Unit <tx_client_fifo_8>.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal wr_rd_addr may hinder XST clustering optimizations.
Unit <tx_client_fifo_8> synthesized (advanced).
INFO:Xst:2261 - The FF/Latch <usr_data_sel_prev> in Unit <ENABLE_USER_DATA_TRANSMISSION> is equivalent to the following FF/Latch, which will be removed : <usr_data_sel> 
WARNING:Xst:1710 - FF/Latch <rd_enable_delay> (without init value) has a constant value of 1 in block <tx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_enable_delay2> (without init value) has a constant value of 1 in block <tx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rd_valid_pipe_2> of sequential type is unconnected in block <rx_client_fifo_8>.
WARNING:Xst:1293 - FF/Latch <count_en_sig> has a constant value of 0 in block <IPV4_LUT_INDEXER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <source_ready> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <transmit_start_enable_reg> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <transmit_data_input_bus_0> in Unit <v5_emac_v1_5_example_design> is equivalent to the following 7 FFs/Latches, which will be removed : <transmit_data_input_bus_1> <transmit_data_input_bus_2> <transmit_data_input_bus_3> <transmit_data_input_bus_4> <transmit_data_input_bus_5> <transmit_data_input_bus_6> <transmit_data_input_bus_7> 
WARNING:Xst:1710 - FF/Latch <wr_ovflow_dst_rdy> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_accept_pipe_0> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_sof_pipe_0> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FSM_FFd2> has a constant value of 0 in block <wr_state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_en_sig> has a constant value of 0 in block <TARGET_EOF_port_map>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_sof_pipe_1> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wr_fifo_status_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_2> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_3> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_2> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_src_rdy_n> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_3> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:1290 - Hierarchical block <ENABLE_USER_DATA_READ_port_map> is unconnected in block <IPV4_PACKET_TRANSMITTER_port_map>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <output_val_3> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_4> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_5> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_6> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_7> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:1293 - FF/Latch <FSM_FFd1> has a constant value of 0 in block <wr_state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_accept_pipe_1> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_eof_pipe_1> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_7> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_6> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_5> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_4> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_3> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_2> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_1> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_0> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_eof_bram_0> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_0> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_1> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_2> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_3> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_4> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_5> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_6> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_7> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_accept_bram> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_0> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_1> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_2> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_3> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_4> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_5> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_6> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_7> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_8> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_9> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_10> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_11> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <transmit_data_input_bus_0> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <sel_length_LSBs> of sequential type is unconnected in block <OVERRIDE_LUT_CONTROL_port_map>.
WARNING:Xst:1290 - Hierarchical block <ALLOW_ZERO_UDP_CHECKSUM_port_map> is unconnected in block <IPV4_PACKET_TRANSMITTER_port_map>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ENABLE_USER_DATA_TRANSMISSION_port_map> is unconnected in block <IPV4_PACKET_TRANSMITTER_port_map>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 12-bit adder                                          : 2
 12-bit subtractor                                     : 4
 16-bit adder                                          : 3
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 9
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 12-bit up counter                                     : 2
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 9-bit updown counter                                  : 2
# Accumulators                                         : 1
 12-bit updown accumulator                             : 1
# Registers                                            : 433
 Flip-Flops                                            : 433
# Xors                                                 : 33
 1-bit xor2                                            : 32
 1-bit xor6                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <TARGET_EOF_port_map/count_en_sig> has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_7> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_6> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_5> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_4> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_3> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:1710 - FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_10> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_LUT_INDEXER_port_map/LUT_INDEXER_MODULE/value_O_5> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_LUT_INDEXER_port_map/LUT_INDEXER_MODULE/value_O_4> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_LUT_INDEXER_port_map/LUT_INDEXER_MODULE/value_O_3> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_LUT_INDEXER_port_map/LUT_INDEXER_MODULE/value_O_2> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_LUT_INDEXER_port_map/LUT_INDEXER_MODULE/value_O_1> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_LUT_INDEXER_port_map/LUT_INDEXER_MODULE/value_O_0> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_9> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_8> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_6> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_5> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_7> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_3> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_2> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_4> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_0> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_1> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance ideld0 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld1 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld2 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld3 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld4 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld5 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld6 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld7 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideldv in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideler in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ramgen_l in unit tx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_u in unit tx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_l in unit rx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_u in unit rx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16

Optimizing unit <v5_emac_v1_5_example_design> ...

Optimizing unit <gmii_if> ...

Optimizing unit <tx_client_fifo_8> ...

Optimizing unit <rx_client_fifo_8> ...

Optimizing unit <IPV4_PACKET_TRANSMITTER> ...

Optimizing unit <v5_emac_v1_5_locallink> ...
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_accept_pipe_0> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_0> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1> has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2> has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_10> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_accept_pipe_1> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_1> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_accept_bram> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/ENABLE_USER_DATA_READ_port_map/usr_data_sel_prev> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_11> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_9> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_8> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_7> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_6> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_5> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_4> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_3> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_2> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_1> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_0> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_11> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_9> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_0> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_1> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_2> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_3> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_4> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_5> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_6> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_7> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_eof_pipe_1> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_0> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_1> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_7> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_6> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_5> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_4> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_2> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_1> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_0> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_eof_bram_0> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_2> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_10> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_3> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_8> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_7> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_6> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_5> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_4> (without init value) has a constant value of 0 in block <v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_eof_state_reg> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_expire> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/last_byte_reg_out> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port_map/sel_length_LSBs> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/ENABLE_USER_DATA_TRANSMISSION_port_map/usr_data_sel_prev> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/ALLOW_ZERO_UDP_CHECKSUM_port_map/input_reg> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/ALLOW_ZERO_UDP_CHECKSUM_port_map/output_to_datasel> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2398 - RAMs <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l>, <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u> are equivalent

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_0> in Unit <v5_emac_v1_5_example_design> is equivalent to the following FF/Latch, which will be removed : <v5_emac_ll/tx_pre_reset_0_i_0> 
WARNING:Xst:638 - in unit v5_emac_v1_5_example_design Conflict on KEEP property on signal ll_pre_reset_0_i<0> and v5_emac_ll/tx_pre_reset_0_i<0> v5_emac_ll/tx_pre_reset_0_i<0> signal will be lost.
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_1> in Unit <v5_emac_v1_5_example_design> is equivalent to the following FF/Latch, which will be removed : <v5_emac_ll/tx_pre_reset_0_i_1> 
WARNING:Xst:638 - in unit v5_emac_v1_5_example_design Conflict on KEEP property on signal ll_pre_reset_0_i<1> and v5_emac_ll/tx_pre_reset_0_i<1> v5_emac_ll/tx_pre_reset_0_i<1> signal will be lost.
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_2> in Unit <v5_emac_v1_5_example_design> is equivalent to the following FF/Latch, which will be removed : <v5_emac_ll/tx_pre_reset_0_i_2> 
WARNING:Xst:638 - in unit v5_emac_v1_5_example_design Conflict on KEEP property on signal ll_pre_reset_0_i<2> and v5_emac_ll/tx_pre_reset_0_i<2> v5_emac_ll/tx_pre_reset_0_i<2> signal will be lost.
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_3> in Unit <v5_emac_v1_5_example_design> is equivalent to the following FF/Latch, which will be removed : <v5_emac_ll/tx_pre_reset_0_i_3> 
WARNING:Xst:638 - in unit v5_emac_v1_5_example_design Conflict on KEEP property on signal ll_pre_reset_0_i<3> and v5_emac_ll/tx_pre_reset_0_i<3> v5_emac_ll/tx_pre_reset_0_i<3> signal will be lost.
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_4> in Unit <v5_emac_v1_5_example_design> is equivalent to the following FF/Latch, which will be removed : <v5_emac_ll/tx_pre_reset_0_i_4> 
WARNING:Xst:638 - in unit v5_emac_v1_5_example_design Conflict on KEEP property on signal ll_pre_reset_0_i<4> and v5_emac_ll/tx_pre_reset_0_i<4> v5_emac_ll/tx_pre_reset_0_i<4> signal will be lost.
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_5> in Unit <v5_emac_v1_5_example_design> is equivalent to the following FF/Latch, which will be removed : <v5_emac_ll/tx_pre_reset_0_i_5> 
WARNING:Xst:638 - in unit v5_emac_v1_5_example_design Conflict on KEEP property on signal ll_pre_reset_0_i<5> and v5_emac_ll/tx_pre_reset_0_i<5> v5_emac_ll/tx_pre_reset_0_i<5> signal will be lost.
INFO:Xst:2261 - The FF/Latch <ll_reset_0_i> in Unit <v5_emac_v1_5_example_design> is equivalent to the following FF/Latch, which will be removed : <v5_emac_ll/tx_reset_0_i> 
Found area constraint ratio of 100 (+ 5) on block v5_emac_v1_5_example_design, actual ratio is 2.

Final Macro Processing ...

Processing Unit <v5_emac_v1_5_example_design> :
	Found 12-bit shift register for signal <idelayctrl_reset_0_r_12>.
	Found 2-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_valid_pipe_1>.
	Found 2-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_bf_pipe_1>.
	Found 2-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_gf_pipe_1>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_0>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_6>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_7>.
Unit <v5_emac_v1_5_example_design> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 374
 Flip-Flops                                            : 374
# Shift Registers                                      : 12
 12-bit shift register                                 : 1
 2-bit shift register                                  : 3
 3-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : v5_emac_v1_5_example_design.ngr
Top Level Output File Name         : v5_emac_v1_5_example_design
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 68

Cell Usage :
# BELS                             : 529
#      GND                         : 1
#      INV                         : 34
#      LUT1                        : 32
#      LUT2                        : 33
#      LUT3                        : 50
#      LUT4                        : 38
#      LUT5                        : 44
#      LUT6                        : 82
#      MUXCY                       : 101
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 107
# FlipFlops/Latches                : 399
#      FD                          : 23
#      FDC                         : 34
#      FDCE                        : 22
#      FDE                         : 73
#      FDP                         : 14
#      FDPE                        : 12
#      FDR                         : 108
#      FDRE                        : 110
#      FDS                         : 1
#      FDSE                        : 1
#      ODDR                        : 1
# RAMS                             : 4
#      RAMB16                      : 4
# Shift Registers                  : 12
#      SRLC16E                     : 12
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 67
#      IBUF                        : 40
#      IBUFG                       : 1
#      OBUF                        : 26
# Others                           : 20
#      comp_11b_equal              : 2
#      comp_6b_equal               : 4
#      dist_mem_64x8               : 1
#      IDELAYCTRL                  : 1
#      IODELAY                     : 11
#      TEMAC                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx30tff665-1 


Slice Logic Utilization: 
 Number of Slice Registers:             389  out of  20480     1%  
 Number of Slice LUTs:                  325  out of  20480     1%  
    Number used as Logic:               313  out of  20480     1%  
    Number used as Memory:               12  out of   6080     0%  
       Number used as SRL:               12

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    489
   Number with an unused Flip Flop:     100  out of    489    20%  
   Number with an unused LUT:           164  out of    489    33%  
   Number of fully used LUT-FF pairs:   225  out of    489    46%  
   Number of unique control sets:        42

IO Utilization: 
 Number of IOs:                          68
 Number of bonded IOBs:                  68  out of    360    18%  
    IOB Flip Flops/Latches:              10

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     68     2%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
tx_client_clk_0_o                  | BUFG                   | 276   |
rx_client_clk_0_o                  | BUFG                   | 106   |
tx_phy_clk_0_o                     | BUFG                   | 11    |
GMII_RX_CLK_0                      | IBUF+IODELAY+BUFG      | 10    |
clk125                             | IBUFG+BUFG             | 14    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                              | Buffer(FF name)                                                                    | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------+
reset_i(reset_i1_INV_0:O)                                                                                                                   | NONE(ll_pre_reset_0_i_0)                                                           | 57    |
ll_reset_0_i(ll_reset_0_i:Q)                                                                                                                | NONE(UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/LSbyte_REG/output_val_2)          | 14    |
UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/rst_count(UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/rst_count1:O)| NONE(UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/COUNTER_11B_EN_port_map/value_O_0)| 11    |
--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.498ns (Maximum Frequency: 285.878MHz)
   Minimum input arrival time before clock: 2.713ns
   Maximum output required time after clock: 3.395ns
   Maximum combinational path delay: 3.611ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'tx_client_clk_0_o'
  Clock period: 3.498ns (frequency: 285.878MHz)
  Total number of paths / destination ports: 4013 / 642
-------------------------------------------------------------------------
Delay:               3.498ns (Levels of Logic = 4)
  Source:            v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (FF)
  Source Clock:      tx_client_clk_0_o rising
  Destination Clock: tx_client_clk_0_o rising

  Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.471   0.984  v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo)
     LUT5:I0->O            2   0.094   0.485  v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000_SW0 (N63)
     LUT4:I3->O           13   0.094   0.546  v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000 (v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload)
     LUT6:I5->O           12   0.094   0.636  v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001 (v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001)
     LUT3:I1->O            1   0.094   0.000  v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0_rstpot (v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0_rstpot)
     FDR:D                    -0.018          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    ----------------------------------------
    Total                      3.498ns (0.847ns logic, 2.651ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rx_client_clk_0_o'
  Clock period: 3.298ns (frequency: 303.214MHz)
  Total number of paths / destination ports: 1974 / 218
-------------------------------------------------------------------------
Delay:               3.298ns (Levels of Logic = 14)
  Source:            v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Destination:       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11 (FF)
  Source Clock:      rx_client_clk_0_o rising
  Destination Clock: rx_client_clk_0_o rising

  Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.471   1.069  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0)
     LUT6:I0->O            2   0.094   0.581  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr<0>71 (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr<0>71)
     LUT3:I1->O            1   0.094   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_lut<0> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<0> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<1> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<2> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<3> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<4> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<5> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<6> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<8> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<9> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<10> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<10>)
     XORCY:CI->O           1   0.357   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_sub0000<11>)
     FDR:D                    -0.018          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11
    ----------------------------------------
    Total                      3.298ns (1.648ns logic, 1.650ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk125'
  Clock period: 1.889ns (frequency: 529.381MHz)
  Total number of paths / destination ports: 13 / 12
-------------------------------------------------------------------------
Delay:               1.889ns (Levels of Logic = 0)
  Source:            Mshreg_idelayctrl_reset_0_r_12 (FF)
  Destination:       idelayctrl_reset_0_r_12 (FF)
  Source Clock:      clk125 rising
  Destination Clock: clk125 rising

  Data Path: Mshreg_idelayctrl_reset_0_r_12 to idelayctrl_reset_0_r_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.889   0.000  Mshreg_idelayctrl_reset_0_r_12 (Mshreg_idelayctrl_reset_0_r_12)
     FDE:D                    -0.018          idelayctrl_reset_0_r_12
    ----------------------------------------
    Total                      1.889ns (1.889ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tx_client_clk_0_o'
  Total number of paths / destination ports: 120 / 109
-------------------------------------------------------------------------
Offset:              2.713ns (Levels of Logic = 3)
  Source:            v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK (PAD)
  Destination:       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAM)
  Destination Clock: tx_client_clk_0_o rising

  Data Path: v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTTXACK    6   0.000   0.816  v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (v5_emac_ll/tx_ack_0_i)
     LUT4:I0->O            1   0.094   0.576  v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en_SW2 (N51)
     LUT6:I4->O            1   0.094   0.000  v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en_G (N111)
     MUXF7:I1->O          43   0.254   0.465  v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en (v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en)
     RAMB16:ENB                0.414          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    ----------------------------------------
    Total                      2.713ns (0.856ns logic, 1.857ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tx_phy_clk_0_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              1.865ns (Levels of Logic = 2)
  Source:            rst_b (PAD)
  Destination:       v5_emac_ll/v5_emac_block/gmii0/gmii_tx_clk_oddr (FF)
  Destination Clock: tx_phy_clk_0_o rising

  Data Path: rst_b to v5_emac_ll/v5_emac_block/gmii0/gmii_tx_clk_oddr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.341  rst_b_IBUF (PHY_RESET_0_OBUF)
     INV:I->O             59   0.238   0.468  reset_i1_INV_0 (reset_i)
     ODDR:R                    0.000          v5_emac_ll/v5_emac_block/gmii0/gmii_tx_clk_oddr
    ----------------------------------------
    Total                      1.865ns (1.056ns logic, 0.809ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GMII_RX_CLK_0'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.336ns (Levels of Logic = 0)
  Source:            v5_emac_ll/v5_emac_block/gmii0/ideld0:DATAOUT (PAD)
  Destination:       v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0 (FF)
  Destination Clock: GMII_RX_CLK_0 rising

  Data Path: v5_emac_ll/v5_emac_block/gmii0/ideld0:DATAOUT to v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        1   0.000   0.336  v5_emac_ll/v5_emac_block/gmii0/ideld0 (v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<0>)
     FDC:D                    -0.018          v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0
    ----------------------------------------
    Total                      0.336ns (0.000ns logic, 0.336ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rx_client_clk_0_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXDVLD (PAD)
  Destination:       v5_emac_ll/rx_data_valid_0_r (FF)
  Destination Clock: rx_client_clk_0_o rising

  Data Path: v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXDVLD to v5_emac_ll/rx_data_valid_0_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTRXDVLD    2   0.000   0.341  v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (v5_emac_ll/rx_data_valid_0_i)
     FDC:D                    -0.018          v5_emac_ll/rx_data_valid_0_r
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tx_phy_clk_0_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            v5_emac_ll/v5_emac_block/gmii0/gmii_tx_clk_oddr (FF)
  Destination:       GMII_TX_CLK_0 (PAD)
  Source Clock:      tx_phy_clk_0_o rising

  Data Path: v5_emac_ll/v5_emac_block/gmii0/gmii_tx_clk_oddr to GMII_TX_CLK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  v5_emac_ll/v5_emac_block/gmii0/gmii_tx_clk_oddr (GMII_TX_CLK_0_OBUF)
     OBUF:I->O                 2.452          GMII_TX_CLK_0_OBUF (GMII_TX_CLK_0)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tx_client_clk_0_o'
  Total number of paths / destination ports: 104 / 31
-------------------------------------------------------------------------
Offset:              2.875ns (Levels of Logic = 3)
  Source:            UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/current_st_FSM_FFd1 (FF)
  Destination:       UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map:b<7> (PAD)
  Source Clock:      tx_client_clk_0_o rising

  Data Path: UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/current_st_FSM_FFd1 to UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map:b<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.471   0.877  UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/current_st_FSM_FFd1 (UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/current_st_FSM_FFd1)
     LUT4:I0->O            4   0.094   1.085  UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/match_val<3>11 (N9)
     LUT6:I0->O            1   0.094   0.000  UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/match_val<7>1 (UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/match_val<7>1)
     MUXF7:I1->O           0   0.254   0.000  UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/match_val<7>_f7 (UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/match_val<7>)
    comp_11b_equal:b<7>        0.000          UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map
    ----------------------------------------
    Total                      2.875ns (0.913ns logic, 1.962ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GMII_RX_CLK_0'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.807ns (Levels of Logic = 0)
  Source:            v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC (FF)
  Destination:       v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:PHYEMAC0RXDV (PAD)
  Source Clock:      GMII_RX_CLK_0 rising

  Data Path: v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC to v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:PHYEMAC0RXDV
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC (v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC)
    TEMAC:PHYEMAC0RXDV         0.000          v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 70 / 67
-------------------------------------------------------------------------
Delay:               3.611ns (Levels of Logic = 2)
  Source:            rst_b (PAD)
  Destination:       PHY_RESET_0 (PAD)

  Data Path: rst_b to PHY_RESET_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.341  rst_b_IBUF (PHY_RESET_0_OBUF)
     OBUF:I->O                 2.452          PHY_RESET_0_OBUF (PHY_RESET_0)
    ----------------------------------------
    Total                      3.611ns (3.270ns logic, 0.341ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.08 secs
 
--> 

Total memory usage is 279708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  212 (   0 filtered)
Number of infos    :   27 (   0 filtered)

