This is a functioning Vreilog HDL code for a pipelined RISV processor with forwarding to avoid hazards.
