#! /usr/local/Cellar/icarus-verilog/10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd9af510af0 .scope module, "test" "test" 2 4;
 .timescale -9 -12;
v0x7fd9af522480_0 .var "a", 31 0;
v0x7fd9af522570_0 .var "b", 31 0;
v0x7fd9af522600_0 .net "out", 31 0, L_0x7fd9af522980;  1 drivers
S_0x7fd9af50dcb0 .scope module, "uut" "top" 2 8, 3 4 0, S_0x7fd9af510af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
v0x7fd9af521ff0_0 .net/s "a", 31 0, v0x7fd9af522480_0;  1 drivers
v0x7fd9af5220a0_0 .net/s "b", 31 0, v0x7fd9af522570_0;  1 drivers
v0x7fd9af522170_0 .net "out", 31 0, L_0x7fd9af522980;  alias, 1 drivers
v0x7fd9af522220_0 .net "temp1", 31 0, L_0x7fd9af5226d0;  1 drivers
v0x7fd9af5222b0_0 .net "temp2", 31 0, L_0x7fd9af5227c0;  1 drivers
v0x7fd9af522390_0 .net "temp3", 31 0, L_0x7fd9af5228d0;  1 drivers
S_0x7fd9af50c530 .scope module, "alu1" "alu" 3 12, 4 3 0, S_0x7fd9af50dcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x7fd9af503310 .param/l "A_ADD" 0 4 13, C4<00001>;
P_0x7fd9af503350 .param/l "A_AND" 0 4 15, C4<00011>;
P_0x7fd9af503390 .param/l "A_NOP" 0 4 12, C4<00000>;
P_0x7fd9af5033d0 .param/l "A_NOR" 0 4 18, C4<00110>;
P_0x7fd9af503410 .param/l "A_OR" 0 4 16, C4<00100>;
P_0x7fd9af503450 .param/l "A_SUB" 0 4 14, C4<00010>;
P_0x7fd9af503490 .param/l "A_XOR" 0 4 17, C4<00101>;
L_0x7fd9af5226d0 .functor BUFZ 32, v0x7fd9af51ff40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd9af5016b0_0 .net/s "alu_a", 31 0, v0x7fd9af522480_0;  alias, 1 drivers
v0x7fd9af51fd20_0 .net/s "alu_b", 31 0, v0x7fd9af522570_0;  alias, 1 drivers
L_0x1073ab008 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x7fd9af51fdd0_0 .net "alu_op", 4 0, L_0x1073ab008;  1 drivers
v0x7fd9af51fe90_0 .net "alu_out", 31 0, L_0x7fd9af5226d0;  alias, 1 drivers
v0x7fd9af51ff40_0 .var "temp", 31 0;
E_0x7fd9af5017e0 .event edge, v0x7fd9af51fdd0_0, v0x7fd9af5016b0_0, v0x7fd9af51fd20_0;
S_0x7fd9af520070 .scope module, "alu2" "alu" 3 13, 4 3 0, S_0x7fd9af50dcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x7fd9af520230 .param/l "A_ADD" 0 4 13, C4<00001>;
P_0x7fd9af520270 .param/l "A_AND" 0 4 15, C4<00011>;
P_0x7fd9af5202b0 .param/l "A_NOP" 0 4 12, C4<00000>;
P_0x7fd9af5202f0 .param/l "A_NOR" 0 4 18, C4<00110>;
P_0x7fd9af520330 .param/l "A_OR" 0 4 16, C4<00100>;
P_0x7fd9af520370 .param/l "A_SUB" 0 4 14, C4<00010>;
P_0x7fd9af5203b0 .param/l "A_XOR" 0 4 17, C4<00101>;
L_0x7fd9af5227c0 .functor BUFZ 32, v0x7fd9af5209b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd9af5206d0_0 .net/s "alu_a", 31 0, v0x7fd9af522570_0;  alias, 1 drivers
v0x7fd9af5207a0_0 .net/s "alu_b", 31 0, L_0x7fd9af5226d0;  alias, 1 drivers
L_0x1073ab050 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x7fd9af520850_0 .net "alu_op", 4 0, L_0x1073ab050;  1 drivers
v0x7fd9af520900_0 .net "alu_out", 31 0, L_0x7fd9af5227c0;  alias, 1 drivers
v0x7fd9af5209b0_0 .var "temp", 31 0;
E_0x7fd9af520670 .event edge, v0x7fd9af520850_0, v0x7fd9af51fd20_0, v0x7fd9af51fe90_0;
S_0x7fd9af520ae0 .scope module, "alu3" "alu" 3 14, 4 3 0, S_0x7fd9af50dcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x7fd9af520c90 .param/l "A_ADD" 0 4 13, C4<00001>;
P_0x7fd9af520cd0 .param/l "A_AND" 0 4 15, C4<00011>;
P_0x7fd9af520d10 .param/l "A_NOP" 0 4 12, C4<00000>;
P_0x7fd9af520d50 .param/l "A_NOR" 0 4 18, C4<00110>;
P_0x7fd9af520d90 .param/l "A_OR" 0 4 16, C4<00100>;
P_0x7fd9af520dd0 .param/l "A_SUB" 0 4 14, C4<00010>;
P_0x7fd9af520e10 .param/l "A_XOR" 0 4 17, C4<00101>;
L_0x7fd9af5228d0 .functor BUFZ 32, v0x7fd9af521440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd9af521150_0 .net/s "alu_a", 31 0, L_0x7fd9af5226d0;  alias, 1 drivers
v0x7fd9af521240_0 .net/s "alu_b", 31 0, L_0x7fd9af5227c0;  alias, 1 drivers
L_0x1073ab098 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x7fd9af5212e0_0 .net "alu_op", 4 0, L_0x1073ab098;  1 drivers
v0x7fd9af521390_0 .net "alu_out", 31 0, L_0x7fd9af5228d0;  alias, 1 drivers
v0x7fd9af521440_0 .var "temp", 31 0;
E_0x7fd9af5210f0 .event edge, v0x7fd9af5212e0_0, v0x7fd9af51fe90_0, v0x7fd9af520900_0;
S_0x7fd9af521570 .scope module, "alu4" "alu" 3 15, 4 3 0, S_0x7fd9af50dcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x7fd9af521720 .param/l "A_ADD" 0 4 13, C4<00001>;
P_0x7fd9af521760 .param/l "A_AND" 0 4 15, C4<00011>;
P_0x7fd9af5217a0 .param/l "A_NOP" 0 4 12, C4<00000>;
P_0x7fd9af5217e0 .param/l "A_NOR" 0 4 18, C4<00110>;
P_0x7fd9af521820 .param/l "A_OR" 0 4 16, C4<00100>;
P_0x7fd9af521860 .param/l "A_SUB" 0 4 14, C4<00010>;
P_0x7fd9af5218a0 .param/l "A_XOR" 0 4 17, C4<00101>;
L_0x7fd9af522980 .functor BUFZ 32, v0x7fd9af521ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd9af521bd0_0 .net/s "alu_a", 31 0, L_0x7fd9af5227c0;  alias, 1 drivers
v0x7fd9af521cc0_0 .net/s "alu_b", 31 0, L_0x7fd9af5228d0;  alias, 1 drivers
L_0x1073ab0e0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x7fd9af521d60_0 .net "alu_op", 4 0, L_0x1073ab0e0;  1 drivers
v0x7fd9af521e10_0 .net "alu_out", 31 0, L_0x7fd9af522980;  alias, 1 drivers
v0x7fd9af521ec0_0 .var "temp", 31 0;
E_0x7fd9af521b70 .event edge, v0x7fd9af521d60_0, v0x7fd9af520900_0, v0x7fd9af521390_0;
    .scope S_0x7fd9af50c530;
T_0 ;
    %wait E_0x7fd9af5017e0;
    %load/vec4 v0x7fd9af51fdd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %load/vec4 v0x7fd9af5016b0_0;
    %store/vec4 v0x7fd9af51ff40_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x7fd9af5016b0_0;
    %store/vec4 v0x7fd9af51ff40_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x7fd9af5016b0_0;
    %load/vec4 v0x7fd9af51fd20_0;
    %add;
    %store/vec4 v0x7fd9af51ff40_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x7fd9af5016b0_0;
    %load/vec4 v0x7fd9af51fd20_0;
    %sub;
    %store/vec4 v0x7fd9af51ff40_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x7fd9af5016b0_0;
    %load/vec4 v0x7fd9af51fd20_0;
    %and;
    %store/vec4 v0x7fd9af51ff40_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x7fd9af5016b0_0;
    %load/vec4 v0x7fd9af51fd20_0;
    %or;
    %store/vec4 v0x7fd9af51ff40_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x7fd9af5016b0_0;
    %load/vec4 v0x7fd9af51fd20_0;
    %xor;
    %store/vec4 v0x7fd9af51ff40_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x7fd9af5016b0_0;
    %load/vec4 v0x7fd9af51fd20_0;
    %or;
    %inv;
    %store/vec4 v0x7fd9af51ff40_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fd9af520070;
T_1 ;
    %wait E_0x7fd9af520670;
    %load/vec4 v0x7fd9af520850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %load/vec4 v0x7fd9af5206d0_0;
    %store/vec4 v0x7fd9af5209b0_0, 0, 32;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v0x7fd9af5206d0_0;
    %store/vec4 v0x7fd9af5209b0_0, 0, 32;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v0x7fd9af5206d0_0;
    %load/vec4 v0x7fd9af5207a0_0;
    %add;
    %store/vec4 v0x7fd9af5209b0_0, 0, 32;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v0x7fd9af5206d0_0;
    %load/vec4 v0x7fd9af5207a0_0;
    %sub;
    %store/vec4 v0x7fd9af5209b0_0, 0, 32;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v0x7fd9af5206d0_0;
    %load/vec4 v0x7fd9af5207a0_0;
    %and;
    %store/vec4 v0x7fd9af5209b0_0, 0, 32;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x7fd9af5206d0_0;
    %load/vec4 v0x7fd9af5207a0_0;
    %or;
    %store/vec4 v0x7fd9af5209b0_0, 0, 32;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x7fd9af5206d0_0;
    %load/vec4 v0x7fd9af5207a0_0;
    %xor;
    %store/vec4 v0x7fd9af5209b0_0, 0, 32;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0x7fd9af5206d0_0;
    %load/vec4 v0x7fd9af5207a0_0;
    %or;
    %inv;
    %store/vec4 v0x7fd9af5209b0_0, 0, 32;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fd9af520ae0;
T_2 ;
    %wait E_0x7fd9af5210f0;
    %load/vec4 v0x7fd9af5212e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %load/vec4 v0x7fd9af521150_0;
    %store/vec4 v0x7fd9af521440_0, 0, 32;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v0x7fd9af521150_0;
    %store/vec4 v0x7fd9af521440_0, 0, 32;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v0x7fd9af521150_0;
    %load/vec4 v0x7fd9af521240_0;
    %add;
    %store/vec4 v0x7fd9af521440_0, 0, 32;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0x7fd9af521150_0;
    %load/vec4 v0x7fd9af521240_0;
    %sub;
    %store/vec4 v0x7fd9af521440_0, 0, 32;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x7fd9af521150_0;
    %load/vec4 v0x7fd9af521240_0;
    %and;
    %store/vec4 v0x7fd9af521440_0, 0, 32;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x7fd9af521150_0;
    %load/vec4 v0x7fd9af521240_0;
    %or;
    %store/vec4 v0x7fd9af521440_0, 0, 32;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x7fd9af521150_0;
    %load/vec4 v0x7fd9af521240_0;
    %xor;
    %store/vec4 v0x7fd9af521440_0, 0, 32;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x7fd9af521150_0;
    %load/vec4 v0x7fd9af521240_0;
    %or;
    %inv;
    %store/vec4 v0x7fd9af521440_0, 0, 32;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fd9af521570;
T_3 ;
    %wait E_0x7fd9af521b70;
    %load/vec4 v0x7fd9af521d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %load/vec4 v0x7fd9af521bd0_0;
    %store/vec4 v0x7fd9af521ec0_0, 0, 32;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x7fd9af521bd0_0;
    %store/vec4 v0x7fd9af521ec0_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x7fd9af521bd0_0;
    %load/vec4 v0x7fd9af521cc0_0;
    %add;
    %store/vec4 v0x7fd9af521ec0_0, 0, 32;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x7fd9af521bd0_0;
    %load/vec4 v0x7fd9af521cc0_0;
    %sub;
    %store/vec4 v0x7fd9af521ec0_0, 0, 32;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x7fd9af521bd0_0;
    %load/vec4 v0x7fd9af521cc0_0;
    %and;
    %store/vec4 v0x7fd9af521ec0_0, 0, 32;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x7fd9af521bd0_0;
    %load/vec4 v0x7fd9af521cc0_0;
    %or;
    %store/vec4 v0x7fd9af521ec0_0, 0, 32;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x7fd9af521bd0_0;
    %load/vec4 v0x7fd9af521cc0_0;
    %xor;
    %store/vec4 v0x7fd9af521ec0_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x7fd9af521bd0_0;
    %load/vec4 v0x7fd9af521cc0_0;
    %or;
    %inv;
    %store/vec4 v0x7fd9af521ec0_0, 0, 32;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fd9af510af0;
T_4 ;
    %vpi_call 2 15 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd9af522480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd9af522570_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fd9af522480_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fd9af522570_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "test.v";
    "./top.v";
    "./alu.v";
