{"Source Block": ["hdl/projects/fmcjesdadc1/vc707/system_top.v@166:176@HdlIdDef", "  // internal registers\n\n  reg             dma_0_wr = 'd0;\n  reg    [63:0]   dma_0_data = 'd0;\n  reg             dma_1_wr = 'd0;\n  reg    [63:0]   dma_1_data = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/zc706/system_top.v@138:148", "  // internal registers\n\n  reg             dma_0_wr = 'd0;\n  reg    [63:0]   dma_0_data = 'd0;\n  reg             dma_1_wr = 'd0;\n  reg    [63:0]   dma_1_data = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@165:175", "\n  // internal registers\n\n  reg             dma_0_wr = 'd0;\n  reg    [63:0]   dma_0_data = 'd0;\n  reg             dma_1_wr = 'd0;\n  reg    [63:0]   dma_1_data = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@174:184", "  // internal registers\n\n  reg             dma_0_wr = 'd0;\n  reg    [63:0]   dma_0_data = 'd0;\n  reg             dma_1_wr = 'd0;\n  reg    [63:0]   dma_1_data = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@173:183", "\n  // internal registers\n\n  reg             dma_0_wr = 'd0;\n  reg    [63:0]   dma_0_data = 'd0;\n  reg             dma_1_wr = 'd0;\n  reg    [63:0]   dma_1_data = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@137:147", "\n  // internal registers\n\n  reg             dma_0_wr = 'd0;\n  reg    [63:0]   dma_0_data = 'd0;\n  reg             dma_1_wr = 'd0;\n  reg    [63:0]   dma_1_data = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"]], "Diff Content": {"Delete": [[171, "  reg    [63:0]   dma_1_data = 'd0;\n"]], "Add": []}}