{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688374442312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688374442318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 14:24:02 2023 " "Processing started: Mon Jul 03 14:24:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688374442318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374442318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374442318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688374442859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688374442860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop_watch.v 1 1 " "Found 1 design units, including 1 entities, in source file stop_watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stop_watch " "Found entity 1: stop_watch" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374451002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374451002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_down.v 1 1 " "Found 1 design units, including 1 entities, in source file count_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_down " "Found entity 1: count_down" {  } { { "count_down.v" "" { Text "C:/intelFPGA_lite/18.0/cc/count_down.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374451011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374451011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374451014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374451014 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "select.v(30) " "Verilog HDL information at select.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688374451025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select.v 1 1 " "Found 1 design units, including 1 entities, in source file select.v" { { "Info" "ISGN_ENTITY_NAME" "1 select " "Found entity 1: select" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374451026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374451026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/18.0/cc/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374451035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374451035 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lap_stopwatch Timer.v(95) " "Verilog HDL Implicit Net warning at Timer.v(95): created implicit net for \"lap_stopwatch\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374451035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timer " "Elaborating entity \"Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688374451714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Timer.v(230) " "Verilog HDL assignment warning at Timer.v(230): truncated value with size 32 to match size of target (19)" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451732 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Timer.v(231) " "Verilog HDL assignment warning at Timer.v(231): truncated value with size 32 to match size of target (19)" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451732 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Timer.v(232) " "Verilog HDL assignment warning at Timer.v(232): truncated value with size 32 to match size of target (19)" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451732 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 4 Timer.v(235) " "Verilog HDL assignment warning at Timer.v(235): truncated value with size 19 to match size of target (4)" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451732 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 4 Timer.v(236) " "Verilog HDL assignment warning at Timer.v(236): truncated value with size 19 to match size of target (4)" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451732 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 4 Timer.v(237) " "Verilog HDL assignment warning at Timer.v(237): truncated value with size 19 to match size of target (4)" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451732 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 4 Timer.v(238) " "Verilog HDL assignment warning at Timer.v(238): truncated value with size 19 to match size of target (4)" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451732 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 4 Timer.v(239) " "Verilog HDL assignment warning at Timer.v(239): truncated value with size 19 to match size of target (4)" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451732 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 4 Timer.v(240) " "Verilog HDL assignment warning at Timer.v(240): truncated value with size 19 to match size of target (4)" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451732 "|Timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select select:init " "Elaborating entity \"select\" for hierarchy \"select:init\"" {  } { { "Timer.v" "init" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374451735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 select.v(25) " "Verilog HDL assignment warning at select.v(25): truncated value with size 11 to match size of target (1)" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451747 "|Timer|select:init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 select.v(44) " "Verilog HDL assignment warning at select.v(44): truncated value with size 11 to match size of target (1)" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451747 "|Timer|select:init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conv select.v(30) " "Verilog HDL Always Construct warning at select.v(30): inferring latch(es) for variable \"conv\", which holds its previous value in one or more paths through the always construct" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688374451747 "|Timer|select:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv select.v(48) " "Inferred latch for \"conv\" at select.v(48)" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374451747 "|Timer|select:init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:my_clock " "Elaborating entity \"clock\" for hierarchy \"clock:my_clock\"" {  } { { "Timer.v" "my_clock" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374451748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 clock.v(13) " "Verilog HDL assignment warning at clock.v(13): truncated value with size 2 to match size of target (1)" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/18.0/cc/clock.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451761 "|Timer|clock:my_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 clock.v(50) " "Verilog HDL assignment warning at clock.v(50): truncated value with size 2 to match size of target (1)" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/18.0/cc/clock.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451761 "|Timer|clock:my_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 clock.v(68) " "Verilog HDL assignment warning at clock.v(68): truncated value with size 2 to match size of target (1)" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/18.0/cc/clock.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451761 "|Timer|clock:my_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_down count_down:my_count_down " "Elaborating entity \"count_down\" for hierarchy \"count_down:my_count_down\"" {  } { { "Timer.v" "my_count_down" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374451763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 count_down.v(13) " "Verilog HDL assignment warning at count_down.v(13): truncated value with size 2 to match size of target (1)" {  } { { "count_down.v" "" { Text "C:/intelFPGA_lite/18.0/cc/count_down.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451777 "|Timer|count_down:my_count_down"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 count_down.v(70) " "Verilog HDL assignment warning at count_down.v(70): truncated value with size 2 to match size of target (1)" {  } { { "count_down.v" "" { Text "C:/intelFPGA_lite/18.0/cc/count_down.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451777 "|Timer|count_down:my_count_down"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 count_down.v(97) " "Verilog HDL assignment warning at count_down.v(97): truncated value with size 2 to match size of target (1)" {  } { { "count_down.v" "" { Text "C:/intelFPGA_lite/18.0/cc/count_down.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451777 "|Timer|count_down:my_count_down"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stop_watch stop_watch:my_watch " "Elaborating entity \"stop_watch\" for hierarchy \"stop_watch:my_watch\"" {  } { { "Timer.v" "my_watch" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374451778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 stop_watch.v(11) " "Verilog HDL assignment warning at stop_watch.v(11): truncated value with size 2 to match size of target (1)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(25) " "Verilog HDL assignment warning at stop_watch.v(25): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(26) " "Verilog HDL assignment warning at stop_watch.v(26): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(27) " "Verilog HDL assignment warning at stop_watch.v(27): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(28) " "Verilog HDL assignment warning at stop_watch.v(28): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(29) " "Verilog HDL assignment warning at stop_watch.v(29): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(30) " "Verilog HDL assignment warning at stop_watch.v(30): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(31) " "Verilog HDL assignment warning at stop_watch.v(31): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(32) " "Verilog HDL assignment warning at stop_watch.v(32): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(33) " "Verilog HDL assignment warning at stop_watch.v(33): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(34) " "Verilog HDL assignment warning at stop_watch.v(34): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(35) " "Verilog HDL assignment warning at stop_watch.v(35): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(36) " "Verilog HDL assignment warning at stop_watch.v(36): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "stop_watch.v(53) " "Verilog HDL or VHDL warning at the stop_watch.v(53): index expression is not wide enough to address all of the elements in the array" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 53 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(53) " "Verilog HDL assignment warning at stop_watch.v(53): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 stop_watch.v(58) " "Verilog HDL assignment warning at stop_watch.v(58): truncated value with size 2 to match size of target (1)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451801 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(59) " "Verilog HDL assignment warning at stop_watch.v(59): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451803 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 stop_watch.v(78) " "Verilog HDL assignment warning at stop_watch.v(78): truncated value with size 2 to match size of target (1)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451803 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "stop_watch.v(79) " "Verilog HDL or VHDL warning at the stop_watch.v(79): index expression is not wide enough to address all of the elements in the array" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 79 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1688374451803 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(79) " "Verilog HDL assignment warning at stop_watch.v(79): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451803 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 stop_watch.v(84) " "Verilog HDL assignment warning at stop_watch.v(84): truncated value with size 2 to match size of target (1)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451803 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 12 stop_watch.v(85) " "Verilog HDL assignment warning at stop_watch.v(85): truncated value with size 19 to match size of target (12)" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688374451803 "|Timer|stop_watch:my_watch"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "stop_watch.v(101) " "Verilog HDL or VHDL warning at the stop_watch.v(101): index expression is not wide enough to address all of the elements in the array" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 101 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1688374451803 "|Timer|stop_watch:my_watch"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "19 " "Inferred 19 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Timer.v" "Mod0" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "Timer.v" "Mod1" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "Timer.v" "Mod2" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "Timer.v" "Mod5" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "Timer.v" "Mod3" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "Timer.v" "Mod4" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "Timer.v" "Mod6" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 235 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "Timer.v" "Div6" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 236 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "Timer.v" "Div3" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 231 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "Timer.v" "Div1" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 231 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Timer.v" "Div0" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 231 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "Timer.v" "Div2" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 231 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "Timer.v" "Mod7" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 237 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "Timer.v" "Div7" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 238 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "Timer.v" "Div5" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "Timer.v" "Div4" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "Timer.v" "Mod8" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 239 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "Timer.v" "Div8" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "select:init\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"select:init\|Mult0\"" {  } { { "select.v" "Mult0" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374452650 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1688374452650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374452782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374452782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374452782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374452782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374452782 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374452782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_enl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_enl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_enl " "Found entity 1: lpm_divide_enl" {  } { { "db/lpm_divide_enl.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/lpm_divide_enl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374452849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374452849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4le " "Found entity 1: alt_u_div_4le" {  } { { "db/alt_u_div_4le.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/alt_u_div_4le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374453284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453285 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374453285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rll " "Found entity 1: lpm_divide_rll" {  } { { "db/lpm_divide_rll.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/lpm_divide_rll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/alt_u_div_uhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374453432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453432 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374453432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1ml.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1ml.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1ml " "Found entity 1: lpm_divide_1ml" {  } { { "db/lpm_divide_1ml.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/lpm_divide_1ml.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aie " "Found entity 1: alt_u_div_aie" {  } { { "db/alt_u_div_aie.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/alt_u_div_aie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod5 " "Elaborated megafunction instantiation \"lpm_divide:Mod5\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374453610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod5 " "Instantiated megafunction \"lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453610 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374453610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0ml.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0ml.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0ml " "Found entity 1: lpm_divide_0ml" {  } { { "db/lpm_divide_0ml.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/lpm_divide_0ml.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_vlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_vlh " "Found entity 1: sign_div_unsign_vlh" {  } { { "db/sign_div_unsign_vlh.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/sign_div_unsign_vlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8ie " "Found entity 1: alt_u_div_8ie" {  } { { "db/alt_u_div_8ie.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/alt_u_div_8ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374453796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453796 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374453796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dnl " "Found entity 1: lpm_divide_dnl" {  } { { "db/lpm_divide_dnl.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/lpm_divide_dnl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2le " "Found entity 1: alt_u_div_2le" {  } { { "db/alt_u_div_2le.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/alt_u_div_2le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374453952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374453952 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374453952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/lpm_divide_pll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374453982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374453982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374454012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374454012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/alt_u_div_qhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374454049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374454049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod6 " "Elaborated megafunction instantiation \"lpm_divide:Mod6\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 235 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374454090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod6 " "Instantiated megafunction \"lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454090 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 235 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374454090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ull.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ull.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ull " "Found entity 1: lpm_divide_ull" {  } { { "db/lpm_divide_ull.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/lpm_divide_ull.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374454121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374454121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374454149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374454149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4ie " "Found entity 1: alt_u_div_4ie" {  } { { "db/alt_u_div_4ie.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/alt_u_div_4ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374454185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374454185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div6 " "Elaborated megafunction instantiation \"lpm_divide:Div6\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 236 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374454234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div6 " "Instantiated megafunction \"lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454234 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 236 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374454234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rtl " "Found entity 1: lpm_divide_rtl" {  } { { "db/lpm_divide_rtl.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/lpm_divide_rtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374454268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374454268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 231 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374454313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454313 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 231 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374454313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ttl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ttl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ttl " "Found entity 1: lpm_divide_ttl" {  } { { "db/lpm_divide_ttl.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/lpm_divide_ttl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374454343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374454343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 231 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374454394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454394 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 231 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374454394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_utl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_utl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_utl " "Found entity 1: lpm_divide_utl" {  } { { "db/lpm_divide_utl.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/lpm_divide_utl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374454425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374454425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 231 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374454484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454484 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 231 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374454484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/lpm_divide_otl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374454516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374454516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 231 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374454558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454558 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 231 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374454558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/lpm_divide_mtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374454586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374454586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod7 " "Elaborated megafunction instantiation \"lpm_divide:Mod7\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 237 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374454626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod7 " "Instantiated megafunction \"lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454626 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 237 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374454626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div7 " "Elaborated megafunction instantiation \"lpm_divide:Div7\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 238 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374454649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div7 " "Instantiated megafunction \"lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454649 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 238 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374454649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div5 " "Elaborated megafunction instantiation \"lpm_divide:Div5\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 232 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374454678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div5 " "Instantiated megafunction \"lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454678 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 232 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374454678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_avl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_avl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_avl " "Found entity 1: lpm_divide_avl" {  } { { "db/lpm_divide_avl.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/lpm_divide_avl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374454708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374454708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 232 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374454765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454765 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 232 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374454765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bvl " "Found entity 1: lpm_divide_bvl" {  } { { "db/lpm_divide_bvl.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/lpm_divide_bvl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374454795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374454795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "select:init\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"select:init\|lpm_mult:Mult0\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374454989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "select:init\|lpm_mult:Mult0 " "Instantiated megafunction \"select:init\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688374454989 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688374454989 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "select:init\|lpm_mult:Mult0\|multcore:mult_core select:init\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"select:init\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"select:init\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 175 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374455041 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "select:init\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder select:init\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"select:init\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"select:init\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 175 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374455073 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "select:init\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] select:init\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"select:init\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"select:init\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 175 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374455114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "C:/intelFPGA_lite/18.0/cc/db/add_sub_frg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688374455146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374455146 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "select:init\|lpm_mult:Mult0\|altshift:external_latency_ffs select:init\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"select:init\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"select:init\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 175 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374455197 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1688374455686 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "count_down.v" "" { Text "C:/intelFPGA_lite/18.0/cc/count_down.v" 11 -1 0 } } { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 47 -1 0 } } { "clock.v" "" { Text "C:/intelFPGA_lite/18.0/cc/clock.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1688374455741 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1688374455742 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_down:my_count_down\|blink_hr count_down:my_count_down\|blink_hr~_emulated count_down:my_count_down\|blink_hr~1 " "Register \"count_down:my_count_down\|blink_hr\" is converted into an equivalent circuit using register \"count_down:my_count_down\|blink_hr~_emulated\" and latch \"count_down:my_count_down\|blink_hr~1\"" {  } { { "count_down.v" "" { Text "C:/intelFPGA_lite/18.0/cc/count_down.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|count_down:my_count_down|blink_hr"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[16\] init_time_down_buffer\[16\]~_emulated init_time_down_buffer\[16\]~1 " "Register \"init_time_down_buffer\[16\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[16\]~_emulated\" and latch \"init_time_down_buffer\[16\]~1\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[15\] init_time_down_buffer\[15\]~_emulated init_time_down_buffer\[15\]~5 " "Register \"init_time_down_buffer\[15\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[15\]~_emulated\" and latch \"init_time_down_buffer\[15\]~5\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[14\] init_time_down_buffer\[14\]~_emulated init_time_down_buffer\[14\]~9 " "Register \"init_time_down_buffer\[14\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[14\]~_emulated\" and latch \"init_time_down_buffer\[14\]~9\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[13\] init_time_down_buffer\[13\]~_emulated init_time_down_buffer\[13\]~13 " "Register \"init_time_down_buffer\[13\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[13\]~_emulated\" and latch \"init_time_down_buffer\[13\]~13\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[12\] init_time_down_buffer\[12\]~_emulated init_time_down_buffer\[12\]~17 " "Register \"init_time_down_buffer\[12\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[12\]~_emulated\" and latch \"init_time_down_buffer\[12\]~17\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[11\] init_time_down_buffer\[11\]~_emulated init_time_down_buffer\[11\]~21 " "Register \"init_time_down_buffer\[11\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[11\]~_emulated\" and latch \"init_time_down_buffer\[11\]~21\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[10\] init_time_down_buffer\[10\]~_emulated init_time_down_buffer\[10\]~25 " "Register \"init_time_down_buffer\[10\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[10\]~_emulated\" and latch \"init_time_down_buffer\[10\]~25\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[9\] init_time_down_buffer\[9\]~_emulated init_time_down_buffer\[9\]~29 " "Register \"init_time_down_buffer\[9\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[9\]~_emulated\" and latch \"init_time_down_buffer\[9\]~29\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[8\] init_time_down_buffer\[8\]~_emulated init_time_down_buffer\[8\]~33 " "Register \"init_time_down_buffer\[8\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[8\]~_emulated\" and latch \"init_time_down_buffer\[8\]~33\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[7\] init_time_down_buffer\[7\]~_emulated init_time_down_buffer\[7\]~37 " "Register \"init_time_down_buffer\[7\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[7\]~_emulated\" and latch \"init_time_down_buffer\[7\]~37\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[6\] init_time_down_buffer\[6\]~_emulated init_time_down_buffer\[6\]~41 " "Register \"init_time_down_buffer\[6\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[6\]~_emulated\" and latch \"init_time_down_buffer\[6\]~41\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[5\] init_time_down_buffer\[5\]~_emulated init_time_down_buffer\[5\]~45 " "Register \"init_time_down_buffer\[5\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[5\]~_emulated\" and latch \"init_time_down_buffer\[5\]~45\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[4\] init_time_down_buffer\[4\]~_emulated init_time_down_buffer\[4\]~49 " "Register \"init_time_down_buffer\[4\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[4\]~_emulated\" and latch \"init_time_down_buffer\[4\]~49\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[3\] init_time_down_buffer\[3\]~_emulated init_time_down_buffer\[3\]~53 " "Register \"init_time_down_buffer\[3\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[3\]~_emulated\" and latch \"init_time_down_buffer\[3\]~53\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[2\] init_time_down_buffer\[2\]~_emulated init_time_down_buffer\[2\]~57 " "Register \"init_time_down_buffer\[2\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[2\]~_emulated\" and latch \"init_time_down_buffer\[2\]~57\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[1\] init_time_down_buffer\[1\]~_emulated init_time_down_buffer\[1\]~61 " "Register \"init_time_down_buffer\[1\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[1\]~_emulated\" and latch \"init_time_down_buffer\[1\]~61\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_down_buffer\[0\] init_time_down_buffer\[0\]~_emulated init_time_down_buffer\[0\]~65 " "Register \"init_time_down_buffer\[0\]\" is converted into an equivalent circuit using register \"init_time_down_buffer\[0\]~_emulated\" and latch \"init_time_down_buffer\[0\]~65\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_down_buffer[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[31\] select:init\|count\[31\]~_emulated select:init\|count\[31\]~1 " "Register \"select:init\|count\[31\]\" is converted into an equivalent circuit using register \"select:init\|count\[31\]~_emulated\" and latch \"select:init\|count\[31\]~1\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[30\] select:init\|count\[30\]~_emulated select:init\|count\[30\]~6 " "Register \"select:init\|count\[30\]\" is converted into an equivalent circuit using register \"select:init\|count\[30\]~_emulated\" and latch \"select:init\|count\[30\]~6\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[29\] select:init\|count\[29\]~_emulated select:init\|count\[29\]~11 " "Register \"select:init\|count\[29\]\" is converted into an equivalent circuit using register \"select:init\|count\[29\]~_emulated\" and latch \"select:init\|count\[29\]~11\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[28\] select:init\|count\[28\]~_emulated select:init\|count\[28\]~16 " "Register \"select:init\|count\[28\]\" is converted into an equivalent circuit using register \"select:init\|count\[28\]~_emulated\" and latch \"select:init\|count\[28\]~16\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[27\] select:init\|count\[27\]~_emulated select:init\|count\[27\]~21 " "Register \"select:init\|count\[27\]\" is converted into an equivalent circuit using register \"select:init\|count\[27\]~_emulated\" and latch \"select:init\|count\[27\]~21\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[26\] select:init\|count\[26\]~_emulated select:init\|count\[26\]~26 " "Register \"select:init\|count\[26\]\" is converted into an equivalent circuit using register \"select:init\|count\[26\]~_emulated\" and latch \"select:init\|count\[26\]~26\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[25\] select:init\|count\[25\]~_emulated select:init\|count\[25\]~31 " "Register \"select:init\|count\[25\]\" is converted into an equivalent circuit using register \"select:init\|count\[25\]~_emulated\" and latch \"select:init\|count\[25\]~31\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[24\] select:init\|count\[24\]~_emulated select:init\|count\[24\]~36 " "Register \"select:init\|count\[24\]\" is converted into an equivalent circuit using register \"select:init\|count\[24\]~_emulated\" and latch \"select:init\|count\[24\]~36\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[23\] select:init\|count\[23\]~_emulated select:init\|count\[23\]~41 " "Register \"select:init\|count\[23\]\" is converted into an equivalent circuit using register \"select:init\|count\[23\]~_emulated\" and latch \"select:init\|count\[23\]~41\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[22\] select:init\|count\[22\]~_emulated select:init\|count\[22\]~46 " "Register \"select:init\|count\[22\]\" is converted into an equivalent circuit using register \"select:init\|count\[22\]~_emulated\" and latch \"select:init\|count\[22\]~46\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[21\] select:init\|count\[21\]~_emulated select:init\|count\[21\]~51 " "Register \"select:init\|count\[21\]\" is converted into an equivalent circuit using register \"select:init\|count\[21\]~_emulated\" and latch \"select:init\|count\[21\]~51\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[20\] select:init\|count\[20\]~_emulated select:init\|count\[20\]~56 " "Register \"select:init\|count\[20\]\" is converted into an equivalent circuit using register \"select:init\|count\[20\]~_emulated\" and latch \"select:init\|count\[20\]~56\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[19\] select:init\|count\[19\]~_emulated select:init\|count\[19\]~61 " "Register \"select:init\|count\[19\]\" is converted into an equivalent circuit using register \"select:init\|count\[19\]~_emulated\" and latch \"select:init\|count\[19\]~61\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[18\] select:init\|count\[18\]~_emulated select:init\|count\[18\]~66 " "Register \"select:init\|count\[18\]\" is converted into an equivalent circuit using register \"select:init\|count\[18\]~_emulated\" and latch \"select:init\|count\[18\]~66\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[17\] select:init\|count\[17\]~_emulated select:init\|count\[17\]~71 " "Register \"select:init\|count\[17\]\" is converted into an equivalent circuit using register \"select:init\|count\[17\]~_emulated\" and latch \"select:init\|count\[17\]~71\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[16\] select:init\|count\[16\]~_emulated select:init\|count\[16\]~76 " "Register \"select:init\|count\[16\]\" is converted into an equivalent circuit using register \"select:init\|count\[16\]~_emulated\" and latch \"select:init\|count\[16\]~76\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[15\] select:init\|count\[15\]~_emulated select:init\|count\[15\]~81 " "Register \"select:init\|count\[15\]\" is converted into an equivalent circuit using register \"select:init\|count\[15\]~_emulated\" and latch \"select:init\|count\[15\]~81\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[14\] select:init\|count\[14\]~_emulated select:init\|count\[14\]~86 " "Register \"select:init\|count\[14\]\" is converted into an equivalent circuit using register \"select:init\|count\[14\]~_emulated\" and latch \"select:init\|count\[14\]~86\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[13\] select:init\|count\[13\]~_emulated select:init\|count\[13\]~91 " "Register \"select:init\|count\[13\]\" is converted into an equivalent circuit using register \"select:init\|count\[13\]~_emulated\" and latch \"select:init\|count\[13\]~91\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[12\] select:init\|count\[12\]~_emulated select:init\|count\[12\]~96 " "Register \"select:init\|count\[12\]\" is converted into an equivalent circuit using register \"select:init\|count\[12\]~_emulated\" and latch \"select:init\|count\[12\]~96\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[11\] select:init\|count\[11\]~_emulated select:init\|count\[11\]~101 " "Register \"select:init\|count\[11\]\" is converted into an equivalent circuit using register \"select:init\|count\[11\]~_emulated\" and latch \"select:init\|count\[11\]~101\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[10\] select:init\|count\[10\]~_emulated select:init\|count\[10\]~106 " "Register \"select:init\|count\[10\]\" is converted into an equivalent circuit using register \"select:init\|count\[10\]~_emulated\" and latch \"select:init\|count\[10\]~106\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[9\] select:init\|count\[9\]~_emulated select:init\|count\[9\]~111 " "Register \"select:init\|count\[9\]\" is converted into an equivalent circuit using register \"select:init\|count\[9\]~_emulated\" and latch \"select:init\|count\[9\]~111\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[8\] select:init\|count\[8\]~_emulated select:init\|count\[8\]~116 " "Register \"select:init\|count\[8\]\" is converted into an equivalent circuit using register \"select:init\|count\[8\]~_emulated\" and latch \"select:init\|count\[8\]~116\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[7\] select:init\|count\[7\]~_emulated select:init\|count\[7\]~121 " "Register \"select:init\|count\[7\]\" is converted into an equivalent circuit using register \"select:init\|count\[7\]~_emulated\" and latch \"select:init\|count\[7\]~121\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[6\] select:init\|count\[6\]~_emulated select:init\|count\[6\]~126 " "Register \"select:init\|count\[6\]\" is converted into an equivalent circuit using register \"select:init\|count\[6\]~_emulated\" and latch \"select:init\|count\[6\]~126\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[0\] select:init\|count\[0\]~_emulated select:init\|count\[0\]~131 " "Register \"select:init\|count\[0\]\" is converted into an equivalent circuit using register \"select:init\|count\[0\]~_emulated\" and latch \"select:init\|count\[0\]~131\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[5\] select:init\|count\[5\]~_emulated select:init\|count\[5\]~136 " "Register \"select:init\|count\[5\]\" is converted into an equivalent circuit using register \"select:init\|count\[5\]~_emulated\" and latch \"select:init\|count\[5\]~136\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[4\] select:init\|count\[4\]~_emulated select:init\|count\[4\]~141 " "Register \"select:init\|count\[4\]\" is converted into an equivalent circuit using register \"select:init\|count\[4\]~_emulated\" and latch \"select:init\|count\[4\]~141\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[3\] select:init\|count\[3\]~_emulated select:init\|count\[3\]~146 " "Register \"select:init\|count\[3\]\" is converted into an equivalent circuit using register \"select:init\|count\[3\]~_emulated\" and latch \"select:init\|count\[3\]~146\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[2\] select:init\|count\[2\]~_emulated select:init\|count\[2\]~151 " "Register \"select:init\|count\[2\]\" is converted into an equivalent circuit using register \"select:init\|count\[2\]~_emulated\" and latch \"select:init\|count\[2\]~151\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|count\[1\] select:init\|count\[1\]~_emulated select:init\|count\[1\]~156 " "Register \"select:init\|count\[1\]\" is converted into an equivalent circuit using register \"select:init\|count\[1\]~_emulated\" and latch \"select:init\|count\[1\]~156\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[0\] init_time_clock_buffer\[0\]~_emulated init_time_clock_buffer\[0\]~1 " "Register \"init_time_clock_buffer\[0\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[0\]~_emulated\" and latch \"init_time_clock_buffer\[0\]~1\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[13\] init_time_clock_buffer\[13\]~_emulated init_time_clock_buffer\[13\]~5 " "Register \"init_time_clock_buffer\[13\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[13\]~_emulated\" and latch \"init_time_clock_buffer\[13\]~5\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[12\] init_time_clock_buffer\[12\]~_emulated init_time_clock_buffer\[12\]~9 " "Register \"init_time_clock_buffer\[12\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[12\]~_emulated\" and latch \"init_time_clock_buffer\[12\]~9\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[11\] init_time_clock_buffer\[11\]~_emulated init_time_clock_buffer\[11\]~13 " "Register \"init_time_clock_buffer\[11\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[11\]~_emulated\" and latch \"init_time_clock_buffer\[11\]~13\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[10\] init_time_clock_buffer\[10\]~_emulated init_time_clock_buffer\[10\]~17 " "Register \"init_time_clock_buffer\[10\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[10\]~_emulated\" and latch \"init_time_clock_buffer\[10\]~17\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[9\] init_time_clock_buffer\[9\]~_emulated init_time_clock_buffer\[9\]~21 " "Register \"init_time_clock_buffer\[9\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[9\]~_emulated\" and latch \"init_time_clock_buffer\[9\]~21\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[8\] init_time_clock_buffer\[8\]~_emulated init_time_clock_buffer\[8\]~25 " "Register \"init_time_clock_buffer\[8\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[8\]~_emulated\" and latch \"init_time_clock_buffer\[8\]~25\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[7\] init_time_clock_buffer\[7\]~_emulated init_time_clock_buffer\[7\]~29 " "Register \"init_time_clock_buffer\[7\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[7\]~_emulated\" and latch \"init_time_clock_buffer\[7\]~29\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[6\] init_time_clock_buffer\[6\]~_emulated init_time_clock_buffer\[6\]~33 " "Register \"init_time_clock_buffer\[6\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[6\]~_emulated\" and latch \"init_time_clock_buffer\[6\]~33\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[5\] init_time_clock_buffer\[5\]~_emulated init_time_clock_buffer\[5\]~37 " "Register \"init_time_clock_buffer\[5\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[5\]~_emulated\" and latch \"init_time_clock_buffer\[5\]~37\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[4\] init_time_clock_buffer\[4\]~_emulated init_time_clock_buffer\[4\]~41 " "Register \"init_time_clock_buffer\[4\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[4\]~_emulated\" and latch \"init_time_clock_buffer\[4\]~41\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[3\] init_time_clock_buffer\[3\]~_emulated init_time_clock_buffer\[3\]~45 " "Register \"init_time_clock_buffer\[3\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[3\]~_emulated\" and latch \"init_time_clock_buffer\[3\]~45\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[2\] init_time_clock_buffer\[2\]~_emulated init_time_clock_buffer\[2\]~49 " "Register \"init_time_clock_buffer\[2\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[2\]~_emulated\" and latch \"init_time_clock_buffer\[2\]~49\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[1\] init_time_clock_buffer\[1\]~_emulated init_time_clock_buffer\[1\]~53 " "Register \"init_time_clock_buffer\[1\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[1\]~_emulated\" and latch \"init_time_clock_buffer\[1\]~53\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[14\] init_time_clock_buffer\[14\]~_emulated init_time_clock_buffer\[14\]~57 " "Register \"init_time_clock_buffer\[14\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[14\]~_emulated\" and latch \"init_time_clock_buffer\[14\]~57\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[15\] init_time_clock_buffer\[15\]~_emulated init_time_clock_buffer\[15\]~61 " "Register \"init_time_clock_buffer\[15\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[15\]~_emulated\" and latch \"init_time_clock_buffer\[15\]~61\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "init_time_clock_buffer\[16\] init_time_clock_buffer\[16\]~_emulated init_time_clock_buffer\[16\]~65 " "Register \"init_time_clock_buffer\[16\]\" is converted into an equivalent circuit using register \"init_time_clock_buffer\[16\]~_emulated\" and latch \"init_time_clock_buffer\[16\]~65\"" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|init_time_clock_buffer[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "select:init\|detect select:init\|detect~_emulated select:init\|detect~1 " "Register \"select:init\|detect\" is converted into an equivalent circuit using register \"select:init\|detect~_emulated\" and latch \"select:init\|detect~1\"" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|select:init|detect"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_down:my_count_down\|detect count_down:my_count_down\|detect~_emulated count_down:my_count_down\|detect~1 " "Register \"count_down:my_count_down\|detect\" is converted into an equivalent circuit using register \"count_down:my_count_down\|detect~_emulated\" and latch \"count_down:my_count_down\|detect~1\"" {  } { { "count_down.v" "" { Text "C:/intelFPGA_lite/18.0/cc/count_down.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|count_down:my_count_down|detect"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stop_watch:my_watch\|detect stop_watch:my_watch\|detect~_emulated stop_watch:my_watch\|detect~1 " "Register \"stop_watch:my_watch\|detect\" is converted into an equivalent circuit using register \"stop_watch:my_watch\|detect~_emulated\" and latch \"stop_watch:my_watch\|detect~1\"" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|stop_watch:my_watch|detect"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:my_clock\|detect clock:my_clock\|detect~_emulated clock:my_clock\|detect~1 " "Register \"clock:my_clock\|detect\" is converted into an equivalent circuit using register \"clock:my_clock\|detect~_emulated\" and latch \"clock:my_clock\|detect~1\"" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/18.0/cc/clock.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688374455745 "|Timer|clock:my_clock|detect"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1688374455745 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688374458786 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1688374460327 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/cc/output_files/Timer.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/cc/output_files/Timer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374460489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688374460833 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688374460833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4849 " "Implemented 4849 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688374461177 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688374461177 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4794 " "Implemented 4794 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688374461177 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688374461177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688374461201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 14:24:21 2023 " "Processing ended: Mon Jul 03 14:24:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688374461201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688374461201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688374461201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688374461201 ""}
