{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "\n",
    "def label_node(ckt_graph,input_vars,key):\n",
    "    if key in input_vars:\n",
    "        ckt_graph[key][\"level\"] = 0\n",
    "        return 1\n",
    "    elif ckt_graph[key][\"level\"] != -1:\n",
    "        return ckt_graph[key][\"level\"]+1\n",
    "    else:\n",
    "        max_level = -1 \n",
    "        for input in ckt_graph[key][\"inputs\"]:\n",
    "            temp_level = label_node(ckt_graph,input_vars,input)\n",
    "            if temp_level>max_level:\n",
    "                max_level = temp_level\n",
    "        ckt_graph[key][\"level\"] = max_level\n",
    "        return max_level+1\n",
    "\n",
    "def bench2graph(benchfile):\n",
    "    with open(benchfile, 'r') as file:\n",
    "        lines = file.readlines()\n",
    "    \n",
    "    ckt_graph={}\n",
    "    output_vars=[]\n",
    "    input_vars=[]\n",
    "    input_pattern = re.compile(r'^INPUT\\((\\w+)\\)')\n",
    "    output_pattern = re.compile(r'^OUTPUT\\((\\w+)\\)')\n",
    "    \n",
    "    for line in lines:\n",
    "        line = line.strip()\n",
    "        \n",
    "        if \"=\" in line:\n",
    "            gate_match = re.findall(r'\\b\\w+\\b', line)\n",
    "            var_name = gate_match[0].strip()\n",
    "            if var_name in ckt_graph.keys():\n",
    "                ckt_graph[var_name][\"gate\"] = gate_match[1]\n",
    "                ckt_graph[var_name][\"inputs\"] = gate_match[2:]\n",
    "            else:  \n",
    "                node={}  \n",
    "                node[\"level\"] = -1\n",
    "                node[\"outbound\"] = []\n",
    "                node[\"gate\"] = gate_match[1]\n",
    "                node[\"inputs\"] = gate_match[2:]\n",
    "                ckt_graph[var_name] = node\n",
    "            for inp_node in gate_match[2:]:\n",
    "                if inp_node in ckt_graph.keys():\n",
    "                    ckt_graph[inp_node][\"outbound\"].append(var_name)\n",
    "                else:\n",
    "                    node={}\n",
    "                    node[\"level\"] = -1\n",
    "                    node[\"outbound\"] = [var_name]\n",
    "                    node[\"gate\"] = \"\"\n",
    "                    node[\"inputs\"] = []\n",
    "                    ckt_graph[inp_node] = node\n",
    "                    \n",
    "        elif len(line)>3:\n",
    "            if line.startswith(\"INPUT\"):\n",
    "                match = input_pattern.match(line)\n",
    "                if match:\n",
    "                    input_vars.append(match.group(1))\n",
    "            elif line.startswith(\"OUTPUT\"):\n",
    "                match = output_pattern.match(line)\n",
    "                if match:\n",
    "                    output_vars.append(match.group(1))\n",
    "    \n",
    "    for key in ckt_graph.keys():\n",
    "        if key in output_vars:\n",
    "            label_node(ckt_graph,input_vars,key)\n",
    "\n",
    "    return ckt_graph,input_vars,output_vars\n",
    "\n",
    "\n",
    "def graph2bench(ckt_node,inputs,outputs,bench_name,input_node =False):\n",
    "    bench=[f\"# {bench_name}\",f\"# {len(inputs)} INPUTS\", f\"# {len(outputs)} OUTPUTS\", f\"# {len(ckt_node.keys())} Gates\", \"\\n\"]\n",
    "\n",
    "    for input in inputs:\n",
    "        bench.append(f\"INPUT({input})\")\n",
    "    for output in outputs:\n",
    "        bench.append(f\"OUTPUT({output})\")\n",
    "    bench.append(\"\\n\")\n",
    "\n",
    "    gate_no = 0\n",
    "    key_len = len(ckt_node.keys())\n",
    "    if input_node:\n",
    "        key_len -= len(inputs)\n",
    "    appending_level = 1\n",
    "    while gate_no<key_len:\n",
    "        for key in ckt_node.keys():\n",
    "            if ckt_node[key][\"level\"]==appending_level:\n",
    "                if len(ckt_node[key][\"inputs\"])>1:\n",
    "                    gate_inp = \", \".join(ckt_node[key][\"inputs\"])\n",
    "                else: gate_inp = ckt_node[key][\"inputs\"][0]\n",
    "                gate_name = ckt_node[key][\"gate\"]\n",
    "                bench.append(f\"{key} = {gate_name}({gate_inp})\")\n",
    "                gate_no += 1\n",
    "        appending_level += 1\n",
    "\n",
    "    with open(bench_name+\".bench\", 'w') as file:\n",
    "        file.write(\"\\n\".join(bench))\n",
    "        print(bench_name+\" bench file created\")\n",
    "                "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "def convert_gate_line(line, gate_count):\n",
    "    match = re.findall(r'\\b\\w+\\b', line)\n",
    "    gate_dict=[ \"AND\", \"NAND\", \"OR\", \"NOR\", \"XOR\", \"XNOR\", \"NOT\", \"BUF\", \"DFF\"]\n",
    "    \n",
    "    if match:\n",
    "        output_var = match[0]\n",
    "        gate_type = match[1]  # Convert gate type to lowercase\n",
    "        inputs = match[2:]\n",
    "        \n",
    "        if gate_type in gate_dict:\n",
    "            gate_unique_name = f\"{gate_type}{len(inputs)}_{gate_count}\"\n",
    "            converted_line = f\"{gate_type.lower()} {gate_unique_name} ({output_var}, {', '.join(inputs)});\"\n",
    "            return gate_type, converted_line\n",
    "    \n",
    "    return None, None\n",
    "\n",
    "\n",
    "def bench2verilog(file_path, file_name):\n",
    "    with open(file_path, 'r') as file:\n",
    "        lines = file.readlines()\n",
    "    gate_count = 1\n",
    "    input_vars = []\n",
    "    output_vars = []\n",
    "    assigned_vars = []\n",
    "    dff_module = [\n",
    "            \"module DFF(Q, clk, D);\",\n",
    "            \"input D;\",\n",
    "            \"input clk;\",\n",
    "            \"output Q;\",\n",
    "            \"always @(clk)\", \n",
    "            \"begin\",\n",
    "            \"  Q <= D;\", \n",
    "            \"end\", \n",
    "            \"endmodule\"]\n",
    "    opr_lines=[]\n",
    "    gate_types=[]\n",
    "\n",
    "    # Regular expressions to match INPUT, OUTPUT, and gate assignments\n",
    "    input_pattern = re.compile(r'^INPUT\\((\\w+)\\)')\n",
    "    output_pattern = re.compile(r'^OUTPUT\\((\\w+)\\)')\n",
    "    assign_pattern = re.compile(r'^(\\w+)\\s*=\\s*(NAND|NOR|AND|OR|XOR|XNOR|NOT|DFF|BUF)\\((.*)\\)')\n",
    "\n",
    "    for line in lines:\n",
    "        line = line.strip()\n",
    "        if line.startswith(\"INPUT\"):\n",
    "            match = input_pattern.match(line)\n",
    "            if match:\n",
    "                input_vars.append(match.group(1))\n",
    "        elif line.startswith(\"OUTPUT\"):\n",
    "            match = output_pattern.match(line)\n",
    "            if match:\n",
    "                output_vars.append(match.group(1))\n",
    "        else:\n",
    "            match = assign_pattern.match(line)\n",
    "            if match:\n",
    "                assigned_vars.append(match.group(1))\n",
    "                gate_type,opr_line = convert_gate_line(line,gate_count)\n",
    "                if opr_line is not None:\n",
    "                    opr_lines.append(opr_line)\n",
    "                    if gate_type not in gate_types:\n",
    "                        gate_types.append(gate_type) \n",
    "                    gate_count += 1\n",
    "\n",
    "    # Intermediate variables are those assigned but not inputs or outputs\n",
    "    intermediate_vars = [var for var in assigned_vars if var not in input_vars and var not in output_vars]\n",
    "\n",
    "    module_heading = f\"module {file_name}({','.join(input_vars + output_vars)});\"\n",
    "    input_line = f\"input {','.join(input_vars)};\"\n",
    "    output_line = f\"output {','.join(output_vars)};\"\n",
    "    wire_line = f\"wire {','.join(intermediate_vars)};\"\n",
    "    termination_line = \"endmodule\"\n",
    "    main_module=\"\\n\".join([module_heading,\"\",input_line,output_line,wire_line,\"\"]+opr_lines+[\"\",termination_line])\n",
    "    \n",
    "    if \"DFF\" in gate_types:\n",
    "        main_module = \"\\n\".join(dff_module + [\"\\n\", main_module])\n",
    "\n",
    "    with open(file_name+\".v\", 'w') as file:\n",
    "        file.write(main_module)\n",
    "        print(file_name+\" verilog file created\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "def build_cone_forward(cone_graph,ckt_graph,outputs,cone_output,key):\n",
    "    if key in outputs:\n",
    "        cone_graph[key] = ckt_graph [key]\n",
    "        cone_output.append(key)\n",
    "        return\n",
    "    else:\n",
    "        for outbound in ckt_graph[key][\"outbound\"]:\n",
    "            if outbound not in cone_graph.keys():\n",
    "                cone_graph[outbound] = ckt_graph [outbound]\n",
    "                build_cone_forward(cone_graph,ckt_graph,outputs,cone_output,outbound)\n",
    "        return\n",
    "\n",
    "\n",
    "def logic_cone_forward(benchfile,target_text,cone_name):\n",
    "    ckt_graph,inputs,outputs=bench2graph(benchfile)\n",
    "    cone_graph={}\n",
    "    cone_input=[]\n",
    "    cone_output=[]\n",
    "    for input in inputs:\n",
    "        if target_text in input:\n",
    "            cone_input.append(input)\n",
    "            build_cone_forward(cone_graph,ckt_graph,outputs,cone_output,input)\n",
    "    \n",
    "    graph2bench(cone_graph,cone_input,cone_output,cone_name)\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ttlock bench file created\n"
     ]
    }
   ],
   "source": [
    "logic_cone_forward(\"D:\\\\Personal\\\\New folder\\\\BUET_SAT_SIMULATOR\\\\c6288\\\\c6288_ttlock_32k.bench\",\"keyinput\",\"ttlock\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "logic_cone_forward(\"/home/mahmudul-hasan/Research/BUET_SAT_SIMULATOR/bench_ckt/c17.bench\",\"gatx\",\"c17\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "cac32k verilog file created\n"
     ]
    }
   ],
   "source": [
    "bench2verilog(\"D:\\\\Personal\\\\New folder\\\\BUET_SAT_SIMULATOR\\\\src\\\\ttlock.bench\",\"ttlock\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
