<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p192" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_192{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_192{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_192{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_192{left:69px;bottom:563px;letter-spacing:0.15px;}
#t5_192{left:150px;bottom:563px;letter-spacing:0.19px;word-spacing:-0.87px;}
#t6_192{left:149px;bottom:537px;letter-spacing:0.21px;}
#t7_192{left:69px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t8_192{left:130px;bottom:518px;}
#t9_192{left:146px;bottom:512px;letter-spacing:-0.31px;}
#ta_192{left:180px;bottom:518px;}
#tb_192{left:195px;bottom:512px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tc_192{left:69px;bottom:495px;letter-spacing:-0.19px;word-spacing:-0.8px;}
#td_192{left:69px;bottom:478px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#te_192{left:80px;bottom:998px;letter-spacing:-0.15px;}
#tf_192{left:142px;bottom:998px;letter-spacing:-0.18px;}
#tg_192{left:189px;bottom:998px;letter-spacing:-0.15px;}
#th_192{left:432px;bottom:998px;letter-spacing:-0.13px;}
#ti_192{left:525px;bottom:998px;letter-spacing:-0.12px;}
#tj_192{left:525px;bottom:976px;letter-spacing:-0.13px;}
#tk_192{left:525px;bottom:955px;letter-spacing:-0.12px;}
#tl_192{left:189px;bottom:930px;letter-spacing:-0.11px;}
#tm_192{left:432px;bottom:930px;letter-spacing:-0.14px;}
#tn_192{left:525px;bottom:930px;letter-spacing:-0.12px;}
#to_192{left:525px;bottom:909px;letter-spacing:-0.11px;}
#tp_192{left:189px;bottom:885px;letter-spacing:-0.15px;}
#tq_192{left:432px;bottom:885px;letter-spacing:-0.14px;}
#tr_192{left:525px;bottom:885px;letter-spacing:-0.12px;}
#ts_192{left:525px;bottom:863px;letter-spacing:-0.11px;}
#tt_192{left:189px;bottom:839px;letter-spacing:-0.14px;}
#tu_192{left:432px;bottom:839px;letter-spacing:-0.13px;}
#tv_192{left:525px;bottom:839px;letter-spacing:-0.12px;}
#tw_192{left:525px;bottom:817px;letter-spacing:-0.11px;}
#tx_192{left:189px;bottom:793px;letter-spacing:-0.14px;}
#ty_192{left:432px;bottom:793px;letter-spacing:-0.13px;}
#tz_192{left:525px;bottom:793px;letter-spacing:-0.12px;}
#t10_192{left:525px;bottom:771px;letter-spacing:-0.11px;}
#t11_192{left:189px;bottom:747px;letter-spacing:-0.14px;}
#t12_192{left:432px;bottom:747px;letter-spacing:-0.13px;}
#t13_192{left:525px;bottom:747px;letter-spacing:-0.12px;}
#t14_192{left:525px;bottom:726px;letter-spacing:-0.11px;}
#t15_192{left:189px;bottom:701px;letter-spacing:-0.14px;}
#t16_192{left:432px;bottom:701px;letter-spacing:-0.13px;}
#t17_192{left:525px;bottom:701px;letter-spacing:-0.12px;}
#t18_192{left:525px;bottom:680px;letter-spacing:-0.11px;}
#t19_192{left:189px;bottom:655px;letter-spacing:-0.14px;}
#t1a_192{left:525px;bottom:655px;letter-spacing:-0.14px;}
#t1b_192{left:81px;bottom:631px;letter-spacing:-0.16px;}
#t1c_192{left:142px;bottom:631px;letter-spacing:-0.18px;}
#t1d_192{left:189px;bottom:631px;letter-spacing:-0.14px;}
#t1e_192{left:432px;bottom:631px;letter-spacing:-0.13px;}
#t1f_192{left:525px;bottom:631px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1g_192{left:183px;bottom:434px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1h_192{left:269px;bottom:434px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1i_192{left:100px;bottom:411px;letter-spacing:-0.12px;}
#t1j_192{left:101px;bottom:394px;letter-spacing:-0.14px;}
#t1k_192{left:221px;bottom:394px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1l_192{left:450px;bottom:394px;letter-spacing:-0.14px;}
#t1m_192{left:637px;bottom:394px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1n_192{left:87px;bottom:370px;letter-spacing:-0.18px;}
#t1o_192{left:143px;bottom:370px;letter-spacing:-0.14px;}
#t1p_192{left:81px;bottom:345px;letter-spacing:-0.16px;}
#t1q_192{left:142px;bottom:345px;letter-spacing:-0.17px;}
#t1r_192{left:189px;bottom:345px;letter-spacing:-0.15px;}
#t1s_192{left:428px;bottom:345px;letter-spacing:-0.14px;}
#t1t_192{left:521px;bottom:345px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_192{left:521px;bottom:324px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1v_192{left:521px;bottom:307px;letter-spacing:-0.11px;}
#t1w_192{left:189px;bottom:283px;letter-spacing:-0.1px;}
#t1x_192{left:521px;bottom:283px;letter-spacing:-0.12px;}
#t1y_192{left:521px;bottom:261px;letter-spacing:-0.11px;word-spacing:-0.59px;}
#t1z_192{left:521px;bottom:244px;letter-spacing:-0.1px;}
#t20_192{left:521px;bottom:223px;letter-spacing:-0.1px;word-spacing:-0.54px;}
#t21_192{left:521px;bottom:202px;letter-spacing:-0.11px;}
#t22_192{left:521px;bottom:180px;letter-spacing:-0.1px;}
#t23_192{left:521px;bottom:163px;letter-spacing:-0.11px;}
#t24_192{left:521px;bottom:147px;letter-spacing:-0.11px;}
#t25_192{left:521px;bottom:130px;letter-spacing:-0.11px;}
#t26_192{left:121px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t27_192{left:207px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t28_192{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t29_192{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2a_192{left:223px;bottom:1046px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2b_192{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t2c_192{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2d_192{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2e_192{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_192{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_192{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_192{font-size:21px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_192{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_192{font-size:11px;font-family:Verdana_156;color:#000;}
.s6_192{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s7_192{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s8_192{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts192" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg192Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg192" style="-webkit-user-select: none;"><object width="935" height="1210" data="192/192.svg" type="image/svg+xml" id="pdf192" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_192" class="t s1_192">2-176 </span><span id="t2_192" class="t s1_192">Vol. 4 </span>
<span id="t3_192" class="t s2_192">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_192" class="t s3_192">2.10 </span><span id="t5_192" class="t s3_192">MSRS IN THE INTEL® XEON® PROCESSOR E7 FAMILY BASED ON WESTMERE </span>
<span id="t6_192" class="t s3_192">MICROARCHITECTURE </span>
<span id="t7_192" class="t s4_192">The Intel </span>
<span id="t8_192" class="t s5_192">® </span>
<span id="t9_192" class="t s4_192">Xeon </span>
<span id="ta_192" class="t s5_192">® </span>
<span id="tb_192" class="t s4_192">Processor E7 Family is based on the Westmere microarchitecture and supports the MSR inter- </span>
<span id="tc_192" class="t s4_192">faces listed in Table 2-15 (except MSR address 1ADH), Table 2-16, plus additional MSRs listed in Table 2-19. These </span>
<span id="td_192" class="t s4_192">processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_2FH. </span>
<span id="te_192" class="t s6_192">1ADH </span><span id="tf_192" class="t s6_192">429 </span><span id="tg_192" class="t s6_192">MSR_TURBO_RATIO_LIMIT </span><span id="th_192" class="t s6_192">Package </span><span id="ti_192" class="t s6_192">Maximum Ratio Limit of Turbo Mode </span>
<span id="tj_192" class="t s6_192">R/O if MSR_PLATFORM_INFO.[28] = 0. </span>
<span id="tk_192" class="t s6_192">R/W if MSR_PLATFORM_INFO.[28] = 1. </span>
<span id="tl_192" class="t s6_192">7:0 </span><span id="tm_192" class="t s6_192">Package </span><span id="tn_192" class="t s6_192">Maximum Ratio Limit for 1C </span>
<span id="to_192" class="t s6_192">Maximum turbo ratio limit of 1 core active. </span>
<span id="tp_192" class="t s6_192">15:8 </span><span id="tq_192" class="t s6_192">Package </span><span id="tr_192" class="t s6_192">Maximum Ratio Limit for 2C </span>
<span id="ts_192" class="t s6_192">Maximum turbo ratio limit of 2 core active. </span>
<span id="tt_192" class="t s6_192">23:16 </span><span id="tu_192" class="t s6_192">Package </span><span id="tv_192" class="t s6_192">Maximum Ratio Limit for 3C </span>
<span id="tw_192" class="t s6_192">Maximum turbo ratio limit of 3 core active. </span>
<span id="tx_192" class="t s6_192">31:24 </span><span id="ty_192" class="t s6_192">Package </span><span id="tz_192" class="t s6_192">Maximum Ratio Limit for 4C </span>
<span id="t10_192" class="t s6_192">Maximum turbo ratio limit of 4 core active. </span>
<span id="t11_192" class="t s6_192">39:32 </span><span id="t12_192" class="t s6_192">Package </span><span id="t13_192" class="t s6_192">Maximum Ratio Limit for 5C </span>
<span id="t14_192" class="t s6_192">Maximum turbo ratio limit of 5 core active. </span>
<span id="t15_192" class="t s6_192">47:40 </span><span id="t16_192" class="t s6_192">Package </span><span id="t17_192" class="t s6_192">Maximum Ratio Limit for 6C </span>
<span id="t18_192" class="t s6_192">Maximum turbo ratio limit of 6 core active. </span>
<span id="t19_192" class="t s6_192">63:48 </span><span id="t1a_192" class="t s6_192">Reserved </span>
<span id="t1b_192" class="t s6_192">1B0H </span><span id="t1c_192" class="t s6_192">432 </span><span id="t1d_192" class="t s6_192">IA32_ENERGY_PERF_BIAS </span><span id="t1e_192" class="t s6_192">Package </span><span id="t1f_192" class="t s6_192">See Table 2-2. </span>
<span id="t1g_192" class="t s7_192">Table 2-19. </span><span id="t1h_192" class="t s7_192">Additional MSRs Supported by the Intel® Xeon® Processor E7 Family </span>
<span id="t1i_192" class="t s8_192">Register </span>
<span id="t1j_192" class="t s8_192">Address </span><span id="t1k_192" class="t s8_192">Register Name / Bit Fields </span><span id="t1l_192" class="t s8_192">Scope </span><span id="t1m_192" class="t s8_192">Bit Description </span>
<span id="t1n_192" class="t s8_192">Hex </span><span id="t1o_192" class="t s8_192">Dec </span>
<span id="t1p_192" class="t s6_192">13CH </span><span id="t1q_192" class="t s6_192">316 </span><span id="t1r_192" class="t s6_192">MSR_FEATURE_CONFIG </span><span id="t1s_192" class="t s6_192">Core </span><span id="t1t_192" class="t s6_192">AES Configuration (RW-L) </span>
<span id="t1u_192" class="t s6_192">Privileged post-BIOS agent must provide a #GP handler </span>
<span id="t1v_192" class="t s6_192">to handle unsuccessful read of this MSR. </span>
<span id="t1w_192" class="t s6_192">1:0 </span><span id="t1x_192" class="t s6_192">AES Configuration (RW-L) </span>
<span id="t1y_192" class="t s6_192">Upon a successful read of this MSR, the configuration of </span>
<span id="t1z_192" class="t s6_192">AES instruction set availability is as follows: </span>
<span id="t20_192" class="t s6_192">11b: AES instructions are not available until next RESET. </span>
<span id="t21_192" class="t s6_192">Otherwise, AES instructions are available. </span>
<span id="t22_192" class="t s6_192">Note, AES instruction set is not available if read is </span>
<span id="t23_192" class="t s6_192">unsuccessful. If the configuration is not 01b, AES </span>
<span id="t24_192" class="t s6_192">instructions can be mis-configured if a privileged agent </span>
<span id="t25_192" class="t s6_192">unintentionally writes 11b. </span>
<span id="t26_192" class="t s7_192">Table 2-18. </span><span id="t27_192" class="t s7_192">Additional MSRs Supported by Intel® Processors Based on Westmere Microarchitecture </span>
<span id="t28_192" class="t s8_192">Register </span>
<span id="t29_192" class="t s8_192">Address </span><span id="t2a_192" class="t s8_192">Register Name / Bit Fields </span><span id="t2b_192" class="t s8_192">Scope </span><span id="t2c_192" class="t s8_192">Bit Description </span>
<span id="t2d_192" class="t s8_192">Hex </span><span id="t2e_192" class="t s8_192">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
