Product Factsheet                       DA7213 Datasheet
DA7212 stereo CODEC with enhanced automatic level
controller and 1.2W speaker driver
GENERAL DESCRIPTION                                      KEY FEATURES
                                                               100dB stereo audio playback into 16-
DA7212 is a high performance, low-power                         32 ohm headphones
audio codec with an enhanced hybrid ALC and
                                                               67mW headphone driver into 16Ω at
a powerful speaker driver targeting portable
                                                                2.5V;
and embedded applications. The audio front-
end simultaneously supports stereo FM line                           o Minimal external components:
input with four analogue (or two analogue and                              a capless, true-ground driver
two digital) microphones with two independent                              eliminates bulky headphone
microphone biases. Comprehensive analogue                                  coupling capacitors
mixing and bypass paths to the output drivers                  1.2W mono speaker driver
are available.                                                 3.1mW quiescent power consumption
                                                                for DAC to headphone playback
The headphone output is true-ground Class-G                    Single supply operation
with integrated charge pump. There is also a
differential Class AB speaker driver that can                  Stereo digital microphone support
serve as a mono lineout.                                       Supports up to four microphones with
                                                                two separate low-noise microphone-
Digital audio transfer to/from the external                     bias outputs
processor is via a bidirectional I2S interface                 Low-power PLL provides system
that supports all common sample rates. The                      clocking and audio sample rate
device may be operated in slave or master                       flexibility
modes using the internal PLL which may be                      Built-in 5-band equaliser, ALC and
bypassed if not required.                                       noise-gate functions
                                                               Built-in beep generator that outputs all
To fully optimise each customer application, a
                                                                DTMF keypad values, as well as
range of built-in filtering, equalisation and
                                                                mixing two independently configurable
audio enhancements are available. These are
                                                                sine waves between 10Hz and 12kHz
accessible by the processor over the I2C serial
interface and can be used to minimise latency                  34-ball WLCSP (4.54mm x 1.66mm)
and power consumption.                                          package
                                                               Staggered 0.5mm pitch for easy PCB
                                                                routing
                                                         APPLICATIONS
                                                               Personal Media Players
                                                               Audio headphone/headsets
                                                               Wearables
                                                               Embedded applications
                                                               Arduino compatible development
                                                                systems
 DA7212 chip: WLCSP34, with a staggered
                   0.5mm pitch
                                                                                                       Page 1 of 14
                                   Dialog Semiconductor 2013 Confidential
                                        (DA7212-FS1e-14021940219)


                          DA7213 Datasheet
SYSTEM OVERVIEW
           Figure 1: Component values shown for a typical application
                                                                      Page 2 of 14
                      Dialog Semiconductor 2013 Confidential
                           (DA7212-FS1e-14021940219)


Table of contents
SYSTEM OVERVIEW ................................................................................................................................................................2
TABLE OF CONTENTS ............................................................................................................................................................3
POWER SUPPLY BLOCKS ......................................................................................................................................................4
  Audio Parametrics ..................................................................................................................................................................4
    Analogue to Digital Converter (ADC) ..................................................................................................................................4
    Microphone Bias ..................................................................................................................................................................5
    Input Mixing Units ................................................................................................................................................................5
  Audio Outputs .........................................................................................................................................................................6
    Digital to Analogue Converter (DAC) ..................................................................................................................................6
    Class AB Lineout Amplifier / Speaker Driver .......................................................................................................................7
    True Ground Charge Pump .................................................................................................................................................8
    True Ground Headphone Amplifier .....................................................................................................................................8
  Clock Generation ....................................................................................................................................................................9
    MCLK Input..........................................................................................................................................................................9
  Phase Locked Loop (PLL) ......................................................................................................................................................9
    PLL Mode ............................................................................................................................................................................9
    Bypass Mode .......................................................................................................................................................................9
SIGNALS AND PACKAGING .................................................................................................................................................10
  Pad Description ....................................................................................................................................................................10
PIN DESCRIPTIONS ...............................................................................................................................................................11
PACKAGE ...............................................................................................................................................................................12
  Package Physical Dimensions .............................................................................................................................................12
ORDERING INFORMATION ...................................................................................................................................................13
                                                                                                                                                                     Page 3 of 14
                                                        Dialog Semiconductor 2013 Confidential
                                                                (DA7212-FS1e-14021940219)


POWER SUPPLY BLOCKS
Audio Parametrics
Analogue to Digital Converter (ADC)
       PARAMETER                  SYMBOL              TEST CONDITIONS                 Min           Typ            Max        UNIT
                                                      Digital output level =
Full-scale input signal              VMAX                                                       1.6 × VDDA                     VPP
                                                              0dBFS
                                                           A-weighted
Signal to Noise Ratio               SNR2                                                             90                        dB
                                                        no input selected
                                                             -1dBFS
                                                                                                     -85                       dB
Total Harmonic Distortion                             44.1kHz slave mode
                                   THD+N3
plus Noise                                                   -1dBFS
                                                                                                     -80                       dB
                                                        32kHz PLL mode
In-band Spurious                                  Analog input level = 0dBFS                         -85                       dB
Channel separation                                                                                   90                        dB
Pass band                            BPASS                                                                       0.45*Fs       Hz
                                                           Fs  48kHz                                              7*Fs
Stop band                           BSTOP                                           0.56*Fs                                    Hz
                                                        Fs = 88.2/96kHz                                           3.5*Fs
                                                           Voice mode                                              ±0.3
Pass band Ripple                                                                                                               dB
                                                          Music mode                                               ±0.1
                                                           Voice mode                  70
Stop band Attenuation                                                                                                          dB
                                                          Music mode                   55
                                                           Voice mode                              4.3/Fs
Group delay                                               Music mode                               18/Fs           600         µs
                                                        Fs = 88.2/96kHz                             9/Fs
                                                      Between left and right
Group delay mismatch                                                                                                 2         µs
                                                            channels
                                        4
                                 PSRR with                20Hz – 2kHz                  70
Power Supply Rejection            respect to                                                                                   dB
Ratio                               VDDA                      20kHz                    50
2
  SNR (signal-to-noise ratio) is a ratio of the full-scale output signal level to the noise level with no signal applied.
3
  THD+N (total harmonic distortion plus noise) is a ratio of the level of the harmonics and noise to the output signal.
4
  PSRR (power supply rejection ratio) is a measure of the attenuation of a signal on the supply to the signal at the output.
                                                                                                                       Page 4 of 14
                                              Dialog Semiconductor 2013 Confidential
                                                   (DA7212-FS1e-14021940219)


Microphone Bias
                                                MICBIAS1 and MICBIAS2
        PARAMETER              SYMBOL            TEST CONDITIONS            Min        Typ     Max      UNIT
                                                                            1.52       1.57    1.62
                                                 No load, VDD_MIC >         2.18       2.25    2.32
Bias Voltage                    VMICBIAS                                                                   V
                                                   VMICBIAS + 200mV         2.41       2.48    2.56
                                                                            2.91       3.00    3.10
Maximum Current                   IBIAS          Voltage drop < 50mV                     2               mA
                              PSRR with              20Hz – 200Hz            70
Power Supply Rejection         respect to                                                                 dB
Ratio                          VDD_MIC                   >2kHz               50
Output Noise Voltage             VNOISE            VMICBIAS ≤ 2.2V                       5              µVRMS
                                                     IBIAS < 100uA                     100
Capacitive Load                                                                                           pF
                                                  100uA < IBIAS < 2mA                  200
Input Mixing Units
                         (MIC1_P/MIC1_N/MIC2_P/MIC2_N/AUX_L/AUX_R ) to ADC_L/ADC_R
       PARAMETER            SYMBOL               TEST CONDITIONS              Min       Typ     Max     UNIT
                                                     Single-ended                  0.8 × VDD_A
                                                      Differential                 1.6 × VDD_A
Full-scale input signal      VMAX                                                                        VPP
                                             MICn_PGA = AUXx_PGA =
                                                   INx_PGA = 0dB
                                                  MIC, single-ended            12        15      18
Input resistance              RIN                                                                         kΩ
                                                          AUX                   6                40
Input capacitance             CIN                                                         1               pF
Amplitude ripple                                    20Hz to 20kHz             -0.5              +0.5      dB
                                             MIC1_PGA and MIC2_PGA             -6                36
Programmable gain                           AUXL_PGA and AUXR_PGA             -54                15       dB
                                               INL_PGA and INR_PGA            -4.5               18
                                             MIC1_PGA and MIC2_PGA                        6
Programmable gain step                      AUXL_PGA and AUXR_PGA                       1.5               dB
size
                                               INL_PGA and INR_PGA                      1.5
Absolute gain accuracy                               0dB @ 1kHz               -1.0              +1.0      dB
Left/Right gain mismatch                            20Hz to 20kHz             -0.1              +0.1      dB
                                                                                                  Page 5 of 14
                                         Dialog Semiconductor 2013 Confidential
                                              (DA7212-FS1e-14021940219)


Gain step error                                    20Hz to 20kHz              -0.1               +0.1      dB
                                            Inputs connected to GND,
                                            A-weighted, input-referred,
Input noise level                            measured @ ADC output                                       µVRMS
                                               MIC1/2_PGA = 24dB                          5
                                               AUXL/R_PGA = 15dB                         6.5
                                          Differential, A-weighted, input-
Input Amplifier SNR                                                                     110                dB
                                                     referenced.
                                                Single-ended input
                            PSRR                   20Hz to 2kHz                70                          dB
Power supply rejection        with                      20kHz                  50
ratio                     respect to              Differential input
                            VDDA                   20Hz to 2kHz                90                           dB
                                                        20kHz                  70
Audio Outputs
Digital to Analogue Converter (DAC)
       PARAMETER              SYMBOL            TEST CONDITIONS              Min       Typ     Max       UNIT
Full-scale output signal         VMAX        Digital input level = 0dBFS           1.6×VDDA               VPP
Signal to Noise Ratio            SNR                  A-weighted                       100                 dB
                                                        -1dBFS
                                                                                       -90                 dB
Total Harmonic Distortion                       44.1kHz slave mode
                               THD+N
Plus Noise                                              -1dBFS
                                                                                       -80                 dB
                                                  32kHz PLL mode
Channel separation                                                                      90                 dB
Pass band                        BPASS                                                       0.45×Fs      kHz
                                                      Fs  48kHz                               7×Fs
Stop band                        BSTOP                                     0.56×Fs                        kHz
                                                  Fs = 88.2/96kHz                            3.5×Fs
                                                      Voice mode                              ±0.15
Pass band Ripple                                                                                           dB
                                                      Music mode                               ±0.1
                                                      Voice mode              70
Stop band Attenuation                                                                                      dB
                                                      Music mode              55
                                                      Voice mode                      4.8/Fs
Group delay                                           Music mode                     18.5/Fs    650        µs
                                                  Fs = 88.2/96kHz                      9/Fs
Group delay variation                              20Hz to 20kHz                                 1         µs
                                               Between left and right
Group delay mismatch                                                                             2         µs
                                                       channels
                             PSRR with              20Hz to 2kHz              70
Power Supply Rejection        respect to                                                                   dB
Ratio                           VDDA                     20kHz                50
                                                                                                   Page 6 of 14
                                       Dialog Semiconductor 2013 Confidential
                                            (DA7212-FS1e-14021940219)


Class AB Lineout Amplifier / Speaker Driver
                                        From DAC_L/DAC_R to (SP_P, SP_N)
       PARAMETER              SYMBOL            TEST CONDITIONS           Min      Typ    Max       UNIT
Full-scale output signal         VMAX                 No load                  1.8×VDD_SP            VPP
                                                  VDD_SP = 1.2V
                                                    THD < 10%                        65            mW RMS
                                                 RLOAD = 8Ω, 1kHz
                                                  VDD_SP = 1.5V
                                                    THD < 10%                       115            mW RMS
                                                 RLOAD = 8Ω, 1kHz
Maximum output power             PMAX
                                                  VDD_SP = 3.7V
                                                    THD < 10%                       745            mW RMS
                                                 RLOAD = 8Ω, 1kHz
                                                  VDD_SP = 5.0V
                                                    THD < 10%                      1200            mW RMS
                                                 RLOAD = 8Ω, 1kHz
                                                                           6.4        8               Ω
Load impedance                  RLOAD                                                       1         µH
                                                                                          200         pF
Frequency response                                     ±0.5dB              20             20k         Hz
Amplitude ripple                                   20Hz to 20kHz          -0.5             0.5        dB
Programmable gain                                                         -48             +15         dB
Mute attenuation                                                                    100               dB
Programmable gain step                                                                1               dB
size
Absolute gain accuracy                              0dB @ 1kHz            -0.8            +0.8        dB
Gain step error                                    20Hz to 20kHz          -0.1            +0.1        dB
                                                     A-weighted
Signal to noise ratio            SNR                 gain = 0dB                    96.5               dB
                                                  VDD_SP = 1.6V
                                                  Non A-weighted
Output Noise Level              VNOISE              Gain ≤ -15dB                      6               µV
                                                   20Hz to 20kHz
                                                  VDD_SP = 1.6V
                                                      -1dBFS
                                                                                    -86               dB
                                                44.1kHz slave mode
Total Harmonic Distortion                           RLOAD > 2kΩ
                               THD+N
Plus Noise                                        VDD_SP = 1.6V
                                                      -1dBFS
                                                                                    -80               dB
                                                 32kHz PLL mode
                                                    RLOAD > 2kΩ
                              PSRR with            20Hz to 2kHz            90
Power Supply Rejection        respect to                                                              dB
Ratio                          VDD_SP                  20kHz               70
                                                                                              Page 7 of 14
                                        Dialog Semiconductor 2013 Confidential
                                             (DA7212-FS1e-14021940219)


True Ground Charge Pump
                                           HPCSP and HPCSN
       PARAMETER         SYMBOL          TEST CONDITIONS          Min         Typ       Max      UNIT
                                           CP_MOD = 11                       VDD_A
Positive rail output     VDDCSP                                                                    V
                                           CP_MOD = 10                     VDD_A / 2
                                           CP_MOD = 11                      -VDD_A
Negative rail output     VDDCSN                                                                    V
                                           CP_MOD = 10                   -(VDD_A / 2)
Flyback capacitor                          One capacitor                      1.0                  µF
Reservoir capacitors                       Two capacitors                     1.0                  µF
True Ground Headphone Amplifier
                                  From DAC_L/DAC_R to (HP_L/HP_R)
       PARAMETER         SYMBOL          TEST CONDITIONS           Min        Typ     Max       UNIT
Full-scale Output Signal    VMAX               No load                    1.6×VDD_A              VPP
DC output offset                          HP Gain < -30dB                             100        µV
                                            VDD_A = 1.6V                     L = 23
                                             THD < 0.1%                                        mW RMS
                                          RLOAD=16Ω, 1kHz                    R = 23
Maximum power per                           VDD_A = 1.8V
                            PMAX                                             L = 29
channel                                      THD < 0.1%                                        mW RMS
                                                                             R = 29
                                          RLOAD=16Ω, 1kHz
                                            VDD_A = 2.5V
                                                                             L = 67
                                             THD < 0.1%                                        mW RMS
                                                                             R = 67
                                          RLOAD=16Ω, 1kHz
                           RLOAD                                    13         16                 Ω
Load Impedance              LLOAD                                                     400        µH
                           CLOAD                                                      500         pF
Frequency Response                             ±0.5dB               20                20k        Hz
Amplitude Ripple                           20Hz to 20kHz           -0.5               +0.5       dB
Programmable Gain                                                  -56                 +6        dB
Mute Attenuation                                                               70                dB
Programmable Gain Step                                                         1.0               dB
Size
Absolute Gain Accuracy                      0dB @ 1kHz             -0.8               +0.8       dB
Input Gain L/R-Mismatch                    20Hz to 20kHz           -0.1               +0.1       dB
Input Gain Step Error                      20Hz to 20kHz           -0.1               +0.1       dB
                                             A-weighted
                                              gain = 0dB
Signal to Noise Ratio       SNR                                                                  dB
                                            VDD_A = 2.5V                      100
                                            VDD_A = 1.8V                       98
                                                                                           Page 8 of 14
                                  Dialog Semiconductor 2013 Confidential
                                       (DA7212-FS1e-14021940219)


                              VNOISE               20 to 20kHz,
Output Noise Level
                                                 non A-weighted                                2.5       uVrms
                                                   gain < -20dB
                                                  VDD_A = 1.6V
Total Harmonic Distortion
                          THD+N                      -5dBFS                          -87                  dB
Plus Noise
                                                    RLOAD=16Ω
                            PSRR with              20Hz to 2kHz           70
Power Supply Rejection      respect to                                                                    dB
Ratio                        VDD_A                    20kHz               50
Clock Generation
MCLK Input
PARAMETER                 SYMBOL       TEST CONDITIONS                   Min          Typ     Max      UNIT
                                             MCLK squarer enabled             0.3             VDD_IO
Input Amplitude                                                                                             V
                                            MCLK squarer disabled        0.9×VDD_IO           VDD_IO
                                                                             300                            Ω
Input Impedance                             DC impedance > 10 MΩ
                                                                              0.5         1       2        pF
MCLK rise time                                                                                  8ns
Phase Locked Loop (PLL)
PLL Mode
PARAMETER                 SYMBOL        TEST CONDITIONS                    Min      Typ      Max       UNIT
                               JC                 Cycle jitter (rms)                            50         ps
MCLK Input Jitter
                               JA               Absolute jitter (rms)                          100         ps
                                                    Normal mode                 5               50        MHz
Input frequency               FIN
                                                    32kHz mode                        32.768              kHz
                                                  DAI slave mode
SRM Tracking Range                                                             -4                4         %
                                             WCLK frequency variation
                                                  DAI slave mode
SRM Tracking Rate                                                                               50       ppm/s
                                                   WCLK drift rate
Bypass Mode
PARAMETER                 SYMBOL        TEST CONDITIONS                    Min      Typ      Max       UNIT
                               JC                 Cycle jitter (rms)                           TBD         ps
Input Jitter                                                                                   TBD
                               JA               Absolute jitter (rms)                                      ps
                                                 Sample frequency:
Input frequency               FIN          11.025, 22.05, 44.1, 88.2kHz              11.2896              MHz
                                            8, 12, 16, 24, 32, 48, 96kHz              12.288
                                                                                                    Page 9 of 14
                                       Dialog Semiconductor 2013 Confidential
                                            (DA7212-FS1e-14021940219)


SIGNALS AND PACKAGING
Pad Description
        1      2     3     4         5          6         7           8      9          10     11      12         13      14      15      16      17
 A    HPCSP         HP_L           HP_R                DACREF               VMID              VDD_SP             SP_N           MICBIAS1        MICBIAS2
                         GND_                 VDD_A/
 B          GND_CP
                         SENSE                VDD_CP
                                                                    VREF              GND_A           SP_P              VDD_MIC          MIC1_N
 C    HPCSN        HPCFN          DATIN                DATOUT               SDA                 MCLK             AUX_L           MIC2_N          MIC1_P
 D           HPCFP        BCLK                 WCLK                  SCL              VDD_IO         VDD_DIG             AUX_R           MIC2_P
        1      2     3      4         5          6        7            8     9          10      11     12         13      14       15      16      17
                                                                         KEY
                               Sensitive                 Low Power                                      View from above
                                                                                 Quiet Ground
                               Analogue                  (up to 100mA)                                     “Live Bug”
                                                         Medium Power
                               Noisy Digital                                     Noisy Ground
                                                         (up to 500mA)
                                                    Figure 2: DA7213 ball layout
                                                                                                                                       Page 10 of 14
                                             Dialog Semiconductor 2013 Confidential
                                                    (DA7212-FS1e-14021940219)


Pin Descriptions
                                                                               ALTERNATE
  PIN NAME    BUMP / PIN                          FUNCTION                                          CLASS
                                                                                FUNCTION
                                                  Audio Inputs
                         Differential mic. input 1 (pos) / Single-ended mic.  Digital mic. clock
   MIC1_P        C17                                                                                 AI/DO
                         input 1 (left)                                         (DMICCLK)
                         Differential mic. input 1 (neg) / Single-ended mic.  Digital Mic. data
   MIC1_N        B16                                                                                  AI/DI
                         input 2 (left)                                           (DMICIN)
                         Differential mic. input 2 (pos) / Single-ended mic.
   MIC2_P        D16                                                                                   AI
                         input 1 (right)
                         Differential mic. input 2 (neg) / Single-ended mic.
   MIC2_N        C15                                                                                   AI
                         input 2 (right)
    AUX_L        C13     Single-ended auxiliary input left                                             AI
    AUX_R        D14     Single-ended auxiliary input right                                            AI
  MICBIAS1       A15     Microphone bias output 1                                                      AO
  MICBIAS2       A17     Microphone bias output 2                                                      AO
                                                 Audio Outputs
     HP_L        A3      True-ground headphone output left                                             AO
     HP_R        A5      True-ground headphone output right                                            AO
     SP_P        B12     Differential speaker output (pos)                                             AO
     SP_N        A13     Differential speaker output (neg)                                             AO
                                              Audio Chargepump
   HPCSP         A1      Chargepump reservoir capacitor (pos)                                         AIO
   HPCSN         C1      Chargepump reservoir capacitor (neg)                                         AIO
    HPCFP        D2      Chargepump flyback capacitor (pos)                                           AIO
   HPCFN         C3      Chargepump flyback capacitor (neg)                                           AIO
                                               Digital Interfaces
     SDA         C9      I2C bidirectional data                                                       DIO
      SCL        D8      I2C clock input                                                               DI
    DATIN        C5      DAI data input                                                               DIO
   DATOUT        C7      DAI data output                                                              DIO
     BCLK        D4      DAI bit clock                                                                DIO
    WCLK         D6      DAI word clock (L/R select)                                                  DIO
    MCLK         C11     Master clock                                                                  DI
                                                   References
   DACREF        A7      Audio DAC reference capacitor                                                AIO
     VMID        A9      Audio mid-rail reference capacitor                                           AIO
GND_SENSE        B4      Ground reference for headphone output                                         AI
     VREF        B8      Bandgap reference capacitor                                                  AIO
                                                    Supplies
    VDD_A        B6      Supply for analogue circuits / headphone charge pump                          PS
   VDD_IO        D10     Supply for digital interfaces                                                 PS
   VDD_SP        A11     Supply for speaker driver                                                     PS
  VDD_MIC        B14     Supply for microphone bias circuits                                           PS
     VDIG        D12                                                                                   PS
                                                    Grounds
   GND_A         B10     Analogue ground                                                               PG
   GND_CP        B2      Chargepump/digital ground                                                     PG
                                                                                              Page 11 of 14
                                    Dialog Semiconductor 2013 Confidential
                                         (DA7212-FS1e-14021940219)


PACKAGE
Package Physical Dimensions
                                                                   Page 12 of 14
                            Dialog Semiconductor 2013 Confidential
                                 (DA7212-FS1e-14021940219)


ORDERING INFORMATION
Part Number                                 Package                        Shipment Form                  Pack quantity
DA7212-00UM2                      34-bump CSP Pb-free/green                     T&R                          4500
Data Sheet Status Definitions
The Data Sheet version consists of two characters, a numeral followed by a lower-case alphabetic character. The numeral
indicates Product Status (see table below), and the alphabetic character indicates the document revision level.
Notes:
            Data Sheet     Product
Version                                      Definition
            Status         Status
1a – 1z     Draft          Development       Version 1 Data Sheets contain pre-tapeout information from the objective design
                                             specification.
                                             Dialog reserves the right to change the specification in any manner without
                                             notice
2a – 2z     Preliminary    Qualification     Version 2 data sheets contain information on post-tapeout and pre-volume
                                             production products.
                                             Dialog reserves the right to change the specification in any manner without
                                             notice, in order to supply the best possible product by improvements to the
                                             design. Relevant changes will be communicated via Dialog’s Sales and
                                             Marketing departments
3a – 3z     Released       Production        Version 3 Data Sheets contain information on volume production products.
                                             Dialog reserves the right to make changes at any time in order to improve the
                                             design, manufacturing and supply. Relevant changes will be communicated via
                                             Customer Product Notification
1. To avoid confusion, the following alphabetic characters shall not be used in document version references: i, j, l, o.
2. Please consult the latest issued version of the data sheet before initiating or completing a design.
3. The product status of the device may have changed since this data sheet was published.
Please contact Dialog for the latest information.www.dialog-semiconductor.com
Email: enquiry@diasemi.com
                                                                                                               Page 13 of 14
                                           Dialog Semiconductor 2013 Confidential
                                                 (DA7212-FS1e-14021940219)


Disclaimer
Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties,
expressed or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the
content in this document if provided by any information source outside of Dialog Semiconductor.
Dialog Semiconductor reserves the right to change without notice the information published in this document, including without limitation the specification
and the design of the related semiconductor products, software and applications.
Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no
representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or
modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes
all liability in this respect.
Customer notes that nothing in this document may be construed as a license for customer to use the Dialog Semi-conductor products, software and
applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.
All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor’s Standard Terms
and Conditions of Sale, unless otherwise stated.
© Dialog Semiconductor GmbH. All rights reserved.
RoHS compliance
Dialog Semiconductor complies to European Directive 2001/95/EC and from 2 January 2013 onwards to European Directive 2011/65/EU concerning
Restriction of Hazardous Substances (RoHS/RoHS2).
Dialog Semiconductor’s statement on RoHS can be found on the customer portal https://support.diasemi.com/. RoHS certificates from our suppliers are
available on request.
                                                        Contacting Dialog Semiconductor
                     Germany Headquarters                                 North America                                           Singapore
                  Dialog Semiconductor GmbH                        Dialog Semiconductor Inc.                           Dialog Semiconductor Singapore
                     Phone: +49 7021 805-0                          Phone: +1 408 845 8500                                  Phone: +65 64 849929
                        United Kingdom                                        Japan                                                 China
                Dialog Semiconductor (UK) Ltd                      Dialog Semiconductor K. K.                            Dialog Semiconductor China
                    Phone: +44 1793 757700                          Phone: +81 3 5425 4567                                Phone: +86 21 5178 2561
                        The Netherlands                                      Taiwan                                                 Korea
                   Dialog Semiconductor B.V.                      Dialog Semiconductor Taiwan                            Dialog Semiconductor Korea
                    Phone: +31 73 640 88 22                         Phone: +886 281 786 222                                Phone: +82 2 3469 8291
                             Email:                                         Web site:
                     enquiry@diasemi.com                         www.dialog-semiconductor.com
                                                                                                                                             Page 14 of 14
                                                      Dialog Semiconductor 2013 Confidential
                                                            (DA7212-FS1e-14021940219)


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Dialog Semiconductor:
 DA7212-01UM2
