

================================================================
== Vivado HLS Report for 'p_sc_stream_bias_thread'
================================================================
* Date:           Mon Feb 17 22:31:04 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CNNAccel
* Solution:       default
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.334|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1  |    ?|    ?|         1|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     10|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    129|    -|
|Register         |        -|      -|      20|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      20|    139|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |ap_predicate_op34_write_state2  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op25        |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op34        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3                 |    or    |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  10|           5|           5|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  21|          4|    1|          4|
    |din_0_blk_n             |   9|          2|    1|          2|
    |din_1_blk_n             |   9|          2|    1|          2|
    |din_2_blk_n             |   9|          2|    1|          2|
    |dout_0_blk_n            |   9|          2|    1|          2|
    |dout_0_din              |  15|          3|  400|       1200|
    |dout_1_blk_n            |   9|          2|    1|          2|
    |dout_1_din              |  15|          3|    1|          3|
    |dout_2_blk_n            |   9|          2|    1|          2|
    |dout_2_din              |  15|          3|   50|        150|
    |out_buf_V_24_0_reg_154  |   9|          2|   16|         32|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 129|         27|  474|       1401|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   4|   0|    4|          0|
    |out_buf_V_24_0_reg_154  |  16|   0|   16|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  20|   0|   20|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | _sc_stream_bias<16, 24>::thread | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | _sc_stream_bias<16, 24>::thread | return value |
|din_0_dout     |  in |  384|   ap_fifo  |              din_0              |    pointer   |
|din_0_empty_n  |  in |    1|   ap_fifo  |              din_0              |    pointer   |
|din_0_read     | out |    1|   ap_fifo  |              din_0              |    pointer   |
|din_1_dout     |  in |    1|   ap_fifo  |              din_1              |    pointer   |
|din_1_empty_n  |  in |    1|   ap_fifo  |              din_1              |    pointer   |
|din_1_read     | out |    1|   ap_fifo  |              din_1              |    pointer   |
|din_2_dout     |  in |   48|   ap_fifo  |              din_2              |    pointer   |
|din_2_empty_n  |  in |    1|   ap_fifo  |              din_2              |    pointer   |
|din_2_read     | out |    1|   ap_fifo  |              din_2              |    pointer   |
|dout_0_din     | out |  400|   ap_fifo  |              dout_0             |    pointer   |
|dout_0_full_n  |  in |    1|   ap_fifo  |              dout_0             |    pointer   |
|dout_0_write   | out |    1|   ap_fifo  |              dout_0             |    pointer   |
|dout_1_din     | out |    1|   ap_fifo  |              dout_1             |    pointer   |
|dout_1_full_n  |  in |    1|   ap_fifo  |              dout_1             |    pointer   |
|dout_1_write   | out |    1|   ap_fifo  |              dout_1             |    pointer   |
|dout_2_din     | out |   50|   ap_fifo  |              dout_2             |    pointer   |
|dout_2_full_n  |  in |    1|   ap_fifo  |              dout_2             |    pointer   |
|dout_2_write   | out |    1|   ap_fifo  |              dout_2             |    pointer   |
+---------------+-----+-----+------------+---------------------------------+--------------+

