###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       170658   # Number of WRITE/WRITEP commands
num_reads_done                 =       512358   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       400159   # Number of read row buffer hits
num_read_cmds                  =       512358   # Number of READ/READP commands
num_writes_done                =       170671   # Number of read requests issued
num_write_row_hits             =       128567   # Number of write row buffer hits
num_act_cmds                   =       154828   # Number of ACT commands
num_pre_cmds                   =       154802   # Number of PRE commands
num_ondemand_pres              =       132540   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9454857   # Cyles of rank active rank.0
rank_active_cycles.1           =      9095953   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       545143   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       904047   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       636151   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4747   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2584   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2150   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          780   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          746   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1190   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1892   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2069   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3420   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        27302   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           18   # Write cmd latency (cycles)
write_latency[20-39]           =          464   # Write cmd latency (cycles)
write_latency[40-59]           =          814   # Write cmd latency (cycles)
write_latency[60-79]           =         1973   # Write cmd latency (cycles)
write_latency[80-99]           =         4162   # Write cmd latency (cycles)
write_latency[100-119]         =         5933   # Write cmd latency (cycles)
write_latency[120-139]         =         8703   # Write cmd latency (cycles)
write_latency[140-159]         =         9632   # Write cmd latency (cycles)
write_latency[160-179]         =        10410   # Write cmd latency (cycles)
write_latency[180-199]         =        10428   # Write cmd latency (cycles)
write_latency[200-]            =       118121   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       228410   # Read request latency (cycles)
read_latency[40-59]            =        70339   # Read request latency (cycles)
read_latency[60-79]            =        75646   # Read request latency (cycles)
read_latency[80-99]            =        24698   # Read request latency (cycles)
read_latency[100-119]          =        18088   # Read request latency (cycles)
read_latency[120-139]          =        14731   # Read request latency (cycles)
read_latency[140-159]          =         8792   # Read request latency (cycles)
read_latency[160-179]          =         6794   # Read request latency (cycles)
read_latency[180-199]          =         5539   # Read request latency (cycles)
read_latency[200-]             =        59320   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.51925e+08   # Write energy
read_energy                    =  2.06583e+09   # Read energy
act_energy                     =  4.23609e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.61669e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.33943e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89983e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67587e+09   # Active standby energy rank.1
average_read_latency           =      101.813   # Average read request latency (cycles)
average_interarrival           =      14.6404   # Average request interarrival latency (cycles)
total_energy                   =  1.63173e+10   # Total energy (pJ)
average_power                  =      1631.73   # Average power (mW)
average_bandwidth              =      5.82851   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       167605   # Number of WRITE/WRITEP commands
num_reads_done                 =       497749   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       388105   # Number of read row buffer hits
num_read_cmds                  =       497749   # Number of READ/READP commands
num_writes_done                =       167606   # Number of read requests issued
num_write_row_hits             =       126741   # Number of write row buffer hits
num_act_cmds                   =       150968   # Number of ACT commands
num_pre_cmds                   =       150940   # Number of PRE commands
num_ondemand_pres              =       129150   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9295287   # Cyles of rank active rank.0
rank_active_cycles.1           =      9255039   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       704713   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       744961   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       616980   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6347   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2575   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2184   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          728   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          739   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1199   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1866   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2007   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3524   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        27206   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           21   # Write cmd latency (cycles)
write_latency[20-39]           =          584   # Write cmd latency (cycles)
write_latency[40-59]           =         1073   # Write cmd latency (cycles)
write_latency[60-79]           =         2444   # Write cmd latency (cycles)
write_latency[80-99]           =         5242   # Write cmd latency (cycles)
write_latency[100-119]         =         7208   # Write cmd latency (cycles)
write_latency[120-139]         =         9923   # Write cmd latency (cycles)
write_latency[140-159]         =        11079   # Write cmd latency (cycles)
write_latency[160-179]         =        11291   # Write cmd latency (cycles)
write_latency[180-199]         =        11302   # Write cmd latency (cycles)
write_latency[200-]            =       107438   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       225137   # Read request latency (cycles)
read_latency[40-59]            =        69400   # Read request latency (cycles)
read_latency[60-79]            =        79168   # Read request latency (cycles)
read_latency[80-99]            =        24196   # Read request latency (cycles)
read_latency[100-119]          =        17900   # Read request latency (cycles)
read_latency[120-139]          =        14277   # Read request latency (cycles)
read_latency[140-159]          =         7742   # Read request latency (cycles)
read_latency[160-179]          =         6025   # Read request latency (cycles)
read_latency[180-199]          =         4820   # Read request latency (cycles)
read_latency[200-]             =        49084   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.36684e+08   # Write energy
read_energy                    =  2.00692e+09   # Read energy
act_energy                     =  4.13048e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.38262e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.57581e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80026e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77514e+09   # Active standby energy rank.1
average_read_latency           =      90.3865   # Average read request latency (cycles)
average_interarrival           =      15.0293   # Average request interarrival latency (cycles)
total_energy                   =  1.62326e+10   # Total energy (pJ)
average_power                  =      1623.26   # Average power (mW)
average_bandwidth              =       5.6777   # Average bandwidth
