# NOTE: Do not edit this file.
# Auto generated by VHDL Functional Simulation Models
#
design create work .
design open work
adel -all
source {C:/ispLEVER_Classic2_0/ispcpld/bin/chipsim_cmd.tcl}
set sty_file proyecto.sty 
if {![info exists HasProc(LS_Vcom)]} { source {chipsim_cmd.tcl} }
set vcom_opt ""
set src_files {calculadorachida.vhd} 
LS_Vcom sty_file src_files vcom_opt
vcom  simulacion.vhd
vsim +access +r testbench
do -tcl simulacion_vhdaf.udo 
# End
