#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 03:52:46 2025
# Process ID: 8255
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out20
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out20/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out20/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.277 ; gain = 115.992 ; free physical = 351990 ; free virtual = 412322
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8266
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2823.766 ; gain = 391.621 ; free physical = 351272 ; free virtual = 411648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3194.797 ; gain = 762.652 ; free physical = 350699 ; free virtual = 411067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3194.797 ; gain = 762.652 ; free physical = 350590 ; free virtual = 410962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3202.801 ; gain = 770.656 ; free physical = 350572 ; free virtual = 410944
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 4014.770 ; gain = 1582.625 ; free physical = 350009 ; free virtual = 410376
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 40    
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               12 Bit    Registers := 270   
	               10 Bit    Registers := 1350  
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1916  
	   2 Input   10 Bit        Muxes := 1490  
	   2 Input    9 Bit        Muxes := 1494  
	   6 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 21    
	   2 Input    1 Bit        Muxes := 96    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i_i_reg_58364_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_i_reg_58124_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_i_reg_58354_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_i_reg_58124_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i_reg_58384_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_i_reg_58124_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i_i_reg_58374_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_i_reg_58124_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58314_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_i_reg_58124_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i_i_reg_58304_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_i_reg_58124_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i_i_reg_58294_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_i_reg_58124_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i_i314_i_i_reg_60504_reg[9]' (FDE) to 'agg_tmp3_i313_i_i_i948_i_reg_60454_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i628_i_i_reg_60494_reg[9]' (FDE) to 'agg_tmp3_i313_i_i_i948_i_reg_60454_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i_reg_58194_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_i_reg_58124_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i_i628_i_reg_60464_reg[9]' (FDE) to 'agg_tmp3_i313_i_i_i948_i_reg_60454_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_i_reg_58124_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i_i_reg_58114_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i1260_i_reg_60434_reg[9]' (FDE) to 'agg_tmp3_i313_i_i_i948_i_reg_60454_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i_i_reg_58114_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_reg_58094_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i_i_i_reg_58174_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_reg_58094_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i_i312_i_reg_60474_reg[9]' (FDE) to 'agg_tmp3_i313_i_i_i948_i_reg_60454_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i_i_i_reg_58164_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_reg_58094_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i313_i_i_reg_60424_reg[9]' (FDE) to 'agg_tmp3_i313_i_i_i948_i_reg_60454_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i_i_reg_58094_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_i_reg_58414_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i_i_i_reg_58084_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_i_reg_58414_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_21536_reg[9]' (FDE) to 'reg_21512_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i_reg_58074_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_i_reg_58414_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i945_i_i_reg_60394_reg[9]' (FDE) to 'agg_tmp3_i313_i_i_i948_i_reg_60454_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i_reg_58064_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_i_reg_58414_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i1261_i_i_reg_60384_reg[9]' (FDE) to 'agg_tmp3_i313_i_i_i948_i_reg_60454_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i_i_reg_58054_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_i_reg_58414_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i_i_i_reg_60374_reg[9]' (FDE) to 'agg_tmp3_i313_i_i_i948_i_reg_60454_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i_i_reg_58034_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_i_reg_58414_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i_i_i_reg_60364_reg[9]' (FDE) to 'agg_tmp3_i313_i_i_i948_i_reg_60454_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_21512_reg[9]' (FDE) to 'reg_21572_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_i_reg_58024_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_i_reg_58414_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i625_i_i_i_reg_60354_reg[9]' (FDE) to 'agg_tmp3_i313_i_i_i948_i_reg_60454_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i_reg_58014_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_i_reg_58414_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i_reg_58004_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_i_reg_58414_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i_i_reg_57994_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_i_reg_58414_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i_i_reg_57984_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_i_reg_58414_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i_reg_57974_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_i_reg_58414_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i610_i_1_reg_59489_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i610_i_1_reg_59489_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i610_i_1_reg_59489_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i610_i_1_reg_59489_reg[4]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i610_i_1_reg_59489_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i610_i_1_reg_59489_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i610_i_1_reg_59489_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i610_i_1_reg_59489_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i610_i_1_reg_59489_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i610_i_1_reg_59489_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i610_i_1_reg_59489_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i610_i_reg_59484_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i312_i_i_i_reg_60514_reg[9]' (FDE) to 'agg_tmp3_i313_i_i_i948_i_reg_60454_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i_i948_i_reg_60454_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i_reg_58234_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_i_reg_58414_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_21644_reg[9]' (FDE) to 'reg_21632_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21498_reg[9] )
INFO: [Synth 8-3886] merging instance 'reg_21632_reg[9]' (FDE) to 'reg_21620_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21620_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58979_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58979_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58979_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58979_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58979_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58979_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58979_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58979_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58979_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58979_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58979_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58979_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58979_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_reg_58974_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59949_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59949_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59949_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59949_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59949_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59949_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59949_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59949_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59949_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59949_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59949_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59949_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59949_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59949_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_reg_59944_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59659_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59659_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59659_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59659_reg[4]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59659_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59659_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59659_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59659_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59659_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59659_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59659_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59659_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_reg_59654_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i668_i_1_reg_59469_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i_i_i668_i_1_reg_59469_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i668_i_1_reg_59469_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i_i_i668_i_1_reg_59469_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i668_i_1_reg_59469_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i_i_i668_i_1_reg_59469_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i668_i_1_reg_59469_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i_i_i668_i_1_reg_59469_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i668_i_1_reg_59469_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i_i_i668_i_1_reg_59469_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i668_i_1_reg_59469_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i668_i_1_reg_59469_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i668_i_1_reg_59469_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i668_i_reg_59464_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i668_i_1_reg_59469_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i_i_1_reg_58769_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i_i_1_reg_58769_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i_i_1_reg_58769_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i_i_1_reg_58769_reg[4]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i_i_1_reg_58769_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i_i_1_reg_58769_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i_i_1_reg_58769_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i_i_1_reg_58769_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i_i_1_reg_58769_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i_i_1_reg_58769_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i_i_1_reg_58769_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i_i_reg_58764_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i_i_reg_58694_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21572_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i_i_i_reg_58474_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i419_i419_i_i_reg_58934_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i_i740_i_1_reg_59419_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i380_i_i_reg_59914_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i260_i_i_reg_59974_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i106_i_i_i_reg_60214_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i_i_i_reg_58454_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i142_i_i_i_i_reg_60284_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i141_i_i_i_1_reg_58469_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 4101.906 ; gain = 1669.762 ; free physical = 336070 ; free virtual = 396709
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 4107.844 ; gain = 1675.699 ; free physical = 335628 ; free virtual = 396567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_20_4_U0/agg_tmp_i_i_i_i1260_i_1_reg_60439_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_20_4_U0/agg_tmp3_i_i_i_i_i_i1243_i_i_1_reg_58539_reg[6] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:50 . Memory (MB): peak = 4127.770 ; gain = 1695.625 ; free physical = 334945 ; free virtual = 395863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:59 . Memory (MB): peak = 4133.801 ; gain = 1701.656 ; free physical = 333144 ; free virtual = 394063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:59 . Memory (MB): peak = 4133.801 ; gain = 1701.656 ; free physical = 333178 ; free virtual = 394077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:02:01 . Memory (MB): peak = 4133.801 ; gain = 1701.656 ; free physical = 333118 ; free virtual = 394073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:02:01 . Memory (MB): peak = 4133.801 ; gain = 1701.656 ; free physical = 333106 ; free virtual = 394069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:02:07 . Memory (MB): peak = 4133.801 ; gain = 1701.656 ; free physical = 333031 ; free virtual = 394052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:02:08 . Memory (MB): peak = 4133.801 ; gain = 1701.656 ; free physical = 333035 ; free virtual = 394056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    21|
|3     |LUT2  |   961|
|4     |LUT3  |   685|
|5     |LUT4  |  6038|
|6     |LUT5  | 12796|
|7     |LUT6  |  8898|
|8     |MUXF7 |   114|
|9     |FDRE  | 14529|
|10    |FDSE  |    61|
|11    |IBUF  | 10004|
|12    |OBUF  |   223|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                    |Cells |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                          | 54331|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |   180|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |    48|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_37                                       |    37|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |    46|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_36                                       |    37|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |    46|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_35                                       |    37|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |    47|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_34                                       |    37|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |    48|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_33                                       |    37|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_4                                                 |    46|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_32                                       |    37|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_5                                                 |    46|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_31                                       |    37|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_6                                                 |    48|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_30                                       |    37|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_7                                                 |    47|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_29                                       |    37|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_8                                                 |    46|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_28                                       |    37|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |    48|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_27                                       |    37|
|25    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_10                                                |    46|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_26                                       |    37|
|27    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_11                                                |    49|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_25                                       |    37|
|29    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_12                                                |    46|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_24                                       |    37|
|31    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_13                                                |    47|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_23                                       |    37|
|33    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_14                                                |    47|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_22                                       |    37|
|35    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_15                                                |    48|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_21                                       |    37|
|37    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_16                                                |    46|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_20                                       |    37|
|39    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_17                                                |    47|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_19                                       |    37|
|41    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_18                                                |    46|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |    37|
|43    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_20_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_20_4 | 42965|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:02:08 . Memory (MB): peak = 4133.801 ; gain = 1701.656 ; free physical = 333035 ; free virtual = 394056
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:39 ; elapsed = 00:02:10 . Memory (MB): peak = 4137.711 ; gain = 1705.566 ; free physical = 346452 ; free virtual = 407468
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:02:10 . Memory (MB): peak = 4137.711 ; gain = 1705.566 ; free physical = 346454 ; free virtual = 407459
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 4144.770 ; gain = 0.000 ; free physical = 346464 ; free virtual = 407461
INFO: [Netlist 29-17] Analyzing 10119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4307.137 ; gain = 0.000 ; free physical = 346299 ; free virtual = 407303
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 10004 instances

Synth Design complete | Checksum: 7fd3819a
INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:02:23 . Memory (MB): peak = 4307.137 ; gain = 1898.859 ; free physical = 346248 ; free virtual = 407253
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16759.775; main = 3351.436; forked = 13548.380
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21946.742; main = 4307.141; forked = 17812.938
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4371.168 ; gain = 64.031 ; free physical = 346296 ; free virtual = 407298

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 165f7171f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4443.559 ; gain = 72.391 ; free physical = 346288 ; free virtual = 407304

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 957 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4627186f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4635.496 ; gain = 0.000 ; free physical = 346033 ; free virtual = 407037
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 13 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 108c38e86

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4635.496 ; gain = 0.000 ; free physical = 346109 ; free virtual = 407112
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 15 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ab85f55b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4635.496 ; gain = 0.000 ; free physical = 345891 ; free virtual = 406894
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 16f5edf6a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4635.496 ; gain = 0.000 ; free physical = 346106 ; free virtual = 407107
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 15a6a0fcf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4635.496 ; gain = 0.000 ; free physical = 346106 ; free virtual = 407107
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              13  |                                              0  |
|  Constant propagation         |               8  |              15  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1abdedca1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4635.496 ; gain = 0.000 ; free physical = 346111 ; free virtual = 407107

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1abdedca1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4635.496 ; gain = 0.000 ; free physical = 346121 ; free virtual = 407117

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1abdedca1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4635.496 ; gain = 0.000 ; free physical = 346121 ; free virtual = 407117

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4635.496 ; gain = 0.000 ; free physical = 346121 ; free virtual = 407117
Ending Netlist Obfuscation Task | Checksum: 1abdedca1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4635.496 ; gain = 0.000 ; free physical = 346121 ; free virtual = 407116
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 4635.496 ; gain = 328.359 ; free physical = 346121 ; free virtual = 407116
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 03:55:38 2025...
