Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameTop_tb_behav xil_defaultlib.GameTop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'seg_led' [C:/Users/39551/Desktop/ASIC/Whack-a-Mole-GameMachine/game_machine/game_machine.srcs/sim_1/new/GameTop_tb.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'max_time' [C:/Users/39551/Desktop/ASIC/Whack-a-Mole-GameMachine/game_machine/game_machine.srcs/sources_1/new/GameTop.v:87]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'max_score' [C:/Users/39551/Desktop/ASIC/Whack-a-Mole-GameMachine/game_machine/game_machine.srcs/sources_1/new/GameTop.v:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KeyPress
Compiling module xil_defaultlib.RandomGen
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.Effects
Compiling module xil_defaultlib.ScoreDisplay
Compiling module xil_defaultlib.SoundPlayer
Compiling module xil_defaultlib.TextLCD
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.GameTop
Compiling module xil_defaultlib.GameTop_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot GameTop_tb_behav
