Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Oct  3 13:49:38 2020
| Host         : jounghoolee-MS-7B23 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file vector_add_1_wrapper_control_sets_placed.rpt
| Design       : vector_add_1_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   432 |
|    Minimum number of control sets                        |   432 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1672 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   432 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |   102 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |    19 |
| >= 14 to < 16      |    11 |
| >= 16              |   228 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             471 |          188 |
| No           | No                    | Yes                    |              98 |           33 |
| No           | Yes                   | No                     |             547 |          214 |
| Yes          | No                    | No                     |            4541 |         1236 |
| Yes          | No                    | Yes                    |             140 |           31 |
| Yes          | Yes                   | No                     |           11515 |         3167 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                                                                            Enable Signal                                                                                                                                                           |                                                                                                                                                                   Set/Reset Signal                                                                                                                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                                                   |                1 |              2 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                1 |              2 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                          |                2 |              3 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                             |                1 |              3 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                |                1 |              3 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                          |                1 |              3 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                  |                2 |              3 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                              | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                              |                1 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                       | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                |                1 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                          | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                       | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                |                2 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                3 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                2 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                          | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                               |                2 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_eop_halt_xfer_reg                                                                      | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                |                1 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                          | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                    | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                              |                1 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                    |                3 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                               | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                                                                                                               |                2 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                        | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                                                                                                               |                2 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                         | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                              |                1 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                      | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                               |                1 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_A/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                                                                                |                1 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                              | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                               |                2 |              4 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_1_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                         | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                              |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                          | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                                                                              |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_4_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_4_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                2 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_4_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_1_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_1_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_2_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_2_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_2_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_3_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                2 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_3_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_3_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_15_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_15_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_15_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_14_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_14_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_14_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_13_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_13_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_13_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_0_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_0_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_12_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_12_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                2 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_12_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_eop_halt_xfer_reg                                                                      | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_fwft.empty_fwft_i_reg[0]                                                                                |                2 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_11_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_11_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_11_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_10_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_10_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_10_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_0_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_15_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_out_data_15_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_13_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_13_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_out_data_13_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_8_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_7_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_7_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_7_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_14_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_14_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_out_data_14_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_6_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_6_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_6_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_15_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_8_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_8_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_5_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_5_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_5_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_1_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_1_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_1_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_4_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_4_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                2 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_4_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_2_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_2_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_2_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_3_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_3_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_3_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_0_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_5_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_5_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_6_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_6_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_6_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_7_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_7_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_7_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_8_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_8_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_8_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                2 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_9_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_9_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_9_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                       | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                                                                              |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_5_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_0_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_0_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                2 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_10_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_10_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_out_data_10_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_11_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_11_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_out_data_11_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_9_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_9_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_12_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_12_keep_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_out_data_12_keep_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_9_keep_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                     |                3 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                                                                        | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                                                                                           |                2 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                  |                3 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                2 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                     |                2 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                              | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                            | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                                                                        | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                           |                2 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_13_data_V_U/obuf_inst/ap_CS_fsm_reg[2]_0                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_13_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                2 |              6 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                    | vector_add_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                              |                1 |              6 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                              | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[5]_i_1_n_0                                                                                                                                                                                                                |                1 |              6 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                                             | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                              | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[5]_i_1_n_0                                                                                                                                                                                                                |                1 |              6 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                                                          | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                                                                                      |                2 |              6 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/areset_d_reg[0]_0                                                                                                                                 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[69]_i_1_n_0                                                                                                                                           |                2 |              6 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                                   | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                                                         |                1 |              6 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                                                                                              | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                                                                              |                1 |              6 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                                                                                              | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0[0]                                                                                                                     |                1 |              6 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                                                       | vector_add_1_i/vector_add_dma_A/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                        |                1 |              7 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                                                            | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                        |                1 |              7 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                                                                                              | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                                                         |                3 |              7 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                3 |              7 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                                                            | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                        |                2 |              7 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                                                          | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                                      | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                                                                    |                2 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                   | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                |                4 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                               | vector_add_1_i/vector_add_dma_A/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[19][0]                                                                                                                                                                                                                                       |                3 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                3 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                                                                                          | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                3 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                         | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                3 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                   | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                |                3 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                                      | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                                                                    |                2 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                   | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                                                                                                               |                4 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/S_AXI_AREADY_I_reg[0]                                                                                                                                                   | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                3 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                    | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                              |                3 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                      | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                2 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf           | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                3 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_eop_halt_xfer_reg                                                                      | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                      |                2 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                         | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                 |                3 |              9 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                              | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                 |                3 |              9 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                     |                2 |              9 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                          |                4 |              9 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                     |                2 |              9 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                          |                6 |              9 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                                   | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                               |                3 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                 |                4 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                5 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                                   | vector_add_1_i/vector_add_dma_A/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                               |                4 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                4 |             11 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                4 |             12 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                     |                2 |             12 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             12 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                     |                5 |             12 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                5 |             12 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                     |                7 |             12 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                     |                2 |             12 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                                                                                       |                3 |             13 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                          |                6 |             13 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                     |                4 |             13 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                                      | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |                5 |             13 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                                      | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |                5 |             13 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                                     |                4 |             13 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                                     |                5 |             13 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                               | vector_add_1_i/vector_add_dma_A/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |                8 |             13 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                     |                2 |             14 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                     |                3 |             14 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                     |                2 |             14 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                                                                      | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |                4 |             14 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                                                              | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                     |                4 |             14 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                                                                               | vector_add_1_i/vector_add_dma_A/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |                2 |             14 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |                4 |             14 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                 |                4 |             14 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                                          | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |                3 |             14 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                     |                4 |             15 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                     |                3 |             15 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                     |                4 |             16 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/axis_broadcaster_B/inst/broadcaster_core/m_ready_d[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                9 |             16 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                          | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                  |                5 |             16 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                  |                5 |             16 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                     |                4 |             16 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                     |                3 |             16 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                                     |                4 |             16 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                     |                2 |             16 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                                     |                4 |             16 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/axis_broadcaster_A/inst/broadcaster_core/m_ready_d[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                7 |             16 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                     |                3 |             17 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                           | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                                     |                7 |             17 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                        |                                                                                                                                                                                                                                                                                                                                                     |                3 |             17 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                  | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                          |                8 |             17 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                         | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                          |                9 |             17 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pop_mi_data                                                                                                                                                             | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             17 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                           | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                                     |                7 |             17 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                  | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                          |                6 |             17 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                         | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                          |                7 |             17 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                              | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                                   |                4 |             19 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0[0]                                                                                                                                                                         | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                                                                                                               |                4 |             19 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_A/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |                6 |             20 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                                                          | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0                                                                                                                                                                   |                3 |             21 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                     |                9 |             21 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                     |               10 |             21 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                  | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               10 |             24 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                              |                                                                                                                                                                                                                                                                                                                                                     |                3 |             24 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                               |                9 |             25 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_A/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                               |                5 |             25 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                    | vector_add_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                          |               13 |             26 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               14 |             26 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                                                                | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/rdata[31]_i_1_n_1                                                                                                                                                                                                                                                                     |               10 |             27 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                              | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                       |                7 |             28 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                                                                       |                6 |             29 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/S_AXI_AREADY_I_reg[0]                                                                                                                                                   | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                8 |             30 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[13]_i_1_n_0                                                                                                                                                                                                     | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                                     |               11 |             30 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[13]_i_1_n_0                                                                                                                                                                                                     | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                                     |               10 |             30 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               10 |             30 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                                                                                                         | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                                     |                7 |             32 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                       | vector_add_1_i/vector_add_dma_A/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                                    |               18 |             32 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/int_constant_V[31]_i_1_n_1                                                                                                                                                                                                                                           | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                9 |             32 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                         | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |                5 |             32 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                         | vector_add_1_i/vector_add_dma_A/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |                7 |             32 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                         | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                                     |                8 |             32 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                     |                8 |             32 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                                                       | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |                5 |             32 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                     |                8 |             32 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                       | vector_add_1_i/vector_add_dma_B/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                                    |               15 |             32 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_10_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_9_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_8_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_8_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                     |               12 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_9_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_9_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_8_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                5 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_0_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                9 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_15_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_15_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_15_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_0_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_0_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                8 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_14_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_10_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_10_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_3_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_11_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_11_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_11_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_14_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_14_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_12_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_12_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_12_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_13_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_13_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_13_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_15_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_15_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                9 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_0_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_0_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                9 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_0_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_10_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_10_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_10_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_11_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                9 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_11_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_11_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                9 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_12_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                5 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_12_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_12_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |               10 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_13_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_13_data_V_U/obuf_inst/odata_reg[32]_2[0]                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_13_data_V_U/obuf_inst/odata_reg[32]_1[0]                                                                                                                                                                                                                                                     |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_14_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_14_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_14_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                  |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_15_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                             | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_7_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_7_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_1_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                9 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               12 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_1_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_1_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |               11 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_2_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_2_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_2_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                9 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_3_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                5 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_3_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_3_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_4_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_4_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_4_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_5_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_5_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_5_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_6_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                8 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_6_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_6_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                9 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_7_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_9_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_9_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_15_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_7_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_14_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_out_data_14_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                5 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_6_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_6_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_8_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_7_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_7_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_7_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_8_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_8_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_14_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_13_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_out_data_13_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                5 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_9_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_8_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_7_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_7_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_8_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_8_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_9_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_9_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_9_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_13_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                9 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_12_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_out_data_12_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_12_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_11_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_out_data_11_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                9 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_11_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_10_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_out_data_10_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_0_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_0_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_0_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                9 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_10_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_4_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_4_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_3_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_3_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                5 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_1_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_1_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_1_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_2_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                5 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_4_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_4_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_4_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                5 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_2_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_2_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_2_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_2_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_3_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_3_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_3_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_4_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_15_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_out_data_15_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                5 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_5_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_2_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                8 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_5_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_5_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_5_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_1_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_1_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_6_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/regslice_both_out_data_6_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                    |                5 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_5_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                   | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_5_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                   |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_B_6_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                              | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                6 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_1_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                7 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_out_data_6_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                                                                               | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |                5 |             33 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                     |                9 |             34 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                |               14 |             34 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                |               14 |             34 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                     |                9 |             34 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                     |                6 |             34 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                     |                7 |             35 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                              | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                                     |                9 |             35 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               14 |             35 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                              | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                                     |               10 |             35 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                     |                6 |             35 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                                                     |               10 |             35 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                  | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                                                     |                8 |             36 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add/inst/mult_constant_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                          |               15 |             39 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               10 |             41 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                     |                6 |             41 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                     |                6 |             41 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2addr_valid_reg                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                     |                6 |             42 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                       | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                                    |               12 |             42 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                     |               10 |             43 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                            | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                              |               11 |             43 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                               | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                    |                8 |             44 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                            | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                              |                9 |             44 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                               | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                    |                9 |             44 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                     |               11 |             44 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                               | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                                                 |                8 |             45 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                              | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0                                                                                                                                                                     |               11 |             46 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                                                             | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                                                                       |               11 |             47 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                                                | vector_add_1_i/vector_add_dma_B/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                                                                                       |               13 |             47 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                     |                8 |             47 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                     |                8 |             47 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                                                | vector_add_1_i/vector_add_dma_A/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                    |               12 |             47 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                                | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                |                9 |             48 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                              |               19 |             48 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                     |               10 |             48 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                     |                6 |             48 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                     |               11 |             48 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                                | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                |               14 |             48 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                     |               11 |             48 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                                                 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                                                                                                               |                9 |             48 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                     |                6 |             48 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                     |                9 |             48 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/p_14_out                                                                                                                                                                               | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |               21 |             64 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/p_11_out                                                                                                                                                                               | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |               25 |             64 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/p_17_out                                                                                                                                                                               | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |               20 |             64 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/p_8_out                                                                                                                                                                                | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |               17 |             64 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/p_5_out                                                                                                                                                                                | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |               28 |             64 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/p_20_out                                                                                                                                                                               | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |               17 |             64 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/p_22_out                                                                                                                                                                               | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |               14 |             64 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/p_2_out                                                                                                                                                                                | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |               24 |             64 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                        | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                                                                                                               |               22 |             65 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                  | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                                                                                                               |               31 |             65 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[511]_i_1__2_n_0                                                                                                                                                                                       | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                                                                                                               |               23 |             65 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                                                                                                               |               27 |             67 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/areset_d_reg[0]_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                     |               27 |             67 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                                            | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                                                                             |               27 |             69 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               21 |             70 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | vector_add_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               23 |             70 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                       | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                                                                                                               |               45 |             71 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                                            | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                                                      |               19 |            134 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                                            | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                                                      |               19 |            134 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2data_valid_reg                                                                                                            |                                                                                                                                                                                                                                                                                                                                                     |               18 |            137 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2data_valid_reg                                                                                                            |                                                                                                                                                                                                                                                                                                                                                     |               18 |            137 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                            | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                                     |               76 |            145 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                            | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                                     |               67 |            145 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                     |              189 |            472 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                       |                                                                                                                                                                                                                                                                                                                                                     |              170 |            512 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[511]_i_1__2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                     |              148 |            512 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                     |              114 |            512 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                     |              142 |            512 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                        | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                           |              170 |            512 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            | vector_add_1_i/vector_add_dma_A/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                |              135 |            512 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                        | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                           |              166 |            513 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                |              130 |            513 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                     |              150 |            517 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                     |              144 |            517 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                       | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                                                                                                               |              170 |            577 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                                                                         | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[511]_i_1__3_n_0                                                                                                                                                                                       |              216 |            577 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add/inst/regslice_both_in_data_A_13_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                     |              147 |            577 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                   | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                                                                                                               |              134 |            585 |
|  vector_add_1_i/processing_system7_0/inst/FCLK_CLK0 | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                                                                       | vector_add_1_i/vector_add_dma_B/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                                                                                                               |              184 |            585 |
+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


