# Clownfish v2 Architecture Update Progress

**Date:** October 20, 2025  
**Status:** Architecture migration in progress - v1 (5-stage) â†’ v2 (14-stage OoO)

---

## âœ… Completed Updates

### 1. Configuration Files
- **clownfish_config.vh** - Fully updated to v2 specifications:
  - Extended ISA from RV32IMAF to RV32GCBV (added Double, Compressed, Bit-manip, Vector)
  - Updated pipeline configuration: 5 â†’ 14 stages
  - Added out-of-order parameters:
    - 64-entry Reorder Buffer
    - 48-entry Reservation Stations (partitioned by type)
    - 96 physical integer registers (32 arch + 64 rename)
    - 96 physical FP registers
    - 64 physical vector registers
  - Tournament branch predictor configuration:
    - 2K BTB, 2K GShare, 2K Bimodal, 2K Selector
    - 32-entry RAS, 256-entry indirect predictor
  - Vector Extension (RVV 1.0):
    - VLEN = 128 bits
    - 32 vector registers (v0-v31)
    - 4 parallel vector lanes
  - Execution unit configuration:
    - 2Ã— Simple ALU, 1Ã— Complex ALU
    - 1Ã— MUL/DIV, 1Ã— FPU, 1Ã— Vector Unit, 1Ã— LSU
  - Updated latencies for all execution units

- **config.tcl** - Updated for 1.0 GHz target:
  - Clock period: 2.0ns â†’ 1.0ns (500 MHz â†’ 1.0 GHz)
  - Tighter clock tree synthesis constraints:
    - Target skew: 50ps â†’ 30ps
    - Max wire length: 200 â†’ 150
  - Added new execution unit files to VERILOG_FILES list

---

## ğŸ”§ Execution Units Created

### Simple ALU (2 instances)
**File:** `rtl/execution/simple_alu.v`  
**Status:** âœ… Complete  
**Features:**
- Single-cycle latency
- Operations: ADD, SUB, AND, OR, XOR, SLL, SRL, SRA, SLT, SLTU
- Fully pipelined with 1 cycle throughput
- ROB and physical register tracking
- Always ready (non-blocking)

### Complex ALU (1 instance)
**File:** `rtl/execution/complex_alu.v`  
**Status:** âœ… Complete  
**Features:**
- Single-cycle latency
- Handles all branch operations: BEQ, BNE, BLT, BGE, BLTU, BGEU
- Jump operations: JAL, JALR
- Upper immediate operations: LUI, AUIPC
- Branch target calculation
- Branch taken/not-taken output
- ROB and physical register tracking

### Multiply/Divide Unit (1 instance)
**File:** `rtl/execution/mul_div_unit.v`  
**Status:** âœ… Complete  
**Features:**
- Pipelined multiplier: 3 cycles latency, 1 cycle throughput
- Operations: MUL, MULH, MULHSU, MULHU
- Iterative divider: 18 cycles latency
- Operations: DIV, DIVU, REM, REMU
- Separate pipelines for MUL and DIV
- Ready signal indicates when unit can accept new operations

### Floating-Point Unit (1 instance)
**File:** `rtl/execution/fpu_unit.v`  
**Status:** âœ… Complete  
**Features:**
- IEEE 754 compliant FPU
- Single and double precision support (RV32F + RV32D)
- Operations: FADD, FSUB, FMUL, FDIV, FSQRT, FMADD, FSGNJ, FMIN/MAX, FCVT, FMV, FCMP, FCLASS
- Variable latency pipeline:
  - Sign injection/compare/move: 1 cycle
  - ADD/SUB: 3 cycles
  - MUL: 4 cycles
  - FMADD: 5 cycles
  - DIV: 10 cycles (SP), 17 cycles (DP)
  - SQRT: 10 cycles (SP), 17 cycles (DP)
- FP exception flags (NV, DZ, OF, UF, NX)
- Rounding mode support

### Vector Unit (1 instance)
**File:** `rtl/execution/vector_unit.v`  
**Status:** âœ… Complete  
**Features:**
- RVV 1.0 (RISC-V Vector Extension) implementation
- VLEN = 128 bits, 4 parallel lanes (32-bit each)
- 32 vector registers (v0-v31)
- Operations: VADD, VSUB, VMUL, VDIV, VAND, VOR, VXOR, VSLL, VSRL, VSRA
- Vector-vector and vector-scalar operations
- Vector load/store support
- VSETVL for dynamic vector configuration
- Latencies:
  - Simple ALU ops: 2 cycles
  - Vector multiply: 4 cycles (via pipeline)
  - Vector divide: 20 cycles (iterative)
  - Vector load/store: 3 cycles (L1 hit)
- Configurable SEW (Standard Element Width) and LMUL

### Load-Store Unit (1 instance)
**File:** `rtl/execution/lsu.v`  
**Status:** âœ… Complete  
**Features:**
- 16-entry load queue for speculative loads
- 8-entry store buffer for committed stores
- Operations: LB, LH, LW, LBU, LHU, SB, SH, SW, AMO (atomic)
- Memory disambiguation and ordering
- Address translation via MMU interface
- Misalignment detection and exception handling
- Store commit logic (waits for ROB commit signal)
- Fence/flush support
- Exception handling:
  - Load/store misaligned
  - Load/store access fault
  - Load/store page fault

---

## ğŸ“¦ Memory Subsystem Updates

### L1 Instruction Cache
**File:** `rtl/memory/l1_icache.v`  
**Status:** âœ… Updated with OpenRAM integration  
**Features:**
- Instantiates 4 ways Ã— 8 words of OpenRAM SRAM (`sram_l1_icache_way`)
- 128 sets, 4-way set-associative
- Tag comparison and hit detection
- State machine: IDLE â†’ TAG_CHECK â†’ ALLOCATE â†’ REFILL â†’ RESPOND
- L2 miss handling
- Pseudo-LRU replacement policy
- Tag and valid bit storage

### L1 Data Cache
**File:** `rtl/memory/l1_dcache_new.v`  
**Status:** ï¿½ In progress (OpenRAM-backed controller under development)  
**Next:** Complete store handling, MMU integration, and verification

### L2 Unified Cache
**File:** `rtl/memory/l2_cache_new.v`  
**Status:** ğŸ”„ To be updated (skeleton in place)  
**Next:** 8-way set-associative controller with OpenRAM integration

---



---

## ğŸ¯ Out-of-Order Infrastructure (Not Yet Started)

### Required Modules:
1. **reorder_buffer.v** - 64-entry ROB for in-order commit
2. **reservation_station.v** - 48-entry RS for instruction scheduling
3. **register_rename.v** - RAT and free list management
4. **issue_queue.v** - 4-wide superscalar issue logic

### Required Predictor Modules:
1. **gshare_predictor.v** - 2K-entry GShare with global history
2. **bimodal_predictor.v** - 2K-entry bimodal predictor
3. **tournament_selector.v** - Meta-predictor for hybrid selection
4. **btb.v** - 2K-entry Branch Target Buffer
5. **ras.v** - 32-entry Return Address Stack

---

## ğŸ“Š Current Architecture Summary

| Component | v1 (Old) | v2 (New) | Status |
|-----------|----------|----------|--------|
| **ISA** | RV32IMAF | RV32GCBV | âœ… Config updated |
| **Pipeline** | 5 stages | 14 stages | â³ Core redesign needed |
| **Clock** | 500 MHz | 1.0 GHz | âœ… Config updated |
| **Execution** | In-order | Out-of-order | â³ Infrastructure needed |
| **Issue Width** | 1-wide | 4-wide | â³ Core redesign needed |
| **Branch Pred** | 512 BTB | 2K Tournament | â³ Predictor modules needed |
| **Simple ALU** | 1 unit | 2 units | âœ… Created |
| **Complex ALU** | In core | 1 unit | âœ… Created |
| **MUL/DIV** | Basic | 1 pipelined | âœ… Created |
| **FPU** | Stub | 1 pipelined | âœ… Created |
| **Vector** | None | 1 unit (RVV) | âœ… Created |
| **LSU** | Basic | 1 unit w/ queues | âœ… Created |
| **L1 I-Cache** | Stub | 32KB, 4-way | âœ… OpenRAM integrated |
| **L1 D-Cache** | Stub | 32KB, 4-way | ğŸš§ Controller under development |
| **L2 Cache** | Stub | 512KB, 8-way | â³ OpenRAM integration needed |

---

## ğŸ—‚ï¸ File Organization

```
clownfish_microarchitecture/
â”œâ”€â”€ include/
â”‚   â””â”€â”€ clownfish_config.vh          âœ… Updated to v2
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ core/
â”‚   â”‚   â””â”€â”€ clownfish_core.v         â³ Needs v2 redesign (14-stage OoO)
â”‚   â”œâ”€â”€ execution/                   ğŸ“ NEW DIRECTORY
â”‚   â”‚   â”œâ”€â”€ simple_alu.v             âœ… Created
â”‚   â”‚   â”œâ”€â”€ complex_alu.v            âœ… Created
â”‚   â”‚   â”œâ”€â”€ mul_div_unit.v           âœ… Created
â”‚   â”‚   â”œâ”€â”€ fpu_unit.v               âœ… Created
â”‚   â”‚   â”œâ”€â”€ vector_unit.v            âœ… Created
â”‚   â”‚   â””â”€â”€ lsu.v                    âœ… Created
â”‚   â”œâ”€â”€ memory/
â”‚   â”‚   â”œâ”€â”€ l1_icache.v              âœ… Updated with OpenRAM
â”‚   â”‚   â”œâ”€â”€ l1_dcache_new.v          ğŸš§ OpenRAM-backed controller
â”‚   â”‚   â”œâ”€â”€ l2_cache_new.v           â³ Needs OpenRAM integration
â”‚   â”‚   â””â”€â”€ ...
â”‚   â””â”€â”€ peripherals/                 (No changes yet)
â”œâ”€â”€ config.tcl                       âœ… Updated to 1.0 GHz
â”œâ”€â”€ clownfish_soc.v                  â³ Needs update for new modules
â””â”€â”€ ARCHITECTURE_V2.md               âœ… Complete specification
```

---

## ğŸ¯ Next Steps (Priority Order)

1. **Complete Execution Units** âœ… DONE (100%)
   - âœ… Simple ALU (2 units)
   - âœ… Complex ALU (1 unit)
   - âœ… MUL/DIV Unit (1 unit)
   - âœ… FPU Unit (1 unit)
   - âœ… Vector Unit (1 unit)
   - âœ… Load-Store Unit (1 unit)

2. **Complete Cache Integration** (In Progress - 33%)
   - âœ… L1 I-Cache with OpenRAM
   - âŒ L1 D-Cache with OpenRAM - **NEXT PRIORITY**
   - âŒ L2 Cache with OpenRAM

3. **Create OoO Infrastructure** (Not Started)
   - âŒ Reorder Buffer (ROB)
   - âŒ Reservation Stations (RS)
   - âŒ Register Rename (RAT)
   - âŒ Issue Queue

4. **Implement Branch Predictor** (Not Started)
   - âŒ GShare Predictor
   - âŒ Bimodal Predictor
   - âŒ Tournament Selector
   - âŒ BTB and RAS

5. **Redesign Core Pipeline** (Not Started)
   - âŒ 14-stage pipeline structure
   - âŒ Superscalar frontend (3-wide fetch/decode)
   - âŒ 4-wide issue logic
   - âŒ Integration with execution units

6. **Update Top-Level Integration** (Not Started)
   - âŒ Update clownfish_soc.v
   - âŒ Wire new execution units
   - âŒ Update bus interfaces

---

## ğŸ“ˆ Completion Metrics

- **Configuration:** 100% âœ…
- **Execution Units:** 100% âœ… (6/6)
- **Memory Subsystem:** 33% (1/3) ğŸ”„
- **OoO Infrastructure:** 0% â³
- **Branch Prediction:** 0% â³
- **Core Pipeline:** 0% â³
- **Top-Level Integration:** 0% â³

**Overall Progress:** ~40% complete (up from 25%)

---

## ğŸ”§ Build Status

### Files Modified:
- `include/clownfish_config.vh` âœ…
- `config.tcl` âœ…
- `rtl/execution/simple_alu.v` âœ… (NEW)
- `rtl/execution/complex_alu.v` âœ… (NEW)
- `rtl/execution/mul_div_unit.v` âœ… (NEW)
- `rtl/execution/fpu_unit.v` âœ… (NEW)
- `rtl/execution/vector_unit.v` âœ… (NEW)
- `rtl/execution/lsu.v` âœ… (NEW)
- `rtl/memory/l1_icache.v` âœ…

### Files to Update:
- `rtl/memory/l1_dcache_new.v`
- `rtl/memory/l2_cache_new.v`
- `rtl/core/clownfish_core.v`
- `clownfish_soc.v`

### Files to Create:
- `rtl/ooo/reorder_buffer.v`
- `rtl/ooo/reservation_station.v`
- `rtl/ooo/register_rename.v`
- `rtl/ooo/issue_queue.v`
- `rtl/predictor/gshare_predictor.v`
- `rtl/predictor/bimodal_predictor.v`
- `rtl/predictor/tournament_selector.v`
- `rtl/predictor/btb.v`
- `rtl/predictor/ras.v`

---

## ğŸš€ Performance Targets

- **Clock Frequency:** 1.0 GHz (target), 1.3 GHz (stretch)
- **IPC Target:** 1.8 - 2.5 (out-of-order)
- **Power Budget:** 15-25W @ 1.0 GHz
- **Die Area:** 35-45 mmÂ² (130nm)

---

## ğŸ“ Notes

- All execution units follow consistent interface:
  - ROB ID tracking for out-of-order commit
  - Physical register IDs for register renaming
  - Ready signals for reservation station scheduling
  - Exception signaling

- OpenRAM SRAM integration pattern established with L1 I-cache:
  - Generate 4 ways Ã— 8 words (64-bit each)
  - Instantiate `sram_l1_*cache_way` modules
  - Separate tag/valid storage in registers or small SRAM
  - State machine for cache operations

- All modules use `clownfish_config.vh` for parameterization
- Clock period updated to 1.0ns (1 GHz) throughout design
