

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ccc09f1cf63a6cc8b61cc8f41f59ef817e0fb5a2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.2691MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        1 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
7de2dfb743bda2814e54a627607b5f7e  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_h3hyc8
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_pxj2C0"
Running: cat _ptx_pxj2C0 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Zrux3S
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Zrux3S --output-file  /dev/null 2> _ptx_pxj2C0info"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_pxj2C0 _ptx2_Zrux3S _ptx_pxj2C0info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 93085
gpu_sim_insn = 1245376
gpu_ipc =      13.3789
gpu_tot_sim_cycle = 317771
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9191
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2214
partiton_reqs_in_parallel = 2047870
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4445
partiton_reqs_in_parallel_util = 2047870
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 93085
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2605 GB/Sec
L2_BW_total  =       0.6622 GB/Sec
gpu_total_sim_rate=7882

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16015	W0_Idle:4511914	W0_Scoreboard:637826	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 58 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 8426 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 317517 
mrq_lat_table:171 	49 	48 	63 	71 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93 	230 	0 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	133 	23 	22 	0 	230 	0 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	655 	956 	503 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500         0         0         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573         0     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500         0         0         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502         0         0     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507         0         0     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507         0         0     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507         0         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[9]:     11500     11501         0     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508         0         0     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]:  9.000000 10.000000  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]:  8.000000  8.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]:  7.000000  7.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]:  7.000000  7.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[7]:  9.000000  7.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]:  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[9]:  7.000000  7.000000      -nan  2.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]:  9.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 560/71 = 7.887324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         9         1         1         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:         9         8         0         0         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:         8         8         1         0         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:         7         7         0         0         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:         7         7         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         8         7         0         0         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[9]:         7         7         0         1         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:         8         7         0         0         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/46 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      24633     22463      7963      6731    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      22623     26849    none      none      none      none      none         352    none      none      none      none      none      none       32086     32219
dram[2]:      26896     26873      7532    none         352    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      30533     30459    none      none      none         298       352    none      none       17543    none      none      none      none       32047     32151
dram[4]:      24656     24633    none      none       11647    none      none      none      none      none      none      none      none      none       30154     30275
dram[5]:      24644     24590    none      none         352    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      24653     24595     10367    none      none      none      none      none      none      none      none      none      none      none       32032     32105
dram[7]:      20565     24561    none      none        3246    none      none      none      none      none      none       20860    none      none       32031     32116
dram[8]:      24640     24614    none      none      none      none      none      none      none      none      none      none      none      none       32014     32109
dram[9]:      24655     24590    none        8818    none      none       11481      4103    none      none      none      none      none      none       33736     33847
dram[10]:      20759     24684    none      none         250    none      none      none      none      none      none      none      none      none       33738     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660         0         0         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064         0       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638         0         0         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658         0         0     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644         0         0       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457         0         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615         0         0      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627         0         0         0         0         0         0         0         0         0         0         0         0     10631     10662
dram[9]:      10638     10637         0     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678         0         0       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172619 n_act=8 n_pre=1 n_req=57 n_rd=212 n_write=4 bw_util=0.002499
n_activity=601 dram_eff=0.7188
bk0: 36a 172734i bk1: 36a 172704i bk2: 4a 172813i bk3: 4a 172804i bk4: 0a 172841i bk5: 0a 172842i bk6: 4a 172818i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172700i bk15: 64a 172592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00895605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172638 n_act=5 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=506 dram_eff=0.7945
bk0: 36a 172704i bk1: 32a 172676i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 0a 172844i bk6: 0a 172844i bk7: 4a 172824i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00892134
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172631 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.002384
n_activity=562 dram_eff=0.7331
bk0: 32a 172711i bk1: 32a 172673i bk2: 4a 172819i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172842i bk6: 0a 172843i bk7: 0a 172843i bk8: 4a 172819i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0102809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172636 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=568 dram_eff=0.7077
bk0: 28a 172726i bk1: 28a 172692i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 8a 172817i bk6: 4a 172823i bk7: 0a 172842i bk8: 0a 172843i bk9: 4a 172818i bk10: 0a 172843i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00952304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=7 n_pre=2 n_req=49 n_rd=196 n_write=0 bw_util=0.002268
n_activity=552 dram_eff=0.7101
bk0: 28a 172731i bk1: 28a 172698i bk2: 0a 172844i bk3: 0a 172844i bk4: 4a 172824i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172844i bk10: 0a 172844i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 68a 172669i bk15: 68a 172555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00948832
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172630 n_act=9 n_pre=4 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=619 dram_eff=0.6494
bk0: 28a 172737i bk1: 28a 172710i bk2: 0a 172841i bk3: 0a 172842i bk4: 4a 172822i bk5: 0a 172841i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172847i bk13: 0a 172849i bk14: 72a 172641i bk15: 68a 172556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00823286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172651 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002175
n_activity=461 dram_eff=0.8156
bk0: 28a 172745i bk1: 28a 172710i bk2: 4a 172823i bk3: 0a 172842i bk4: 0a 172842i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 64a 172702i bk15: 64a 172594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00807086
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.002303
n_activity=535 dram_eff=0.7439
bk0: 32a 172722i bk1: 28a 172714i bk2: 0a 172843i bk3: 0a 172844i bk4: 4a 172818i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172845i bk10: 0a 172845i bk11: 4a 172819i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172700i bk15: 64a 172590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00772373
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172656 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.002129
n_activity=421 dram_eff=0.8741
bk0: 28a 172738i bk1: 28a 172705i bk2: 0a 172842i bk3: 0a 172843i bk4: 0a 172843i bk5: 0a 172843i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172843i bk9: 0a 172845i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00840642
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172633 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002337
n_activity=598 dram_eff=0.6756
bk0: 28a 172717i bk1: 28a 172688i bk2: 0a 172845i bk3: 4a 172819i bk4: 0a 172843i bk5: 0a 172843i bk6: 8a 172792i bk7: 4a 172816i bk8: 0a 172842i bk9: 0a 172842i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00982389
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.002291
n_activity=542 dram_eff=0.7306
bk0: 32a 172711i bk1: 28a 172691i bk2: 0a 172842i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172841i bk6: 0a 172841i bk7: 0a 172841i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172709i bk15: 68a 172550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0092569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 127, Miss = 27, Miss_rate = 0.213, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[1]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[2]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[3]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[4]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[6]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[12]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4471
	minimum = 6
	maximum = 96
Network latency average = 18.4167
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.2639
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Accepted packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Injected flit rate average = 0.000745881
	minimum = 0.00036526 (at node 0)
	maximum = 0.0017511 (at node 36)
Accepted flit rate average= 0.000745881
	minimum = 0.000494175 (at node 41)
	maximum = 0.0015255 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4471 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 18.4167 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.2639 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Accepted packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Injected flit rate average = 0.000745881 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.0017511 (1 samples)
Accepted flit rate average = 0.000745881 (1 samples)
	minimum = 0.000494175 (1 samples)
	maximum = 0.0015255 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 38 sec (158 sec)
gpgpu_simulation_rate = 7882 (inst/sec)
gpgpu_simulation_rate = 2011 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1928
gpu_sim_insn = 1114192
gpu_ipc =     577.9004
gpu_tot_sim_cycle = 541849
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3547
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 42260
partiton_reqs_in_parallel_total    = 2047870
partiton_level_parallism =      21.9191
partiton_level_parallism_total  =       3.8574
partiton_reqs_in_parallel_util = 42260
partiton_reqs_in_parallel_util_total    = 2047870
gpu_sim_cycle_parition_util = 1928
gpu_tot_sim_cycle_parition_util    = 93085
partiton_level_parallism_util =      21.9191
partiton_level_parallism_util_total  =      21.9984
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     105.0097 GB/Sec
L2_BW_total  =       0.7620 GB/Sec
gpu_total_sim_rate=14214

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5412
	L1I_total_cache_miss_rate = 0.1254
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37740
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5412
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20299	W0_Idle:4534563	W0_Scoreboard:665839	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 4206 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 541848 
mrq_lat_table:410 	74 	75 	102 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	306 	2087 	10 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	486 	162 	79 	0 	1797 	20 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	959 	1470 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500      1007      1002         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573      1007     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502      1005      1009     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507      1014      1008     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035      1021         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507       985       987     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507       931       934         0         0         0         0         0         0         0         0      1499         0      4580      4584 
dram[9]:     11500     11501      1004     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508       983       987     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 16.000000 16.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 17.000000 16.000000 15.000000 15.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]: 16.000000 16.000000 16.000000 15.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]: 16.000000 16.000000  7.500000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]: 16.000000 16.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000      -nan 16.000000 16.000000 
dram[9]: 16.000000 16.000000 14.000000 15.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]: 17.000000 16.000000 14.000000 14.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 1073/92 = 11.663043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        15        15         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:        16        16        15        15         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:        16        16        15        15         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:        16        16        15        14         0         0         0         0         0         0         0         0         0         0        17        17 
dram[7]:        16        16        14        14         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:        16        16        14        14         0         0         0         0         0         0         0         0         1         0        16        16 
dram[9]:        16        16        14        14         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:        16        16        14        14         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 1051
min_bank_accesses = 0!
chip skew: 98/93 = 1.05
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13676     13801      2272      2124    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      13941     14084      1435      1520    none      none      none         584    none      none      none      none      none      none       32086     32219
dram[2]:      14131     14081      2254      1596       584    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      14114     14074      1536      1630    none         530       584    none      none       17543    none      none      none      none       32047     32151
dram[4]:      11568     11507      1368      1545     11879    none      none      none      none      none      none      none      none      none       30167     30275
dram[5]:      11584     11552      1444      1555       584    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      11532     11494      2128      1735    none      none      none      none      none      none      none      none      none      none       30148     30216
dram[7]:      11578     11488      1350      1422      3246    none      none      none      none      none      none       20860    none      none       32045     32116
dram[8]:      11567     11511      1262      1411    none      none      none      none      none      none      none      none         243    none       32014     32138
dram[9]:      11535     11497      1422      2599    none      none       11481      4103    none      none      none      none      none      none       33751     33847
dram[10]:      11704     11531      1308      1475       380    none      none      none      none      none      none      none      none      none       33752     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660       454       475         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064       482       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658       439       484     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644       473       499       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615       477       486      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627       447       477         0         0         0         0         0         0         0         0       249         0     10631     10662
dram[9]:      10638     10637       444     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678       416       461       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176026 n_act=8 n_pre=1 n_req=100 n_rd=384 n_write=4 bw_util=0.004399
n_activity=999 dram_eff=0.7768
bk0: 68a 176236i bk1: 64a 176190i bk2: 60a 176201i bk3: 60a 176076i bk4: 0a 176420i bk5: 0a 176421i bk6: 4a 176397i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176425i bk13: 0a 176426i bk14: 64a 176279i bk15: 64a 176171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0147713
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176035 n_act=7 n_pre=0 n_req=96 n_rd=380 n_write=1 bw_util=0.004319
n_activity=933 dram_eff=0.8167
bk0: 64a 176212i bk1: 64a 176166i bk2: 60a 176198i bk3: 60a 176110i bk4: 0a 176422i bk5: 0a 176423i bk6: 0a 176423i bk7: 4a 176403i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0195666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176029 n_act=8 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.004376
n_activity=975 dram_eff=0.7918
bk0: 64a 176229i bk1: 64a 176139i bk2: 60a 176183i bk3: 60a 176106i bk4: 4a 176401i bk5: 0a 176420i bk6: 0a 176422i bk7: 0a 176422i bk8: 4a 176398i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0199747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176021 n_act=9 n_pre=0 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=989 dram_eff=0.7947
bk0: 64a 176221i bk1: 64a 176148i bk2: 60a 176182i bk3: 60a 176078i bk4: 0a 176422i bk5: 8a 176396i bk6: 4a 176402i bk7: 0a 176421i bk8: 0a 176422i bk9: 4a 176397i bk10: 0a 176422i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0226898
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176024 n_act=9 n_pre=2 n_req=97 n_rd=388 n_write=0 bw_util=0.004399
n_activity=1000 dram_eff=0.776
bk0: 64a 176241i bk1: 64a 176165i bk2: 60a 176181i bk3: 60a 176075i bk4: 4a 176402i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176423i bk10: 0a 176423i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176426i bk14: 68a 176248i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0209893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176015 n_act=11 n_pre=4 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=1052 dram_eff=0.7471
bk0: 64a 176225i bk1: 64a 176142i bk2: 60a 176142i bk3: 60a 176066i bk4: 4a 176399i bk5: 0a 176419i bk6: 0a 176421i bk7: 0a 176422i bk8: 0a 176423i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176426i bk13: 0a 176428i bk14: 72a 176220i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0241749
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=3 n_req=95 n_rd=380 n_write=0 bw_util=0.004308
n_activity=949 dram_eff=0.8008
bk0: 64a 176255i bk1: 64a 176187i bk2: 60a 176133i bk3: 56a 176062i bk4: 0a 176420i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176426i bk11: 0a 176426i bk12: 0a 176426i bk13: 0a 176428i bk14: 68a 176252i bk15: 68a 176126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0275984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004296
n_activity=948 dram_eff=0.7996
bk0: 64a 176226i bk1: 64a 176166i bk2: 56a 176189i bk3: 56a 176092i bk4: 4a 176396i bk5: 0a 176421i bk6: 0a 176421i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176424i bk10: 0a 176424i bk11: 4a 176398i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0155139
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176038 n_act=7 n_pre=0 n_req=99 n_rd=372 n_write=6 bw_util=0.004285
n_activity=929 dram_eff=0.8138
bk0: 64a 176219i bk1: 64a 176162i bk2: 56a 176172i bk3: 56a 176084i bk4: 0a 176422i bk5: 0a 176422i bk6: 0a 176422i bk7: 0a 176422i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176424i bk11: 0a 176425i bk12: 4a 176381i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0160977
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004331
n_activity=998 dram_eff=0.7655
bk0: 64a 176206i bk1: 64a 176129i bk2: 56a 176177i bk3: 56a 176095i bk4: 0a 176421i bk5: 0a 176421i bk6: 8a 176370i bk7: 4a 176395i bk8: 0a 176421i bk9: 0a 176421i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176280i bk15: 64a 176168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0218282
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=1 n_req=96 n_rd=376 n_write=2 bw_util=0.004285
n_activity=950 dram_eff=0.7958
bk0: 64a 176196i bk1: 64a 176145i bk2: 56a 176198i bk3: 56a 176090i bk4: 4a 176400i bk5: 0a 176419i bk6: 0a 176419i bk7: 0a 176419i bk8: 0a 176422i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176425i bk13: 0a 176427i bk14: 64a 176289i bk15: 68a 176130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0158653

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 49, Miss_rate = 0.223, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 190, Miss = 47, Miss_rate = 0.247, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 219, Miss = 49, Miss_rate = 0.224, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 50, Miss_rate = 0.260, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 193, Miss = 47, Miss_rate = 0.244, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.8167
	minimum = 6
	maximum = 107
Network latency average = 16.3242
	minimum = 6
	maximum = 77
Slowest packet = 4447
Flit latency average = 17.0091
	minimum = 6
	maximum = 76
Slowest flit = 13442
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Accepted packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Injected flit rate average = 0.0341256
	minimum = 0.0171251 (at node 0)
	maximum = 0.084328 (at node 41)
Accepted flit rate average= 0.0341256
	minimum = 0.0238713 (at node 33)
	maximum = 0.053451 (at node 1)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6319 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101.5 (2 samples)
Network latency average = 17.3704 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68.5 (2 samples)
Flit latency average = 16.6365 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Accepted packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Injected flit rate average = 0.0174357 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0430395 (2 samples)
Accepted flit rate average = 0.0174357 (2 samples)
	minimum = 0.0121827 (2 samples)
	maximum = 0.0274882 (2 samples)
Injected packet size average = 1.53984 (2 samples)
Accepted packet size average = 1.53984 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 46 sec (166 sec)
gpgpu_simulation_rate = 14214 (inst/sec)
gpgpu_simulation_rate = 3264 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 143188
gpu_sim_insn = 1246472
gpu_ipc =       8.7051
gpu_tot_sim_cycle = 912259
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.9529
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 3150136
partiton_reqs_in_parallel_total    = 2090130
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7443
partiton_reqs_in_parallel_util = 3150136
partiton_reqs_in_parallel_util_total    = 2090130
gpu_sim_cycle_parition_util = 143188
gpu_tot_sim_cycle_parition_util    = 95013
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.6099 GB/Sec
L2_BW_total  =       0.7053 GB/Sec
gpu_total_sim_rate=8270

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0816
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60964
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26314	W0_Idle:11584054	W0_Scoreboard:1528368	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2697 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 912258 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2625 	2176 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1675 	174 	79 	0 	3012 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3135 	1614 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	22 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14012     14124      2201      2124       425     17703     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14308     14435      3465      1553       233       348       170       584       170    none      none      none      none      none       32854     26534
dram[2]:      14517     14445      2142      1604       464       233       352       352     17361    none      none      none      none      none       32850     32943
dram[3]:      14419     14367      1545      1669       348       351       529       170    none        9076    none      none         170    none       32822     32895
dram[4]:      11874     11813      1394      3583      4190       261    none         250    none      none         170     65211    none      none       27666     30965
dram[5]:      11876     11831      1444      1570       465       170    none         352       170    none         242      4192    none      none       28958     27698
dram[6]:      11857     11838      2122      1744    none      none       38162       299    none         169    none      none      none         169     27653     30925
dram[7]:      11885     11795      1409      1422      2019       352       352       170    none      none      none       16449     31056     70723     32824     32862
dram[8]:      15365     11852      1298      1428    none      none      none         352    none      none         900    none         243       170     32795     28722
dram[9]:      11867     11832      1438      2466       352       349      7769      4544    none      none      none         170       170     82019     34530     30767
dram[10]:      12025     14944      1317      1508       275       352       304       169    none      none      none      none         170    none       30712     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8052fc00, atomic=0 1 entries : 0x7f612776e9d0 :  mf: uid=132019, sid16:w08, part=0, addr=0x8052fc60, load , size=32, unknown  status = IN_PARTITION_DRAM (912258), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441821 n_act=17 n_pre=5 n_req=123 n_rd=447 n_write=11 bw_util=0.002071
n_activity=1542 dram_eff=0.594
bk0: 68a 442113i bk1: 64a 442067i bk2: 64a 442072i bk3: 60a 441954i bk4: 12a 442267i bk5: 16a 442235i bk6: 4a 442274i bk7: 0a 442299i bk8: 0a 442302i bk9: 8a 442259i bk10: 8a 442243i bk11: 4a 442272i bk12: 0a 442301i bk13: 0a 442303i bk14: 71a 442105i bk15: 68a 442010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00604566
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441856 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001926
n_activity=1348 dram_eff=0.632
bk0: 64a 442089i bk1: 64a 442044i bk2: 64a 442045i bk3: 60a 441988i bk4: 8a 442244i bk5: 8a 442273i bk6: 4a 442273i bk7: 4a 442279i bk8: 4a 442274i bk9: 0a 442299i bk10: 0a 442300i bk11: 0a 442301i bk12: 0a 442302i bk13: 0a 442303i bk14: 64a 442157i bk15: 76a 441959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00788603
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441877 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001858
n_activity=1183 dram_eff=0.6948
bk0: 64a 442107i bk1: 64a 442017i bk2: 64a 442055i bk3: 60a 441985i bk4: 8a 442275i bk5: 8a 442243i bk6: 4a 442280i bk7: 4a 442278i bk8: 4a 442274i bk9: 0a 442298i bk10: 0a 442300i bk11: 0a 442300i bk12: 0a 442301i bk13: 0a 442303i bk14: 64a 442156i bk15: 64a 442044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00800812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441862 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001922
n_activity=1226 dram_eff=0.6933
bk0: 64a 442100i bk1: 64a 442027i bk2: 60a 442062i bk3: 60a 441958i bk4: 8a 442275i bk5: 12a 442236i bk6: 8a 442271i bk7: 4a 442272i bk8: 0a 442298i bk9: 8a 442256i bk10: 0a 442299i bk11: 0a 442302i bk12: 4a 442277i bk13: 0a 442302i bk14: 64a 442156i bk15: 64a 442043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00911822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001949
n_activity=1370 dram_eff=0.6292
bk0: 64a 442119i bk1: 64a 442043i bk2: 60a 442060i bk3: 64a 441922i bk4: 12a 442266i bk5: 12a 442233i bk6: 0a 442295i bk7: 4a 442277i bk8: 0a 442298i bk9: 0a 442303i bk10: 4a 442278i bk11: 4a 442283i bk12: 0a 442301i bk13: 0a 442304i bk14: 72a 442088i bk15: 68a 442012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00843995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001962
n_activity=1426 dram_eff=0.6087
bk0: 64a 442102i bk1: 64a 442019i bk2: 60a 442021i bk3: 60a 441947i bk4: 8a 442273i bk5: 4a 442274i bk6: 0a 442301i bk7: 4a 442282i bk8: 4a 442277i bk9: 0a 442302i bk10: 8a 442245i bk11: 8a 442242i bk12: 0a 442298i bk13: 0a 442303i bk14: 72a 442096i bk15: 72a 441973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00976484
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441846 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001958
n_activity=1377 dram_eff=0.6289
bk0: 64a 442132i bk1: 64a 442065i bk2: 64a 442005i bk3: 56a 441942i bk4: 0a 442301i bk5: 0a 442302i bk6: 8a 442251i bk7: 16a 442234i bk8: 0a 442298i bk9: 8a 442257i bk10: 0a 442301i bk11: 0a 442302i bk12: 0a 442303i bk13: 8a 442262i bk14: 72a 442090i bk15: 68a 442002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001949
n_activity=1403 dram_eff=0.6144
bk0: 64a 442103i bk1: 64a 442045i bk2: 56a 442068i bk3: 56a 441971i bk4: 12a 442238i bk5: 4a 442280i bk6: 4a 442280i bk7: 4a 442272i bk8: 0a 442297i bk9: 0a 442302i bk10: 0a 442303i bk11: 16a 442193i bk12: 12a 442235i bk13: 4a 442279i bk14: 64a 442152i bk15: 64a 442046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00632375
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441881 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001827
n_activity=1205 dram_eff=0.6705
bk0: 68a 442062i bk1: 64a 442036i bk2: 56a 442048i bk3: 56a 441961i bk4: 0a 442301i bk5: 0a 442301i bk6: 0a 442302i bk7: 4a 442282i bk8: 0a 442300i bk9: 0a 442303i bk10: 4a 442284i bk11: 0a 442303i bk12: 4a 442260i bk13: 4a 442277i bk14: 64a 442156i bk15: 72a 441980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00647523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441863 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001904
n_activity=1304 dram_eff=0.6457
bk0: 64a 442083i bk1: 64a 442006i bk2: 56a 442056i bk3: 60a 441967i bk4: 4a 442280i bk5: 8a 442272i bk6: 12a 442240i bk7: 4a 442272i bk8: 0a 442298i bk9: 0a 442299i bk10: 0a 442301i bk11: 4a 442277i bk12: 4a 442276i bk13: 4a 442282i bk14: 64a 442157i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00877457
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001976
n_activity=1464 dram_eff=0.597
bk0: 64a 442075i bk1: 68a 441993i bk2: 56a 442076i bk3: 56a 441971i bk4: 16a 442194i bk5: 4a 442276i bk6: 16a 442224i bk7: 8a 442251i bk8: 0a 442296i bk9: 0a 442300i bk10: 0a 442301i bk11: 0a 442303i bk12: 4a 442278i bk13: 0a 442304i bk14: 68a 442130i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00645262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 352, Miss = 57, Miss_rate = 0.162, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 302, Miss = 52, Miss_rate = 0.172, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 302, Miss = 53, Miss_rate = 0.175, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 52, Miss_rate = 0.181, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 319, Miss = 53, Miss_rate = 0.166, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 332, Miss = 54, Miss_rate = 0.163, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 54, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 327, Miss = 53, Miss_rate = 0.162, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 331, Miss = 52, Miss_rate = 0.157, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 318, Miss = 55, Miss_rate = 0.173, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 301, Miss = 49, Miss_rate = 0.163, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.70292
	minimum = 6
	maximum = 22
Network latency average = 7.67722
	minimum = 6
	maximum = 21
Slowest packet = 8897
Flit latency average = 7.26831
	minimum = 6
	maximum = 20
Slowest flit = 17598
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Accepted packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Injected flit rate average = 0.00051122
	minimum = 0.000223484 (at node 0)
	maximum = 0.000939331 (at node 42)
Accepted flit rate average= 0.00051122
	minimum = 0.000349194 (at node 34)
	maximum = 0.00102663 (at node 23)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9889 (3 samples)
	minimum = 6 (3 samples)
	maximum = 75 (3 samples)
Network latency average = 14.1394 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.6667 (3 samples)
Flit latency average = 13.5138 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Accepted packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Injected flit rate average = 0.0117942 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0290061 (3 samples)
Accepted flit rate average = 0.0117942 (3 samples)
	minimum = 0.00823822 (3 samples)
	maximum = 0.0186677 (3 samples)
Injected packet size average = 1.53932 (3 samples)
Accepted packet size average = 1.53932 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 16 sec (436 sec)
gpgpu_simulation_rate = 8270 (inst/sec)
gpgpu_simulation_rate = 2092 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1309
gpu_sim_insn = 1114592
gpu_ipc =     851.4836
gpu_tot_sim_cycle = 1135718
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.1565
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 28798
partiton_reqs_in_parallel_total    = 5240266
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6394
partiton_reqs_in_parallel_util = 28798
partiton_reqs_in_parallel_util_total    = 5240266
gpu_sim_cycle_parition_util = 1309
gpu_tot_sim_cycle_parition_util    = 238201
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     161.6179 GB/Sec
L2_BW_total  =       0.7528 GB/Sec
gpu_total_sim_rate=10656

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0622
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81674
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
109, 109, 108, 109, 108, 109, 108, 109, 109, 109, 109, 109, 109, 109, 109, 109, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30831	W0_Idle:11591848	W0_Scoreboard:1543103	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2090 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 1135717 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4855 	2178 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2935 	253 	79 	0 	3905 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4752 	2013 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	23 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14344     14470      2889      2790       735     17877     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14664     14793      4151      2277       311       580       170       584       170    none      none      none      none      none       32883     26545
dram[2]:      14874     14803      2786      2311       580       276       584       584     17361    none      none      none      none      none       32850     32943
dram[3]:      14814     14753      2276      2387       580       351       761       170    none        9076    none      none         170    none       32830     32918
dram[4]:      12283     12204      2141      4259      4311       352    none         482    none      none         170     65211    none      none       27673     30979
dram[5]:      12273     12223      2178      2265       530       170    none         584       170    none         242      4192    none      none       29019     27718
dram[6]:      12268     12244      2764      2461    none      none       38278       473    none         169    none      none      none         169     27653     30940
dram[7]:      12248     12174      2158      2115      2135       584       584       170    none      none      none       16449     31056     70723     32853     32870
dram[8]:      15735     12217      2024      2109    none      none      none         584    none      none         900    none        1101       170     32818     28722
dram[9]:      12232     12224      2178      3089       584       581      7847      4544    none      none      none         170       170     82019     34559     30793
dram[10]:      12382     15292      2064      2227       314       584       423       169    none      none      none      none         170    none       30719     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444249 n_act=17 n_pre=5 n_req=123 n_rd=448 n_write=11 bw_util=0.002064
n_activity=1555 dram_eff=0.5904
bk0: 68a 444542i bk1: 64a 444496i bk2: 64a 444501i bk3: 60a 444383i bk4: 12a 444696i bk5: 16a 444664i bk6: 4a 444703i bk7: 0a 444728i bk8: 0a 444731i bk9: 8a 444688i bk10: 8a 444672i bk11: 4a 444701i bk12: 0a 444730i bk13: 0a 444732i bk14: 72a 444532i bk15: 68a 444439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00601264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444285 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001916
n_activity=1348 dram_eff=0.632
bk0: 64a 444518i bk1: 64a 444473i bk2: 64a 444474i bk3: 60a 444417i bk4: 8a 444673i bk5: 8a 444702i bk6: 4a 444702i bk7: 4a 444708i bk8: 4a 444703i bk9: 0a 444728i bk10: 0a 444729i bk11: 0a 444730i bk12: 0a 444731i bk13: 0a 444732i bk14: 64a 444586i bk15: 76a 444388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00784296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444306 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001848
n_activity=1183 dram_eff=0.6948
bk0: 64a 444536i bk1: 64a 444446i bk2: 64a 444484i bk3: 60a 444414i bk4: 8a 444704i bk5: 8a 444672i bk6: 4a 444709i bk7: 4a 444707i bk8: 4a 444703i bk9: 0a 444727i bk10: 0a 444729i bk11: 0a 444729i bk12: 0a 444730i bk13: 0a 444732i bk14: 64a 444585i bk15: 64a 444473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444291 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001911
n_activity=1226 dram_eff=0.6933
bk0: 64a 444529i bk1: 64a 444456i bk2: 60a 444491i bk3: 60a 444387i bk4: 8a 444704i bk5: 12a 444665i bk6: 8a 444700i bk7: 4a 444701i bk8: 0a 444727i bk9: 8a 444685i bk10: 0a 444728i bk11: 0a 444731i bk12: 4a 444706i bk13: 0a 444731i bk14: 64a 444585i bk15: 64a 444472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00906842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001938
n_activity=1370 dram_eff=0.6292
bk0: 64a 444548i bk1: 64a 444472i bk2: 60a 444489i bk3: 64a 444351i bk4: 12a 444695i bk5: 12a 444662i bk6: 0a 444724i bk7: 4a 444706i bk8: 0a 444727i bk9: 0a 444732i bk10: 4a 444707i bk11: 4a 444712i bk12: 0a 444730i bk13: 0a 444733i bk14: 72a 444517i bk15: 68a 444441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00839386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001952
n_activity=1426 dram_eff=0.6087
bk0: 64a 444531i bk1: 64a 444448i bk2: 60a 444450i bk3: 60a 444376i bk4: 8a 444702i bk5: 4a 444703i bk6: 0a 444730i bk7: 4a 444711i bk8: 4a 444706i bk9: 0a 444731i bk10: 8a 444674i bk11: 8a 444671i bk12: 0a 444727i bk13: 0a 444732i bk14: 72a 444525i bk15: 72a 444402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00971151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444275 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001947
n_activity=1377 dram_eff=0.6289
bk0: 64a 444561i bk1: 64a 444494i bk2: 64a 444434i bk3: 56a 444371i bk4: 0a 444730i bk5: 0a 444731i bk6: 8a 444680i bk7: 16a 444663i bk8: 0a 444727i bk9: 8a 444686i bk10: 0a 444730i bk11: 0a 444731i bk12: 0a 444732i bk13: 8a 444691i bk14: 72a 444519i bk15: 68a 444431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110157
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001938
n_activity=1403 dram_eff=0.6144
bk0: 64a 444532i bk1: 64a 444474i bk2: 56a 444497i bk3: 56a 444400i bk4: 12a 444667i bk5: 4a 444709i bk6: 4a 444709i bk7: 4a 444701i bk8: 0a 444726i bk9: 0a 444731i bk10: 0a 444732i bk11: 16a 444622i bk12: 12a 444664i bk13: 4a 444708i bk14: 64a 444581i bk15: 64a 444475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00628921
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444310 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001817
n_activity=1205 dram_eff=0.6705
bk0: 68a 444491i bk1: 64a 444465i bk2: 56a 444477i bk3: 56a 444390i bk4: 0a 444730i bk5: 0a 444730i bk6: 0a 444731i bk7: 4a 444711i bk8: 0a 444729i bk9: 0a 444732i bk10: 4a 444713i bk11: 0a 444732i bk12: 4a 444689i bk13: 4a 444706i bk14: 64a 444585i bk15: 72a 444409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00643986
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444292 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001893
n_activity=1304 dram_eff=0.6457
bk0: 64a 444512i bk1: 64a 444435i bk2: 56a 444485i bk3: 60a 444396i bk4: 4a 444709i bk5: 8a 444701i bk6: 12a 444669i bk7: 4a 444701i bk8: 0a 444727i bk9: 0a 444728i bk10: 0a 444730i bk11: 4a 444706i bk12: 4a 444705i bk13: 4a 444711i bk14: 64a 444586i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00872664
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001965
n_activity=1464 dram_eff=0.597
bk0: 64a 444504i bk1: 68a 444422i bk2: 56a 444505i bk3: 56a 444400i bk4: 16a 444623i bk5: 4a 444705i bk6: 16a 444653i bk7: 8a 444680i bk8: 0a 444725i bk9: 0a 444729i bk10: 0a 444730i bk11: 0a 444732i bk12: 4a 444707i bk13: 0a 444733i bk14: 68a 444559i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00641738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 454, Miss = 57, Miss_rate = 0.126, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 391, Miss = 52, Miss_rate = 0.133, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 53, Miss_rate = 0.125, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 433, Miss = 54, Miss_rate = 0.125, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 406, Miss = 54, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 427, Miss = 52, Miss_rate = 0.122, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 418, Miss = 55, Miss_rate = 0.132, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 49, Miss_rate = 0.109, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82908
	minimum = 6
	maximum = 40
Network latency average = 8.56989
	minimum = 6
	maximum = 29
Slowest packet = 15116
Flit latency average = 8.37231
	minimum = 6
	maximum = 28
Slowest flit = 23060
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Accepted packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Injected flit rate average = 0.0511927
	minimum = 0.0244648 (at node 12)
	maximum = 0.0913609 (at node 44)
Accepted flit rate average= 0.0511927
	minimum = 0.0382263 (at node 32)
	maximum = 0.0772171 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4489 (4 samples)
	minimum = 6 (4 samples)
	maximum = 66.25 (4 samples)
Network latency average = 12.747 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46.75 (4 samples)
Flit latency average = 12.2284 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Accepted packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Injected flit rate average = 0.0216438 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0445948 (4 samples)
Accepted flit rate average = 0.0216438 (4 samples)
	minimum = 0.0157352 (4 samples)
	maximum = 0.0333051 (4 samples)
Injected packet size average = 1.51583 (4 samples)
Accepted packet size average = 1.51583 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 23 sec (443 sec)
gpgpu_simulation_rate = 10656 (inst/sec)
gpgpu_simulation_rate = 2563 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 302377
gpu_sim_insn = 1253132
gpu_ipc =       4.1443
gpu_tot_sim_cycle = 1665317
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       3.5872
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 6652294
partiton_reqs_in_parallel_total    = 5269064
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.1586
partiton_reqs_in_parallel_util = 6652294
partiton_reqs_in_parallel_util_total    = 5269064
gpu_sim_cycle_parition_util = 302377
gpu_tot_sim_cycle_parition_util    = 239510
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9020
L2_BW  =       1.3723 GB/Sec
L2_BW_total  =       0.7626 GB/Sec
gpu_total_sim_rate=6009

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0478
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
132, 132, 131, 132, 131, 132, 131, 132, 132, 132, 132, 132, 132, 132, 132, 132, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 204, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5232
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36836	W0_Idle:20673548	W0_Scoreboard:6935537	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 2235 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 1662418 
mrq_lat_table:1221 	82 	107 	224 	121 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8690 	2589 	10 	0 	512 	5 	1298 	28 	19 	59 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5853 	259 	79 	0 	5244 	20 	0 	0 	0 	513 	5 	1297 	28 	19 	59 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8359 	2125 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	239 	36 	0 	0 	3 	5 	11 	6 	8 	7 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         8         8         2         4         0         2         2         1         1        16        16 
dram[1]:        17         0        15        16         3         5         2         0         2         2         0         1         1         0        16        16 
dram[2]:        16         0        17        15         6         5         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         4         4         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         4         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         4         2         3         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         5         4         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         2         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         4         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         6         4         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    108483     64576     64575    227018    213477    262041    115556     88673     83418    103762    141447      2196    226900    113776     95224 
dram[1]:     63148     11500    119004    297730    117601    117172    160754     46748    239195    127300    247615      5970      4369     37593     35625     72949 
dram[2]:     11493     11493     64573    118994     99855    156071    137073    179467     84581      8316      2912      3869    238434      3443    116675      4581 
dram[3]:     11497     11500    118989      1005    109607    227144    116924    160843    225370     84582      1577    246013     84275      2376      4580    226900 
dram[4]:     11500     11502      1005     87087     36565    184566     31255    219956    274806     40303    131814    126103      3687    125758     66695      3792 
dram[5]:     11504     11507    118985    246695    240332    107588    247977    265321     88186      2590     72132    119000    233802    245757     58497     63024 
dram[6]:     11507     11509     57674      6059      8173      3585    136704    114074     35062     85138    264000      5219      3032     89893    140304    244637 
dram[7]:    118971     11507       985      3642    181524    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    114923    256402     60361     89373    189526    202711    106706      6226      6469    244154      5971    267872 
dram[9]:     11500     11501      1004     64579     82036    161615     16068     54277     38782    266458      4898     93942    131078    115018    267655    277544 
dram[10]:     47186     57374      5707       987    116220    126904    116914    233425     84979         0    245674     10741     92336         0    133972    250717 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  3.666667  2.800000  1.250000  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  3.000000  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  3.000000  2.111111  2.666667  2.500000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  1.900000  2.000000  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  2.800000  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.333333  3.000000  3.500000  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.600000  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.142857  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.625000  2.600000  2.000000  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2051/453 = 4.527594
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         4         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 331
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      14696     20632      2999     15025       448      6685      2710     23932      4026       402     14805      9639       548     25155     24556     27737
dram[1]:      16552     15178      3644      1966      8486      8367       446       709      8764       372       170     22301      2592      1827     29913     30227
dram[2]:      14434     15151      9385      9660     10395       349       264      3709      8764     49411       169       169      4707     15789     34546     26946
dram[3]:      15151     15063      9092      2477      6545       565       443      7679       337      3579       349       170     16926       464     33515     34470
dram[4]:      12657     12523      2209      4101      1220       352     32859       258    115445       286       311      8468     25581     80165     26585     24578
dram[5]:      12613     12490      9570      2258     14398       493       236     22022       371       160     10578      1527       382     31198     29810     23503
dram[6]:      12601     12571      6148      2169       348       352     19351       371    143753     63538       170       764      3300     49774     33861     24524
dram[7]:      32169     12546      2148      1812       870       278       276     33045      8840    none         227     13070     22957      8770     29805     26842
dram[8]:      16079     12525      2025      2095     24211     28229      5126     61568      5128       376     17566       169      1072     16929     29769     25396
dram[9]:      11870     12525      2161      3217     18138       314      1869      1487       144       286      9615       260      1810     27455     44329     32999
dram[10]:      15184     15638      1926      2317      6101       349     31291       331     31380    none         716       389       424    none       47181     37894
maximum mf latency per bank:
dram[0]:      10703    118704     15926    118728       359     68984     32726    118419     33834       341    105438     17366       354     74943     10678    125130
dram[1]:      57439     10660     32508       475    118704    118497       359       352     41864       341       341    105439     19149     14962     10663    124804
dram[2]:      10675     10690    118503    118723    118498       359       359     33824     34230    171978       341       342     18493    125302    118675     10724
dram[3]:      10659     10638    118390       492    118718       359       359     57474       358     35087       352       341    125339       352     10637     78755
dram[4]:      10636     10658       439     32469     11647       358     97160       347    171972       341       341     64691    125091    121673    125466     26894
dram[5]:      10633     10644    118610       499     97374       359       352     97382       341       348     17366     10539       257    124458    121157     10671
dram[6]:      10638     10619     57573       534       352       352     75289       347    184845    184846       341       352     26665    125254    125346     26280
dram[7]:     138302     10615       477       486      6492       359       352     97285     41864         0       341     72119    125338     69423     10632     10663
dram[8]:      69934     10627       447       477    118322     97287     33815    181972     33833       352    118788       341       358    125255     10631     16032
dram[9]:      10638     10637       444     17637     97375       359     10414      8206       341       341     17366       341     25622     81499    138099    125020
dram[10]:      57440     63901       416       461    118713       352    182753       359    118708         0       352       352       341         0    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006198 n_nop=1005439 n_act=42 n_pre=26 n_req=199 n_rd=656 n_write=35 bw_util=0.001373
n_activity=3330 dram_eff=0.415
bk0: 68a 1006014i bk1: 68a 1005918i bk2: 64a 1005973i bk3: 72a 1005812i bk4: 44a 1006004i bk5: 40a 1006061i bk6: 36a 1005985i bk7: 16a 1006062i bk8: 20a 1006063i bk9: 16a 1006115i bk10: 20a 1006046i bk11: 12a 1006123i bk12: 12a 1006120i bk13: 12a 1006110i bk14: 76a 1005978i bk15: 80a 1005856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00292587
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006198 n_nop=1005465 n_act=44 n_pre=28 n_req=187 n_rd=632 n_write=29 bw_util=0.001314
n_activity=3265 dram_eff=0.4049
bk0: 72a 1005923i bk1: 64a 1005940i bk2: 72a 1005879i bk3: 68a 1005846i bk4: 52a 1005915i bk5: 48a 1005967i bk6: 20a 1006054i bk7: 16a 1006148i bk8: 12a 1006105i bk9: 8a 1006139i bk10: 4a 1006170i bk11: 12a 1006115i bk12: 20a 1006088i bk13: 16a 1006118i bk14: 68a 1006014i bk15: 80a 1005819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00366131
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006198 n_nop=1005469 n_act=39 n_pre=23 n_req=190 n_rd=636 n_write=31 bw_util=0.001326
n_activity=3090 dram_eff=0.4317
bk0: 68a 1005973i bk1: 64a 1005919i bk2: 68a 1005914i bk3: 64a 1005837i bk4: 44a 1006036i bk5: 60a 1005858i bk6: 24a 1006066i bk7: 28a 1006025i bk8: 8a 1006147i bk9: 16a 1006103i bk10: 8a 1006152i bk11: 16a 1006119i bk12: 8a 1006157i bk13: 16a 1006124i bk14: 72a 1005975i bk15: 72a 1005885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00370504
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006198 n_nop=1005429 n_act=46 n_pre=30 n_req=201 n_rd=656 n_write=37 bw_util=0.001377
n_activity=3514 dram_eff=0.3944
bk0: 64a 1006001i bk1: 64a 1005932i bk2: 68a 1005930i bk3: 60a 1005866i bk4: 56a 1005837i bk5: 44a 1005936i bk6: 32a 1006033i bk7: 24a 1006023i bk8: 24a 1006045i bk9: 24a 1006042i bk10: 20a 1006079i bk11: 4a 1006165i bk12: 16a 1006120i bk13: 20a 1006090i bk14: 64a 1006052i bk15: 72a 1005874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00424966
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006198 n_nop=1005486 n_act=39 n_pre=23 n_req=182 n_rd=624 n_write=26 bw_util=0.001292
n_activity=3034 dram_eff=0.4285
bk0: 64a 1006015i bk1: 64a 1005939i bk2: 60a 1005966i bk3: 72a 1005790i bk4: 60a 1005970i bk5: 40a 1005987i bk6: 20a 1006063i bk7: 16a 1006082i bk8: 8a 1006134i bk9: 4a 1006168i bk10: 12a 1006139i bk11: 20a 1006098i bk12: 12a 1006108i bk13: 8a 1006117i bk14: 84a 1005929i bk15: 80a 1005833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00392269
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006198 n_nop=1005484 n_act=40 n_pre=24 n_req=185 n_rd=620 n_write=30 bw_util=0.001292
n_activity=3014 dram_eff=0.4313
bk0: 64a 1006000i bk1: 64a 1005918i bk2: 64a 1005892i bk3: 64a 1005822i bk4: 48a 1005971i bk5: 20a 1006117i bk6: 20a 1006107i bk7: 28a 1006000i bk8: 8a 1006147i bk9: 24a 1006072i bk10: 20a 1006064i bk11: 20a 1006084i bk12: 8a 1006135i bk13: 8a 1006155i bk14: 80a 1005945i bk15: 80a 1005834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00443153
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006198 n_nop=1005551 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.001175
n_activity=2590 dram_eff=0.4564
bk0: 64a 1006026i bk1: 64a 1005960i bk2: 68a 1005871i bk3: 64a 1005794i bk4: 8a 1006175i bk5: 20a 1006154i bk6: 16a 1006137i bk7: 28a 1006058i bk8: 16a 1006100i bk9: 24a 1006014i bk10: 4a 1006167i bk11: 8a 1006142i bk12: 20a 1006082i bk13: 12a 1006123i bk14: 76a 1005959i bk15: 80a 1005807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00501889
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006198 n_nop=1005484 n_act=39 n_pre=24 n_req=186 n_rd=620 n_write=31 bw_util=0.001294
n_activity=3064 dram_eff=0.4249
bk0: 72a 1005936i bk1: 64a 1005941i bk2: 60a 1005961i bk3: 68a 1005796i bk4: 44a 1006017i bk5: 40a 1005996i bk6: 20a 1006095i bk7: 20a 1006089i bk8: 12a 1006114i bk9: 0a 1006195i bk10: 8a 1006156i bk11: 20a 1006073i bk12: 28a 1006029i bk13: 24a 1006049i bk14: 68a 1006010i bk15: 72a 1005889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00296661
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006198 n_nop=1005498 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.00124
n_activity=3135 dram_eff=0.3981
bk0: 68a 1005956i bk1: 64a 1005935i bk2: 60a 1005943i bk3: 60a 1005832i bk4: 20a 1006126i bk5: 24a 1006096i bk6: 24a 1006072i bk7: 20a 1006049i bk8: 16a 1006082i bk9: 24a 1006033i bk10: 20a 1006057i bk11: 8a 1006150i bk12: 20a 1006060i bk13: 20a 1006051i bk14: 68a 1006011i bk15: 80a 1005804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00305606
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006198 n_nop=1005484 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.001308
n_activity=3057 dram_eff=0.4305
bk0: 68a 1005949i bk1: 64a 1005905i bk2: 60a 1005937i bk3: 60a 1005872i bk4: 36a 1006038i bk5: 48a 1005927i bk6: 36a 1006019i bk7: 20a 1006101i bk8: 8a 1006148i bk9: 4a 1006166i bk10: 20a 1006096i bk11: 12a 1006134i bk12: 32a 1006050i bk13: 8a 1006141i bk14: 72a 1005985i bk15: 76a 1005836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00405288
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006198 n_nop=1005443 n_act=47 n_pre=33 n_req=192 n_rd=644 n_write=31 bw_util=0.001342
n_activity=3470 dram_eff=0.389
bk0: 68a 1005942i bk1: 68a 1005892i bk2: 60a 1005944i bk3: 56a 1005878i bk4: 60a 1005862i bk5: 44a 1005992i bk6: 36a 1005970i bk7: 24a 1006062i bk8: 16a 1006069i bk9: 0a 1006186i bk10: 12a 1006118i bk11: 28a 1006049i bk12: 12a 1006137i bk13: 0a 1006201i bk14: 76a 1005965i bk15: 84a 1005798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0030332

========= L2 cache stats =========
L2_cache_bank[0]: Access = 648, Miss = 85, Miss_rate = 0.131, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 625, Miss = 80, Miss_rate = 0.128, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 579, Miss = 78, Miss_rate = 0.135, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 578, Miss = 86, Miss_rate = 0.149, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 637, Miss = 80, Miss_rate = 0.126, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 76, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 620, Miss = 78, Miss_rate = 0.126, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 616, Miss = 68, Miss_rate = 0.110, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 646, Miss = 75, Miss_rate = 0.116, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 661, Miss = 74, Miss_rate = 0.112, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[21]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13398
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=26372
icnt_total_pkts_simt_to_mem=14377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.10941
	minimum = 6
	maximum = 27
Network latency average = 7.086
	minimum = 6
	maximum = 23
Slowest packet = 19003
Flit latency average = 6.63501
	minimum = 6
	maximum = 22
Slowest flit = 28849
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000289573
	minimum = 0.000105829 (at node 3)
	maximum = 0.000626703 (at node 26)
Accepted packet rate average = 0.000289573
	minimum = 0.000105829 (at node 3)
	maximum = 0.000626703 (at node 26)
Injected flit rate average = 0.000437006
	minimum = 0.000105829 (at node 3)
	maximum = 0.000922692 (at node 48)
Accepted flit rate average= 0.000437006
	minimum = 0.000211657 (at node 3)
	maximum = 0.00112112 (at node 26)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.581 (5 samples)
	minimum = 6 (5 samples)
	maximum = 58.4 (5 samples)
Network latency average = 11.6148 (5 samples)
	minimum = 6 (5 samples)
	maximum = 42 (5 samples)
Flit latency average = 11.1097 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0114808 (5 samples)
	minimum = 0.00845689 (5 samples)
	maximum = 0.0179067 (5 samples)
Accepted packet rate average = 0.0114808 (5 samples)
	minimum = 0.00845689 (5 samples)
	maximum = 0.0179067 (5 samples)
Injected flit rate average = 0.0174025 (5 samples)
	minimum = 0.00845689 (5 samples)
	maximum = 0.0358604 (5 samples)
Accepted flit rate average = 0.0174025 (5 samples)
	minimum = 0.0126305 (5 samples)
	maximum = 0.0268683 (5 samples)
Injected packet size average = 1.51579 (5 samples)
Accepted packet size average = 1.51579 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 34 sec (994 sec)
gpgpu_simulation_rate = 6009 (inst/sec)
gpgpu_simulation_rate = 1675 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 60956
gpu_sim_insn = 1117092
gpu_ipc =      18.3262
gpu_tot_sim_cycle = 1948423
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       3.6393
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 1341032
partiton_reqs_in_parallel_total    = 11921358
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.8067
partiton_reqs_in_parallel_util = 1341032
partiton_reqs_in_parallel_util_total    = 11921358
gpu_sim_cycle_parition_util = 60956
gpu_tot_sim_cycle_parition_util    = 541887
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13398
L2_BW  =       4.8515 GB/Sec
L2_BW_total  =       0.8035 GB/Sec
gpu_total_sim_rate=6325

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0401
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130242
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
189, 189, 173, 189, 173, 204, 173, 204, 174, 189, 174, 174, 174, 174, 174, 189, 147, 132, 132, 132, 147, 132, 132, 132, 132, 147, 147, 132, 132, 132, 147, 225, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 7591
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2217
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 488
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42387	W0_Idle:24007662	W0_Scoreboard:6952698	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 2118 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 1948422 
mrq_lat_table:1221 	82 	107 	224 	121 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11462 	2697 	10 	0 	512 	5 	1386 	180 	19 	59 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7515 	362 	219 	231 	5878 	108 	22 	0 	0 	513 	5 	1385 	180 	19 	59 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10193 	2331 	1658 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	243 	36 	0 	0 	3 	5 	12 	7 	8 	7 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         8         8         2         4         0         2         2         1         1        16        16 
dram[1]:        17         0        15        16         3         5         2         0         2         2         0         1         1         0        16        16 
dram[2]:        16         0        17        15         6         5         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         4         4         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         4         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         4         2         3         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         5         4         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         2         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         4         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         6         4         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    108483     64576     64575    227018    213477    262041    115556     88673     83418    103762    141447      2196    226900    113776     95224 
dram[1]:     63148     11500    119004    297730    117601    117172    160754     46748    239195    127300    247615      5970      4369     37593     35625     72949 
dram[2]:     11493     11493     64573    118994     99855    156071    137073    179467     84581      8316      2912      3869    238434      3443    116675      4581 
dram[3]:     11497     11500    118989      1005    109607    227144    116924    160843    225370     84582      1577    246013     84275      2376      4580    226900 
dram[4]:     11500     11502      1005     87087     36565    184566     31255    219956    274806     40303    131814    126103      3687    125758     66695      3792 
dram[5]:     11504     11507    118985    246695    240332    107588    247977    265321     88186      2590     72132    119000    233802    245757     58497     63024 
dram[6]:     11507     11509     57674      6059      8173      3585    136704    114074     35062     85138    264000      5219      3032     89893    140304    244637 
dram[7]:    118971     11507       985      3642    181524    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    114923    256402     60361     89373    189526    202711    106706      6226      6469    244154      5971    267872 
dram[9]:     11500     11501      1004     64579     82036    161615     16068     54277     38782    266458      4898     93942    131078    115018    267655    277544 
dram[10]:     47186     57374      5707       987    116220    126904    116914    233425     84979         0    245674     10741     92336         0    133972    250717 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  3.666667  2.800000  1.250000  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  3.000000  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  3.000000  2.111111  2.666667  2.500000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  1.900000  2.000000  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  2.800000  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.333333  3.000000  3.500000  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.600000  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.142857  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.625000  2.600000  2.000000  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2051/453 = 4.527594
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         4         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 331
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      19416     25160      3663     15626       589      6802      2786     24051      4026       402     14805      9639       548     25155     26612     31208
dram[1]:      17852     20237      4189      2514      8634      8487       558       891      8764       372       170     22301      2592      1827     40292     34984
dram[2]:      16993     20188     10035     10321     10555       532       347      3741      8764     49411       169       169      4707     15789     41978     30729
dram[3]:      20230     18977      9737      3235      6634       761       506      7772       337      3579       349       170     16926       464     40707     41903
dram[4]:      20117     18790      2941      4744      1372       438     32942       312    115445       286       311      8468     25581     80165     29152     31867
dram[5]:      14220     12856     10258      2937     14559       611       319     22076       371       160     10578      1527       382     31198     35122     28238
dram[6]:      17712     16526      6741      2755       486       601     19584       459    143753     63538       170       764      3300     49774     40589     30098
dram[7]:      35470     15335      2823      2408      1010       357       334     33161      8840    none         227     13070     22957      8770     37956     36144
dram[8]:      18736     16466      2717      2761     24490     28380      5239     61676      5128       376     17566       169      4636     16929     38255     32923
dram[9]:      14453     15252      2928      3907     18313       425      1888      1556       144       286      9615       260      1810     27455     53781     38818
dram[10]:      20727     17141      2583      3066      6156       560     31373       391     31380    none         716       389       424    none       54528     40929
maximum mf latency per bank:
dram[0]:      18870    118704     15926    118728       400     68984     32726    118419     33834       341    105438     17366       354     74943     19083    125130
dram[1]:      57439     18947     32508       475    118704    118497       359       352     41864       341       341    105439     19149     14962     19050    124804
dram[2]:      18962     18963    118503    118723    118498       425       359     33824     34230    171978       341       342     18493    125302    118675     19003
dram[3]:      18905     18943    118390       492    118718       407       359     57474       358     35087       352       341    125339       352     19080     78755
dram[4]:      18880     18946       439     32469     11647       358     97160       347    171972       341       341     64691    125091    121673    125466     26894
dram[5]:      18610     10644    118610       499     97374       359       352     97382       341       348     17366     10539       257    124458    121157     19080
dram[6]:      18979     18971     57573       534       352       352     75289       347    184845    184846       341       352     26665    125254    125346     26280
dram[7]:     138302     18853       477       486      6492       359       352     97285     41864         0       341     72119    125338     69423     19014     18965
dram[8]:      69934     18982       447       477    118322     97287     33815    181972     33833       352    118788       341       358    125255     19068     19055
dram[9]:      18964     18964       444     17637     97375       359     10414      8206       341       341     17366       341     25622     81499    138099    125020
dram[10]:      57440     63901       416       461    118713       392    182753       359    118708         0       352       352       341         0    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119383 n_nop=1118624 n_act=42 n_pre=26 n_req=199 n_rd=656 n_write=35 bw_util=0.001235
n_activity=3330 dram_eff=0.415
bk0: 68a 1119199i bk1: 68a 1119103i bk2: 64a 1119158i bk3: 72a 1118997i bk4: 44a 1119189i bk5: 40a 1119246i bk6: 36a 1119170i bk7: 16a 1119247i bk8: 20a 1119248i bk9: 16a 1119300i bk10: 20a 1119231i bk11: 12a 1119308i bk12: 12a 1119305i bk13: 12a 1119295i bk14: 76a 1119163i bk15: 80a 1119041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00263002
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119383 n_nop=1118650 n_act=44 n_pre=28 n_req=187 n_rd=632 n_write=29 bw_util=0.001181
n_activity=3265 dram_eff=0.4049
bk0: 72a 1119108i bk1: 64a 1119125i bk2: 72a 1119064i bk3: 68a 1119031i bk4: 52a 1119100i bk5: 48a 1119152i bk6: 20a 1119239i bk7: 16a 1119333i bk8: 12a 1119290i bk9: 8a 1119324i bk10: 4a 1119355i bk11: 12a 1119300i bk12: 20a 1119273i bk13: 16a 1119303i bk14: 68a 1119199i bk15: 80a 1119004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0032911
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119383 n_nop=1118654 n_act=39 n_pre=23 n_req=190 n_rd=636 n_write=31 bw_util=0.001192
n_activity=3090 dram_eff=0.4317
bk0: 68a 1119158i bk1: 64a 1119104i bk2: 68a 1119099i bk3: 64a 1119022i bk4: 44a 1119221i bk5: 60a 1119043i bk6: 24a 1119251i bk7: 28a 1119210i bk8: 8a 1119332i bk9: 16a 1119288i bk10: 8a 1119337i bk11: 16a 1119304i bk12: 8a 1119342i bk13: 16a 1119309i bk14: 72a 1119160i bk15: 72a 1119070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00333041
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119383 n_nop=1118614 n_act=46 n_pre=30 n_req=201 n_rd=656 n_write=37 bw_util=0.001238
n_activity=3514 dram_eff=0.3944
bk0: 64a 1119186i bk1: 64a 1119117i bk2: 68a 1119115i bk3: 60a 1119051i bk4: 56a 1119022i bk5: 44a 1119121i bk6: 32a 1119218i bk7: 24a 1119208i bk8: 24a 1119230i bk9: 24a 1119227i bk10: 20a 1119264i bk11: 4a 1119350i bk12: 16a 1119305i bk13: 20a 1119275i bk14: 64a 1119237i bk15: 72a 1119059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00381996
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119383 n_nop=1118671 n_act=39 n_pre=23 n_req=182 n_rd=624 n_write=26 bw_util=0.001161
n_activity=3034 dram_eff=0.4285
bk0: 64a 1119200i bk1: 64a 1119124i bk2: 60a 1119151i bk3: 72a 1118975i bk4: 60a 1119155i bk5: 40a 1119172i bk6: 20a 1119248i bk7: 16a 1119267i bk8: 8a 1119319i bk9: 4a 1119353i bk10: 12a 1119324i bk11: 20a 1119283i bk12: 12a 1119293i bk13: 8a 1119302i bk14: 84a 1119114i bk15: 80a 1119018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00352605
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119383 n_nop=1118669 n_act=40 n_pre=24 n_req=185 n_rd=620 n_write=30 bw_util=0.001161
n_activity=3014 dram_eff=0.4313
bk0: 64a 1119185i bk1: 64a 1119103i bk2: 64a 1119077i bk3: 64a 1119007i bk4: 48a 1119156i bk5: 20a 1119302i bk6: 20a 1119292i bk7: 28a 1119185i bk8: 8a 1119332i bk9: 24a 1119257i bk10: 20a 1119249i bk11: 20a 1119269i bk12: 8a 1119320i bk13: 8a 1119340i bk14: 80a 1119130i bk15: 80a 1119019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00398344
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119383 n_nop=1118736 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.001056
n_activity=2590 dram_eff=0.4564
bk0: 64a 1119211i bk1: 64a 1119145i bk2: 68a 1119056i bk3: 64a 1118979i bk4: 8a 1119360i bk5: 20a 1119339i bk6: 16a 1119322i bk7: 28a 1119243i bk8: 16a 1119285i bk9: 24a 1119199i bk10: 4a 1119352i bk11: 8a 1119327i bk12: 20a 1119267i bk13: 12a 1119308i bk14: 76a 1119144i bk15: 80a 1118992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00451141
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119383 n_nop=1118669 n_act=39 n_pre=24 n_req=186 n_rd=620 n_write=31 bw_util=0.001163
n_activity=3064 dram_eff=0.4249
bk0: 72a 1119121i bk1: 64a 1119126i bk2: 60a 1119146i bk3: 68a 1118981i bk4: 44a 1119202i bk5: 40a 1119181i bk6: 20a 1119280i bk7: 20a 1119274i bk8: 12a 1119299i bk9: 0a 1119380i bk10: 8a 1119341i bk11: 20a 1119258i bk12: 28a 1119214i bk13: 24a 1119234i bk14: 68a 1119195i bk15: 72a 1119074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00266665
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119383 n_nop=1118683 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.001115
n_activity=3135 dram_eff=0.3981
bk0: 68a 1119141i bk1: 64a 1119120i bk2: 60a 1119128i bk3: 60a 1119017i bk4: 20a 1119311i bk5: 24a 1119281i bk6: 24a 1119257i bk7: 20a 1119234i bk8: 16a 1119267i bk9: 24a 1119218i bk10: 20a 1119242i bk11: 8a 1119335i bk12: 20a 1119245i bk13: 20a 1119236i bk14: 68a 1119196i bk15: 80a 1118989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00274705
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119383 n_nop=1118669 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.001176
n_activity=3057 dram_eff=0.4305
bk0: 68a 1119134i bk1: 64a 1119090i bk2: 60a 1119122i bk3: 60a 1119057i bk4: 36a 1119223i bk5: 48a 1119112i bk6: 36a 1119204i bk7: 20a 1119286i bk8: 8a 1119333i bk9: 4a 1119351i bk10: 20a 1119281i bk11: 12a 1119319i bk12: 32a 1119235i bk13: 8a 1119326i bk14: 72a 1119170i bk15: 76a 1119021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00364308
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1119383 n_nop=1118628 n_act=47 n_pre=33 n_req=192 n_rd=644 n_write=31 bw_util=0.001206
n_activity=3470 dram_eff=0.389
bk0: 68a 1119127i bk1: 68a 1119077i bk2: 60a 1119129i bk3: 56a 1119063i bk4: 60a 1119047i bk5: 44a 1119177i bk6: 36a 1119155i bk7: 24a 1119247i bk8: 16a 1119254i bk9: 0a 1119371i bk10: 12a 1119303i bk11: 28a 1119234i bk12: 12a 1119322i bk13: 0a 1119386i bk14: 76a 1119150i bk15: 84a 1118983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0027265

========= L2 cache stats =========
L2_cache_bank[0]: Access = 774, Miss = 85, Miss_rate = 0.110, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 758, Miss = 80, Miss_rate = 0.106, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 705, Miss = 78, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 706, Miss = 86, Miss_rate = 0.122, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 773, Miss = 80, Miss_rate = 0.103, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 746, Miss = 76, Miss_rate = 0.102, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 756, Miss = 78, Miss_rate = 0.103, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 77, Miss_rate = 0.108, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 739, Miss = 68, Miss_rate = 0.092, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 773, Miss = 75, Miss_rate = 0.097, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1061, Miss = 74, Miss_rate = 0.070, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[21]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16518
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31540
icnt_total_pkts_simt_to_mem=18569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.5856
	minimum = 6
	maximum = 384
Network latency average = 15.9245
	minimum = 6
	maximum = 256
Slowest packet = 29326
Flit latency average = 16.535
	minimum = 6
	maximum = 255
Slowest flit = 45321
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0010237
	minimum = 0.000623406 (at node 23)
	maximum = 0.00328108 (at node 44)
Accepted packet rate average = 0.0010237
	minimum = 0.000623406 (at node 23)
	maximum = 0.00328108 (at node 44)
Injected flit rate average = 0.00153555
	minimum = 0.000721838 (at node 23)
	maximum = 0.00403573 (at node 44)
Accepted flit rate average= 0.00153555
	minimum = 0.00114838 (at node 23)
	maximum = 0.00580752 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7485 (6 samples)
	minimum = 6 (6 samples)
	maximum = 112.667 (6 samples)
Network latency average = 12.3331 (6 samples)
	minimum = 6 (6 samples)
	maximum = 77.6667 (6 samples)
Flit latency average = 12.0139 (6 samples)
	minimum = 6 (6 samples)
	maximum = 76.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00973793 (6 samples)
	minimum = 0.00715131 (6 samples)
	maximum = 0.0154691 (6 samples)
Accepted packet rate average = 0.00973793 (6 samples)
	minimum = 0.00715131 (6 samples)
	maximum = 0.0154691 (6 samples)
Injected flit rate average = 0.014758 (6 samples)
	minimum = 0.00716772 (6 samples)
	maximum = 0.0305563 (6 samples)
Accepted flit rate average = 0.014758 (6 samples)
	minimum = 0.0107168 (6 samples)
	maximum = 0.0233581 (6 samples)
Injected packet size average = 1.51552 (6 samples)
Accepted packet size average = 1.51552 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 41 sec (1121 sec)
gpgpu_simulation_rate = 6325 (inst/sec)
gpgpu_simulation_rate = 1738 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 163951
gpu_sim_insn = 1294722
gpu_ipc =       7.8970
gpu_tot_sim_cycle = 2339596
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       3.5842
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 3606922
partiton_reqs_in_parallel_total    = 13262390
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.2104
partiton_reqs_in_parallel_util = 3606922
partiton_reqs_in_parallel_util_total    = 13262390
gpu_sim_cycle_parition_util = 163951
gpu_tot_sim_cycle_parition_util    = 602843
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 16220
partiton_replys_in_parallel_total    = 16518
L2_BW  =       9.3772 GB/Sec
L2_BW_total  =       1.3263 GB/Sec
gpu_total_sim_rate=5646

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0297
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177863
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
212, 212, 196, 212, 196, 227, 196, 227, 197, 212, 197, 197, 197, 420, 446, 212, 170, 155, 155, 155, 170, 155, 378, 155, 155, 170, 170, 155, 155, 155, 170, 248, 155, 170, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 404, 155, 155, 326, 155, 247, 155, 403, 170, 155, 300, 155, 155, 155, 155, 170, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8270
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2896
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 488
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48636	W0_Idle:27151199	W0_Scoreboard:12908421	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 1603 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 2337455 
mrq_lat_table:3749 	105 	131 	523 	156 	213 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26260 	3893 	10 	0 	512 	14 	1389 	180 	131 	156 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	21198 	364 	219 	231 	8188 	108 	22 	0 	0 	513 	14 	1388 	180 	131 	156 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22332 	2436 	1658 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	3974 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	408 	37 	2 	0 	4 	6 	14 	11 	13 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17         6         8         8         4        16         8        10        12         4        12        16        16 
dram[1]:        17        16        15        16         5         8         4         4        10        18        10        14         8        11        16        16 
dram[2]:        16        16        17        15         6         6         6        10         4         6         8        10        18         8        16        16 
dram[3]:        16        16        16        15         4         4        12        12         8         6         8         2        15        12        16        16 
dram[4]:        16        16        16        15         9         4         4         4         8         2         8        18        14         8        16        16 
dram[5]:         0        16        15        15        10         5         4        12         4        12         2        12        16         4        16        10 
dram[6]:        16        16        15        15         8         6        14        16         4         6         2        20        20        12        16        16 
dram[7]:        17        16        15        14         5         4         8        12         8        18         4         4        14        18        16        16 
dram[8]:        16        16        15        14         8         7         6         4         4         4        10        14         7         4        16        16 
dram[9]:        16        16        15        16         6         6        10         6        10        12         6        12        16         8        16        16 
dram[10]:        17        16        14        14         6         8        12         4         2         2        18        12         6        16        16        16 
maximum service time to same row:
dram[0]:     83348    108483     83733     64575    227018    213477    262041    115556    127708     83418    103762    141447      2196    226900    113776     95224 
dram[1]:     63148     11500    119004    297730    117601    136203    160754     46748    239195    127300    247615     82793      4369    114551     35625     72949 
dram[2]:     11493     11493     64573    118994     99855    156071    137073    179467     84581      8316     95323    101245    238434    106749    116675      4581 
dram[3]:     11497     11500    118989    135940    109607    227144    116924    160843    225370     84582    122079    246013    101055    105481     57432    226900 
dram[4]:     83174     11502     83669     87087     36565    184566     31255    219956    274806     40303    131814    126103    108582    125758     66695      3792 
dram[5]:     11504     11507    118985    246695    240332    107588    247977    265321     88186      2590     72132    119000    233802    245757     58497    122493 
dram[6]:     83876     82938    145554      6059     70442     49221    136704    114074     35062     85138    264000    100730    132695    101362    140304    244637 
dram[7]:    118971     11507      6077     83291    181524    141784    138032    128376     80326     49143      7205     92819    101340    101384      4580      4584 
dram[8]:     87300     83793      2014     82874    114923    256402     60361     89373    189526    202711    125555    127624      6469    244154      5971    267872 
dram[9]:     11500     76088      2179     82004     82036    161615     49268     54277     76376    266458      4898    132725    131078    115018    267655    277544 
dram[10]:     72997     57374     81233       987    116220    126904    142196    233425     84979      1134    245674    125074    112203    122613    133972    250717 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  4.600000  3.307692  3.000000  2.461539  3.300000  3.750000  2.888889  2.888889  2.875000  4.600000  3.857143  8.000000  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  2.052632  2.846154  1.750000  3.625000  3.000000  4.000000  2.900000  2.888889  3.142857  4.142857  8.250000  5.714286 
dram[2]:  4.750000  5.000000  6.333333  3.428571  2.692308  2.562500  2.153846  3.000000  7.000000  5.600000  2.600000  3.571429  4.571429  4.000000  6.800000  5.000000 
dram[3]:  6.666667  5.250000  4.000000  3.333333  1.750000  2.000000  3.272727  3.000000  3.571429  4.125000  2.777778  5.000000  5.000000  4.000000  3.750000  7.400000 
dram[4]:  5.500000  4.750000  8.500000  4.000000  4.000000  3.000000  2.384615  3.111111  3.000000  5.400000  3.571429  6.000000  3.333333  3.000000  5.375000  6.833333 
dram[5]: 16.000000  8.500000  4.200000  4.000000  2.785714  2.923077  2.857143  2.200000  6.000000  8.000000  3.571429  3.875000  3.833333  5.000000  7.600000  4.714286 
dram[6]:  6.000000  4.600000  4.000000  4.200000  3.181818  3.000000  3.181818  3.888889  5.000000  3.500000  6.000000  3.625000  5.000000  3.428571  5.125000  4.555555 
dram[7]:  5.250000  6.000000  4.600000  3.285714  2.333333  2.714286  4.125000  2.750000  3.166667  4.833333  4.400000  3.285714  3.750000  4.428571  4.250000  6.800000 
dram[8]:  4.200000  7.000000  4.000000  3.285714  2.142857  3.266667  2.166667  2.300000  5.166667  4.166667  3.100000  4.600000  5.428571  4.000000  6.800000  5.285714 
dram[9]:  4.750000  5.250000  3.833333  3.666667  2.785714  2.052632  3.444444  2.555556  3.833333  3.833333  5.400000  4.000000  6.200000  2.285714  6.200000  3.700000 
dram[10]:  4.200000  6.000000  4.000000  4.000000  1.954545  2.750000  2.727273  3.600000  4.166667 14.000000  5.000000  4.833333  3.750000  5.000000  5.000000  5.000000 
average row locality = 4961/1334 = 3.718891
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        12         7        10        10        13         9        10         8        10        11        11         9 
dram[1]:         1         0         1         1         8        10         5        10         9        12        11        10         9        13         8        10 
dram[2]:         0         0         1         1         8        12         7        13        10        11        10        10        13         9         8         7 
dram[3]:         0         0         0         0        11         9        12        10         9        13         9         9        14        10         4        10 
dram[4]:         0         0         0         1         7        12        11         9         8        11        10        12        11        10        10        11 
dram[5]:         0         0         1         0        11         9         7        10        10        15        10        12         9         8        10         7 
dram[6]:         0         0         1         2         7         7        12        13        12        13        11        12        15         8         9        10 
dram[7]:         1         0         2         1        12         9        13        11         8        13         9         9        12        13         6         8 
dram[8]:         0         0         2         1         5        15         8         8        13        11        10         9        18        12         7         9 
dram[9]:         0         0         2         2        10        10        11         8         9        10        12        10        13         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        10        13        11        12         6        10         7         7 
total reads: 1355
min_bank_accesses = 0!
chip skew: 132/117 = 1.13
average mf latency per bank:
dram[0]:      22378     26284      8466     13507      4111      5359      1857     18717      5806      9925     13145      5818       506     12647     15085     21900
dram[1]:      17460     18077      4297      2895     12754      3889      6672      4705      7203      1556      8364      7958      1495      5365     22475     20574
dram[2]:      15932     17424      9943     14448      6412      3352     10528      2364      1921     17080      9494      4744      7746     12215     23890     18226
dram[3]:      17449     15278     11160      3021      6633      5805      9697      9278       764      4923      5882       313     11901      5057     25216     21979
dram[4]:      26819     17004      8017     11035      4504       560      6808     13659     25703      7298      3861      6376      8530     15042     17511     18364
dram[5]:      14803     12804      8234     11641      5582      6164      6557     12647      4858       525      3402      3589     14945      6813     21718     24018
dram[6]:      21096     19520      6107      2776      9766      4817      3666       486     21000     16841       377      8501      5009     24667     21358     19451
dram[7]:      32974     14645      6870     13534       766       758      2992     13752      7145      4328       628      5483     12288      6589     20933     21863
dram[8]:      19853     17475      2432      6399      7607      8892      6479     16476      5523       515      8564      6000      1896      5292     20847     20010
dram[9]:      14131     17048      2464      7132      7814      3705      5091      4384      6522      8542      3196      6168      4782     12477     33505     24815
dram[10]:      22753     16848      2431      2415      6258      4381     13121      3919     10717      7724      8135      4995      8563      5582     31619     27374
maximum mf latency per bank:
dram[0]:      83547    118704     83415    118728     83569     83495     32726    118419    128076     83315    128129     83318       359    102400     19083    125130
dram[1]:      57439     18947     32508       475    118704    118497     60019     60125     51516     33586    128049    105439     19149    123528     19050    124804
dram[2]:      18962     18963    118503    118723    118498     52920     60015     33824     34230    171978    133148    102363    112866    125302    118675     19003
dram[3]:      18905     18943    118390       492    118718     83472     83234     83377       363     52019    128007       361    125339    109406     83410     78755
dram[4]:      83534     18946     83501     83444     53113       360     97160     60122    171972     51635     83471    109439    125091    121673    125466     26894
dram[5]:      18610     10644    118610     87138     97374     53147     60108     97382     51631       365     17366     83378    123491    124458    121157    123505
dram[6]:      83374     83530     57573       534     53267     53239     75289       363    184845    184846       361    128124    133176    125254    125346     83376
dram[7]:     138302     18853     93852     87135      6492       359     83360     97285     83436     83447       360     72119    125338    102398     19014     18965
dram[8]:      83522     83476       447     87058    118322     97287     60121    181972     60031       358    128010    128096       365    125255     19068     19055
dram[9]:      18964     83476       444     83490     97375     83501     83445     83334     52110     83540     17366    133127    102294    109456    138099    125020
dram[10]:      83542     63901       416       461    118713     83479    182753     60125    118708     51940    109349    128125    115397    123553    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1423815 n_nop=1422152 n_act=118 n_pre=102 n_req=453 n_rd=1320 n_write=123 bw_util=0.002027
n_activity=8483 dram_eff=0.3402
bk0: 76a 1423553i bk1: 80a 1423443i bk2: 72a 1423508i bk3: 88a 1423320i bk4: 124a 1423141i bk5: 104a 1423279i bk6: 88a 1423270i bk7: 92a 1423293i bk8: 68a 1423360i bk9: 68a 1423307i bk10: 64a 1423369i bk11: 60a 1423414i bk12: 52a 1423459i bk13: 64a 1423424i bk14: 116a 1423366i bk15: 104a 1423319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00252912
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1423815 n_nop=1422177 n_act=128 n_pre=112 n_req=438 n_rd=1280 n_write=118 bw_util=0.001964
n_activity=8715 dram_eff=0.3208
bk0: 76a 1423509i bk1: 76a 1423461i bk2: 80a 1423422i bk3: 76a 1423435i bk4: 124a 1423088i bk5: 108a 1423215i bk6: 64a 1423372i bk7: 76a 1423380i bk8: 48a 1423472i bk9: 80a 1423304i bk10: 72a 1423353i bk11: 64a 1423356i bk12: 52a 1423443i bk13: 64a 1423392i bk14: 100a 1423445i bk15: 120a 1423186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00301935
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1423815 n_nop=1422177 n_act=121 n_pre=105 n_req=443 n_rd=1292 n_write=120 bw_util=0.001983
n_activity=8308 dram_eff=0.3399
bk0: 76a 1423522i bk1: 80a 1423439i bk2: 72a 1423510i bk3: 92a 1423291i bk4: 108a 1423237i bk5: 116a 1423109i bk6: 84a 1423287i bk7: 92a 1423214i bk8: 44a 1423557i bk9: 68a 1423431i bk10: 64a 1423377i bk11: 60a 1423437i bk12: 76a 1423378i bk13: 44a 1423532i bk14: 104a 1423406i bk15: 112a 1423251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00303129
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1423815 n_nop=1422099 n_act=136 n_pre=120 n_req=455 n_rd=1340 n_write=120 bw_util=0.002051
n_activity=8890 dram_eff=0.3285
bk0: 80a 1423548i bk1: 84a 1423435i bk2: 96a 1423385i bk3: 80a 1423331i bk4: 124a 1422948i bk5: 116a 1423028i bk6: 96a 1423223i bk7: 80a 1423283i bk8: 64a 1423408i bk9: 80a 1423324i bk10: 64a 1423385i bk11: 44a 1423552i bk12: 64a 1423436i bk13: 56a 1423489i bk14: 104a 1423344i bk15: 108a 1423265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0034225
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1423815 n_nop=1422132 n_act=116 n_pre=100 n_req=459 n_rd=1344 n_write=123 bw_util=0.002061
n_activity=8433 dram_eff=0.3479
bk0: 88a 1423502i bk1: 76a 1423459i bk2: 68a 1423521i bk3: 92a 1423273i bk4: 100a 1423376i bk5: 120a 1423153i bk6: 80a 1423240i bk7: 76a 1423316i bk8: 64a 1423403i bk9: 64a 1423459i bk10: 60a 1423444i bk11: 72a 1423432i bk12: 76a 1423312i bk13: 56a 1423415i bk14: 132a 1423272i bk15: 120a 1423223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325323
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1423815 n_nop=1422254 n_act=107 n_pre=91 n_req=430 n_rd=1244 n_write=119 bw_util=0.001915
n_activity=7886 dram_eff=0.3457
bk0: 64a 1423615i bk1: 68a 1423516i bk2: 80a 1423402i bk3: 80a 1423345i bk4: 112a 1423199i bk5: 116a 1423227i bk6: 52a 1423473i bk7: 92a 1423192i bk8: 56a 1423499i bk9: 68a 1423388i bk10: 60a 1423430i bk11: 76a 1423366i bk12: 56a 1423469i bk13: 48a 1423564i bk14: 112a 1423331i bk15: 104a 1423264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00358474
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1423815 n_nop=1422051 n_act=120 n_pre=104 n_req=484 n_rd=1408 n_write=132 bw_util=0.002163
n_activity=8641 dram_eff=0.3564
bk0: 72a 1423571i bk1: 92a 1423418i bk2: 76a 1423422i bk3: 76a 1423321i bk4: 112a 1423272i bk5: 104a 1423266i bk6: 92a 1423261i bk7: 88a 1423257i bk8: 92a 1423340i bk9: 88a 1423241i bk10: 52a 1423507i bk11: 68a 1423379i bk12: 80a 1423342i bk13: 64a 1423442i bk14: 128a 1423272i bk15: 124a 1423098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0040532
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1423815 n_nop=1422154 n_act=123 n_pre=107 n_req=453 n_rd=1304 n_write=127 bw_util=0.00201
n_activity=8256 dram_eff=0.3467
bk0: 80a 1423515i bk1: 72a 1423498i bk2: 84a 1423428i bk3: 88a 1423277i bk4: 120a 1423076i bk5: 116a 1423206i bk6: 80a 1423312i bk7: 88a 1423231i bk8: 44a 1423473i bk9: 64a 1423371i bk10: 52a 1423510i bk11: 56a 1423437i bk12: 72a 1423369i bk13: 72a 1423382i bk14: 112a 1423345i bk15: 104a 1423259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00262885
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1423815 n_nop=1422109 n_act=125 n_pre=109 n_req=464 n_rd=1344 n_write=128 bw_util=0.002068
n_activity=8761 dram_eff=0.336
bk0: 84a 1423462i bk1: 84a 1423458i bk2: 88a 1423388i bk3: 88a 1423272i bk4: 100a 1423268i bk5: 136a 1423027i bk6: 72a 1423327i bk7: 60a 1423358i bk8: 72a 1423404i bk9: 56a 1423466i bk10: 84a 1423334i bk11: 56a 1423495i bk12: 80a 1423340i bk13: 64a 1423417i bk14: 108a 1423410i bk15: 112a 1423228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00262815
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1423815 n_nop=1422224 n_act=121 n_pre=105 n_req=429 n_rd=1248 n_write=117 bw_util=0.001917
n_activity=7961 dram_eff=0.3429
bk0: 76a 1423502i bk1: 84a 1423371i bk2: 84a 1423333i bk3: 80a 1423277i bk4: 116a 1423177i bk5: 116a 1423034i bk6: 80a 1423321i bk7: 60a 1423385i bk8: 56a 1423452i bk9: 52a 1423450i bk10: 60a 1423442i bk11: 56a 1423477i bk12: 72a 1423440i bk13: 40a 1423536i bk14: 100a 1423448i bk15: 116a 1423143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00335858
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1423815 n_nop=1422163 n_act=120 n_pre=104 n_req=453 n_rd=1300 n_write=128 bw_util=0.002006
n_activity=8899 dram_eff=0.3209
bk0: 80a 1423455i bk1: 72a 1423490i bk2: 72a 1423460i bk3: 88a 1423297i bk4: 128a 1422973i bk5: 124a 1423058i bk6: 80a 1423292i bk7: 92a 1423236i bk8: 60a 1423459i bk9: 60a 1423472i bk10: 56a 1423478i bk11: 68a 1423422i bk12: 36a 1423589i bk13: 60a 1423498i bk14: 112a 1423379i bk15: 112a 1423256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00252772

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1512, Miss = 165, Miss_rate = 0.109, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 1369, Miss = 154, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 1436, Miss = 166, Miss_rate = 0.116, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[6]: Access = 1670, Miss = 173, Miss_rate = 0.104, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 1576, Miss = 167, Miss_rate = 0.106, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 1499, Miss = 169, Miss_rate = 0.113, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1306, Miss = 148, Miss_rate = 0.113, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1531, Miss = 163, Miss_rate = 0.106, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 1474, Miss = 176, Miss_rate = 0.119, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 1577, Miss = 176, Miss_rate = 0.112, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[16]: Access = 1810, Miss = 172, Miss_rate = 0.095, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[17]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[18]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[21]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3183
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.93113
	minimum = 6
	maximum = 25
Network latency average = 6.9279
	minimum = 6
	maximum = 24
Slowest packet = 34023
Flit latency average = 6.41353
	minimum = 6
	maximum = 23
Slowest flit = 95330
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00197865
	minimum = 0.00115889 (at node 13)
	maximum = 0.00293992 (at node 34)
Accepted packet rate average = 0.00197865
	minimum = 0.00115889 (at node 13)
	maximum = 0.00293992 (at node 34)
Injected flit rate average = 0.00300098
	minimum = 0.00139982 (at node 13)
	maximum = 0.00537969 (at node 34)
Accepted flit rate average= 0.00300098
	minimum = 0.00207685 (at node 13)
	maximum = 0.00489478 (at node 10)
Injected packet length average = 1.51668
Accepted packet length average = 1.51668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4888 (7 samples)
	minimum = 6 (7 samples)
	maximum = 100.143 (7 samples)
Network latency average = 11.5609 (7 samples)
	minimum = 6 (7 samples)
	maximum = 70 (7 samples)
Flit latency average = 11.2139 (7 samples)
	minimum = 6 (7 samples)
	maximum = 69.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00862946 (7 samples)
	minimum = 0.00629525 (7 samples)
	maximum = 0.0136792 (7 samples)
Accepted packet rate average = 0.00862946 (7 samples)
	minimum = 0.00629525 (7 samples)
	maximum = 0.0136792 (7 samples)
Injected flit rate average = 0.0130784 (7 samples)
	minimum = 0.00634373 (7 samples)
	maximum = 0.0269596 (7 samples)
Accepted flit rate average = 0.0130784 (7 samples)
	minimum = 0.00948255 (7 samples)
	maximum = 0.0207205 (7 samples)
Injected packet size average = 1.51555 (7 samples)
Accepted packet size average = 1.51555 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 45 sec (1485 sec)
gpgpu_simulation_rate = 5646 (inst/sec)
gpgpu_simulation_rate = 1575 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 29572
gpu_sim_insn = 1132352
gpu_ipc =      38.2914
gpu_tot_sim_cycle = 2591318
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       3.6730
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7187
partiton_reqs_in_parallel = 650584
partiton_reqs_in_parallel_total    = 16869312
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.7610
partiton_reqs_in_parallel_util = 650584
partiton_reqs_in_parallel_util_total    = 16869312
gpu_sim_cycle_parition_util = 29572
gpu_tot_sim_cycle_parition_util    = 766794
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =      21.8722 GB/Sec
L2_BW_total  =       1.4471 GB/Sec
gpu_total_sim_rate=6132

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0260
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204313
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
248, 233, 217, 233, 217, 263, 232, 248, 218, 233, 218, 218, 233, 456, 467, 248, 206, 191, 191, 191, 191, 191, 399, 176, 191, 206, 191, 191, 176, 191, 206, 284, 176, 206, 176, 191, 176, 191, 176, 176, 176, 191, 191, 191, 176, 440, 176, 191, 347, 176, 283, 176, 439, 206, 176, 321, 191, 191, 176, 176, 206, 191, 191, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 46234
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39386
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1962
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:99114	W0_Idle:28681207	W0_Scoreboard:12925473	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 1618 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 2591317 
mrq_lat_table:3749 	105 	131 	523 	156 	213 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31217 	4725 	10 	8 	573 	14 	2355 	180 	131 	156 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	23078 	629 	427 	787 	10107 	1042 	49 	0 	14 	568 	14 	2354 	180 	131 	156 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24081 	2735 	1658 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	8750 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	414 	37 	2 	0 	5 	6 	15 	11 	13 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17         6         8         8         4        16         8        10        12         4        12        16        16 
dram[1]:        17        16        15        16         5         8         4         4        10        18        10        14         8        11        16        16 
dram[2]:        16        16        17        15         6         6         6        10         4         6         8        10        18         8        16        16 
dram[3]:        16        16        16        15         4         4        12        12         8         6         8         2        15        12        16        16 
dram[4]:        16        16        16        15         9         4         4         4         8         2         8        18        14         8        16        16 
dram[5]:         0        16        15        15        10         5         4        12         4        12         2        12        16         4        16        10 
dram[6]:        16        16        15        15         8         6        14        16         4         6         2        20        20        12        16        16 
dram[7]:        17        16        15        14         5         4         8        12         8        18         4         4        14        18        16        16 
dram[8]:        16        16        15        14         8         7         6         4         4         4        10        14         7         4        16        16 
dram[9]:        16        16        15        16         6         6        10         6        10        12         6        12        16         8        16        16 
dram[10]:        17        16        14        14         6         8        12         4         2         2        18        12         6        16        16        16 
maximum service time to same row:
dram[0]:     83348    108483     83733     64575    227018    213477    262041    115556    127708     83418    103762    141447      2196    226900    113776     95224 
dram[1]:     63148     11500    119004    297730    117601    136203    160754     46748    239195    127300    247615     82793      4369    114551     35625     72949 
dram[2]:     11493     11493     64573    118994     99855    156071    137073    179467     84581      8316     95323    101245    238434    106749    116675      4581 
dram[3]:     11497     11500    118989    135940    109607    227144    116924    160843    225370     84582    122079    246013    101055    105481     57432    226900 
dram[4]:     83174     11502     83669     87087     36565    184566     31255    219956    274806     40303    131814    126103    108582    125758     66695      3792 
dram[5]:     11504     11507    118985    246695    240332    107588    247977    265321     88186      2590     72132    119000    233802    245757     58497    122493 
dram[6]:     83876     82938    145554      6059     70442     49221    136704    114074     35062     85138    264000    100730    132695    101362    140304    244637 
dram[7]:    118971     11507      6077     83291    181524    141784    138032    128376     80326     49143      7205     92819    101340    101384      4580      4584 
dram[8]:     87300     83793      2014     82874    114923    256402     60361     89373    189526    202711    125555    127624      6469    244154      5971    267872 
dram[9]:     11500     76088      2179     82004     82036    161615     49268     54277     76376    266458      4898    132725    131078    115018    267655    277544 
dram[10]:     72997     57374     81233       987    116220    126904    142196    233425     84979      1134    245674    125074    112203    122613    133972    250717 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  4.600000  3.307692  3.000000  2.461539  3.300000  3.750000  2.888889  2.888889  2.875000  4.600000  3.857143  8.000000  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  2.052632  2.846154  1.750000  3.625000  3.000000  4.000000  2.900000  2.888889  3.142857  4.142857  8.250000  5.714286 
dram[2]:  4.750000  5.000000  6.333333  3.428571  2.692308  2.562500  2.153846  3.000000  7.000000  5.600000  2.600000  3.571429  4.571429  4.000000  6.800000  5.000000 
dram[3]:  6.666667  5.250000  4.000000  3.333333  1.750000  2.000000  3.272727  3.000000  3.571429  4.125000  2.777778  5.000000  5.000000  4.000000  3.750000  7.400000 
dram[4]:  5.500000  4.750000  8.500000  4.000000  4.000000  3.000000  2.384615  3.111111  3.000000  5.400000  3.571429  6.000000  3.333333  3.000000  5.375000  6.833333 
dram[5]: 16.000000  8.500000  4.200000  4.000000  2.785714  2.923077  2.857143  2.200000  6.000000  8.000000  3.571429  3.875000  3.833333  5.000000  7.600000  4.714286 
dram[6]:  6.000000  4.600000  4.000000  4.200000  3.181818  3.000000  3.181818  3.888889  5.000000  3.500000  6.000000  3.625000  5.000000  3.428571  5.125000  4.555555 
dram[7]:  5.250000  6.000000  4.600000  3.285714  2.333333  2.714286  4.125000  2.750000  3.166667  4.833333  4.400000  3.285714  3.750000  4.428571  4.250000  6.800000 
dram[8]:  4.200000  7.000000  4.000000  3.285714  2.142857  3.266667  2.166667  2.300000  5.166667  4.166667  3.100000  4.600000  5.428571  4.000000  6.800000  5.285714 
dram[9]:  4.750000  5.250000  3.833333  3.666667  2.785714  2.052632  3.444444  2.555556  3.833333  3.833333  5.400000  4.000000  6.200000  2.285714  6.200000  3.700000 
dram[10]:  4.200000  6.000000  4.000000  4.000000  1.954545  2.750000  2.727273  3.600000  4.166667 14.000000  5.000000  4.833333  3.750000  5.000000  5.000000  5.000000 
average row locality = 4961/1334 = 3.718891
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        12         7        10        10        13         9        10         8        10        11        11         9 
dram[1]:         1         0         1         1         8        10         5        10         9        12        11        10         9        13         8        10 
dram[2]:         0         0         1         1         8        12         7        13        10        11        10        10        13         9         8         7 
dram[3]:         0         0         0         0        11         9        12        10         9        13         9         9        14        10         4        10 
dram[4]:         0         0         0         1         7        12        11         9         8        11        10        12        11        10        10        11 
dram[5]:         0         0         1         0        11         9         7        10        10        15        10        12         9         8        10         7 
dram[6]:         0         0         1         2         7         7        12        13        12        13        11        12        15         8         9        10 
dram[7]:         1         0         2         1        12         9        13        11         8        13         9         9        12        13         6         8 
dram[8]:         0         0         2         1         5        15         8         8        13        11        10         9        18        12         7         9 
dram[9]:         0         0         2         2        10        10        11         8         9        10        12        10        13         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        10        13        11        12         6        10         7         7 
total reads: 1355
min_bank_accesses = 0!
chip skew: 132/117 = 1.13
average mf latency per bank:
dram[0]:      28274     32134      9367     14264      4309      5671      1946     18813      5806      9925     13145      5818       506     12647     25221     31177
dram[1]:      24126     24620      5099      3753     12966      4115      6825      4768      7203      1556      8364      7958      1495      5365     34022     31340
dram[2]:      24576     23999     10754     15178      6583      3536     10623      2430      1921     17080      9494      4744      7746     12215     32811     29034
dram[3]:      24072     20612     11840      3819      6814      6012      9755      9390       764      4923      5882       313     11901      5057     37029     31182
dram[4]:      31018     24595      9067     11772      4765       736      6876     13771     25703      7298      3861      6376      8530     15042     25545     25716
dram[5]:      21201     20122      9075     12475      5761      6397      6664     12709      4858       525      3402      3589     14945      6813     31554     37003
dram[6]:      27005     21752      6891      3565     10036      5038      3732       552     21000     16841       377      8501      5009     24667     30333     28775
dram[7]:      37857     19684      7542     14220       988      1013      3074     13833      7145      4328       628      5483     12288      6589     29026     32608
dram[8]:      24731     24239      3213      7206      7904      9091      6599     16588      5523       515      8564      6000      9098      5292     31709     29840
dram[9]:      19029     23412      3216      7823      8024      3892      5155      4464      6522      8542      3196      6168      4782     12477     45568     34427
dram[10]:      28240     22049      3140      3078      6437      4540     13184      3990     10717      7724      8135      4995      8563      5582     40765     39687
maximum mf latency per bank:
dram[0]:      83547    118704     83415    118728     83569     83495     32726    118419    128076     83315    128129     83318       359    102400     19083    125130
dram[1]:      57439     18947     32508       475    118704    118497     60019     60125     51516     33586    128049    105439     19149    123528     19050    124804
dram[2]:      18962     18963    118503    118723    118498     52920     60015     33824     34230    171978    133148    102363    112866    125302    118675     19003
dram[3]:      18905     18943    118390       492    118718     83472     83234     83377       363     52019    128007       361    125339    109406     83410     78755
dram[4]:      83534     18946     83501     83444     53113       360     97160     60122    171972     51635     83471    109439    125091    121673    125466     26894
dram[5]:      18610     10767    118610     87138     97374     53147     60108     97382     51631       365     17366     83378    123491    124458    121157    123505
dram[6]:      83374     83530     57573       534     53267     53239     75289       363    184845    184846       361    128124    133176    125254    125346     83376
dram[7]:     138302     18853     93852     87135      6492       359     83360     97285     83436     83447       360     72119    125338    102398     19014     18965
dram[8]:      83522     83476       447     87058    118322     97287     60121    181972     60031       358    128010    128096       378    125255     19068     19055
dram[9]:      18964     83476       444     83490     97375     83501     83445     83334     52110     83540     17366    133127    102294    109456    138099    125020
dram[10]:      83542     63901       416       461    118713     83479    182753     60125    118708     51940    109349    128125    115397    123553    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478725 n_nop=1477062 n_act=118 n_pre=102 n_req=453 n_rd=1320 n_write=123 bw_util=0.001952
n_activity=8483 dram_eff=0.3402
bk0: 76a 1478463i bk1: 80a 1478353i bk2: 72a 1478418i bk3: 88a 1478230i bk4: 124a 1478051i bk5: 104a 1478189i bk6: 88a 1478180i bk7: 92a 1478203i bk8: 68a 1478270i bk9: 68a 1478217i bk10: 64a 1478279i bk11: 60a 1478324i bk12: 52a 1478369i bk13: 64a 1478334i bk14: 116a 1478276i bk15: 104a 1478229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00243521
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478725 n_nop=1477087 n_act=128 n_pre=112 n_req=438 n_rd=1280 n_write=118 bw_util=0.001891
n_activity=8715 dram_eff=0.3208
bk0: 76a 1478419i bk1: 76a 1478371i bk2: 80a 1478332i bk3: 76a 1478345i bk4: 124a 1477998i bk5: 108a 1478125i bk6: 64a 1478282i bk7: 76a 1478290i bk8: 48a 1478382i bk9: 80a 1478214i bk10: 72a 1478263i bk11: 64a 1478266i bk12: 52a 1478353i bk13: 64a 1478302i bk14: 100a 1478355i bk15: 120a 1478096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00290723
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478725 n_nop=1477087 n_act=121 n_pre=105 n_req=443 n_rd=1292 n_write=120 bw_util=0.00191
n_activity=8308 dram_eff=0.3399
bk0: 76a 1478432i bk1: 80a 1478349i bk2: 72a 1478420i bk3: 92a 1478201i bk4: 108a 1478147i bk5: 116a 1478019i bk6: 84a 1478197i bk7: 92a 1478124i bk8: 44a 1478467i bk9: 68a 1478341i bk10: 64a 1478287i bk11: 60a 1478347i bk12: 76a 1478288i bk13: 44a 1478442i bk14: 104a 1478316i bk15: 112a 1478161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00291873
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478725 n_nop=1477009 n_act=136 n_pre=120 n_req=455 n_rd=1340 n_write=120 bw_util=0.001975
n_activity=8890 dram_eff=0.3285
bk0: 80a 1478458i bk1: 84a 1478345i bk2: 96a 1478295i bk3: 80a 1478241i bk4: 124a 1477858i bk5: 116a 1477938i bk6: 96a 1478133i bk7: 80a 1478193i bk8: 64a 1478318i bk9: 80a 1478234i bk10: 64a 1478295i bk11: 44a 1478462i bk12: 64a 1478346i bk13: 56a 1478399i bk14: 104a 1478254i bk15: 108a 1478175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00329541
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478725 n_nop=1477042 n_act=116 n_pre=100 n_req=459 n_rd=1344 n_write=123 bw_util=0.001984
n_activity=8433 dram_eff=0.3479
bk0: 88a 1478412i bk1: 76a 1478369i bk2: 68a 1478431i bk3: 92a 1478183i bk4: 100a 1478286i bk5: 120a 1478063i bk6: 80a 1478150i bk7: 76a 1478226i bk8: 64a 1478313i bk9: 64a 1478369i bk10: 60a 1478354i bk11: 72a 1478342i bk12: 76a 1478222i bk13: 56a 1478325i bk14: 132a 1478182i bk15: 120a 1478133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00313243
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478725 n_nop=1477164 n_act=107 n_pre=91 n_req=430 n_rd=1244 n_write=119 bw_util=0.001843
n_activity=7886 dram_eff=0.3457
bk0: 64a 1478525i bk1: 68a 1478426i bk2: 80a 1478312i bk3: 80a 1478255i bk4: 112a 1478109i bk5: 116a 1478137i bk6: 52a 1478383i bk7: 92a 1478102i bk8: 56a 1478409i bk9: 68a 1478298i bk10: 60a 1478340i bk11: 76a 1478276i bk12: 56a 1478379i bk13: 48a 1478474i bk14: 112a 1478241i bk15: 104a 1478174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00345162
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478725 n_nop=1476961 n_act=120 n_pre=104 n_req=484 n_rd=1408 n_write=132 bw_util=0.002083
n_activity=8641 dram_eff=0.3564
bk0: 72a 1478481i bk1: 92a 1478328i bk2: 76a 1478332i bk3: 76a 1478231i bk4: 112a 1478182i bk5: 104a 1478176i bk6: 92a 1478171i bk7: 88a 1478167i bk8: 92a 1478250i bk9: 88a 1478151i bk10: 52a 1478417i bk11: 68a 1478289i bk12: 80a 1478252i bk13: 64a 1478352i bk14: 128a 1478182i bk15: 124a 1478008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00390269
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478725 n_nop=1477064 n_act=123 n_pre=107 n_req=453 n_rd=1304 n_write=127 bw_util=0.001935
n_activity=8256 dram_eff=0.3467
bk0: 80a 1478425i bk1: 72a 1478408i bk2: 84a 1478338i bk3: 88a 1478187i bk4: 120a 1477986i bk5: 116a 1478116i bk6: 80a 1478222i bk7: 88a 1478141i bk8: 44a 1478383i bk9: 64a 1478281i bk10: 52a 1478420i bk11: 56a 1478347i bk12: 72a 1478279i bk13: 72a 1478292i bk14: 112a 1478255i bk15: 104a 1478169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00253123
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478725 n_nop=1477019 n_act=125 n_pre=109 n_req=464 n_rd=1344 n_write=128 bw_util=0.001991
n_activity=8761 dram_eff=0.336
bk0: 84a 1478372i bk1: 84a 1478368i bk2: 88a 1478298i bk3: 88a 1478182i bk4: 100a 1478178i bk5: 136a 1477937i bk6: 72a 1478237i bk7: 60a 1478268i bk8: 72a 1478314i bk9: 56a 1478376i bk10: 84a 1478244i bk11: 56a 1478405i bk12: 80a 1478250i bk13: 64a 1478327i bk14: 108a 1478320i bk15: 112a 1478138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00253056
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478725 n_nop=1477134 n_act=121 n_pre=105 n_req=429 n_rd=1248 n_write=117 bw_util=0.001846
n_activity=7961 dram_eff=0.3429
bk0: 76a 1478412i bk1: 84a 1478281i bk2: 84a 1478243i bk3: 80a 1478187i bk4: 116a 1478087i bk5: 116a 1477944i bk6: 80a 1478231i bk7: 60a 1478295i bk8: 56a 1478362i bk9: 52a 1478360i bk10: 60a 1478352i bk11: 56a 1478387i bk12: 72a 1478350i bk13: 40a 1478446i bk14: 100a 1478358i bk15: 116a 1478053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00323387
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478725 n_nop=1477073 n_act=120 n_pre=104 n_req=453 n_rd=1300 n_write=128 bw_util=0.001931
n_activity=8899 dram_eff=0.3209
bk0: 80a 1478365i bk1: 72a 1478400i bk2: 72a 1478370i bk3: 88a 1478207i bk4: 128a 1477883i bk5: 124a 1477968i bk6: 80a 1478202i bk7: 92a 1478146i bk8: 60a 1478369i bk9: 60a 1478382i bk10: 56a 1478388i bk11: 68a 1478332i bk12: 36a 1478499i bk13: 60a 1478408i bk14: 112a 1478289i bk15: 112a 1478166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00243385

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 165, Miss_rate = 0.093, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 1628, Miss = 154, Miss_rate = 0.095, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 1697, Miss = 166, Miss_rate = 0.098, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[6]: Access = 1930, Miss = 173, Miss_rate = 0.090, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 1835, Miss = 167, Miss_rate = 0.091, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 1767, Miss = 169, Miss_rate = 0.096, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1559, Miss = 148, Miss_rate = 0.095, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1802, Miss = 163, Miss_rate = 0.090, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 1735, Miss = 176, Miss_rate = 0.101, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 1821, Miss = 176, Miss_rate = 0.097, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[16]: Access = 3257, Miss = 172, Miss_rate = 0.053, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[17]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[18]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[21]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3183
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.8805
	minimum = 6
	maximum = 502
Network latency average = 33.2846
	minimum = 6
	maximum = 287
Slowest packet = 68053
Flit latency average = 40.5576
	minimum = 6
	maximum = 286
Slowest flit = 110743
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00461533
	minimum = 0.00324642 (at node 26)
	maximum = 0.0244665 (at node 44)
Accepted packet rate average = 0.00461533
	minimum = 0.00324642 (at node 26)
	maximum = 0.0244665 (at node 44)
Injected flit rate average = 0.006923
	minimum = 0.00541071 (at node 26)
	maximum = 0.0260221 (at node 44)
Accepted flit rate average= 0.006923
	minimum = 0.00432857 (at node 26)
	maximum = 0.0473775 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1628 (8 samples)
	minimum = 6 (8 samples)
	maximum = 150.375 (8 samples)
Network latency average = 14.2764 (8 samples)
	minimum = 6 (8 samples)
	maximum = 97.125 (8 samples)
Flit latency average = 14.8819 (8 samples)
	minimum = 6 (8 samples)
	maximum = 96.25 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00812769 (8 samples)
	minimum = 0.00591415 (8 samples)
	maximum = 0.0150276 (8 samples)
Accepted packet rate average = 0.00812769 (8 samples)
	minimum = 0.00591415 (8 samples)
	maximum = 0.0150276 (8 samples)
Injected flit rate average = 0.012309 (8 samples)
	minimum = 0.0062271 (8 samples)
	maximum = 0.0268424 (8 samples)
Accepted flit rate average = 0.012309 (8 samples)
	minimum = 0.0088383 (8 samples)
	maximum = 0.0240526 (8 samples)
Injected packet size average = 1.51445 (8 samples)
Accepted packet size average = 1.51445 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 52 sec (1552 sec)
gpgpu_simulation_rate = 6132 (inst/sec)
gpgpu_simulation_rate = 1669 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 84907
gpu_sim_insn = 1536501
gpu_ipc =      18.0963
gpu_tot_sim_cycle = 2903447
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       3.8073
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 4066
gpu_stall_icnt2sh    = 47329
partiton_reqs_in_parallel = 1864044
partiton_reqs_in_parallel_total    = 17519896
partiton_level_parallism =      21.9539
partiton_level_parallism_total  =       6.6762
partiton_reqs_in_parallel_util = 1864044
partiton_reqs_in_parallel_util_total    = 17519896
gpu_sim_cycle_parition_util = 84907
gpu_tot_sim_cycle_parition_util    = 796366
partiton_level_parallism_util =      21.9539
partiton_level_parallism_util_total  =      21.9954
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      87.6696 GB/Sec
L2_BW_total  =       3.8553 GB/Sec
gpu_total_sim_rate=6386

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0157
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342489
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
632, 423, 576, 435, 630, 309, 553, 817, 582, 739, 461, 407, 703, 774, 657, 632, 567, 214, 373, 383, 526, 435, 655, 199, 461, 229, 474, 214, 199, 214, 229, 527, 199, 229, 503, 214, 448, 214, 318, 382, 344, 214, 381, 214, 199, 659, 290, 461, 539, 482, 306, 342, 632, 229, 473, 719, 446, 214, 434, 512, 530, 214, 528, 214, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 76249
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 69146
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2217
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:119131	W0_Idle:30049714	W0_Scoreboard:15111233	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 309 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 732 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 2903329 
mrq_lat_table:6873 	189 	277 	981 	480 	505 	329 	53 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	105439 	8479 	59 	8 	573 	93 	2456 	416 	224 	156 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	76916 	7648 	9686 	2859 	15484 	1475 	75 	0 	14 	568 	93 	2455 	417 	223 	156 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	59504 	12603 	11918 	606 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	31244 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	538 	39 	3 	1 	8 	8 	16 	13 	13 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17         8        18        12        16        16        15        13        15        16        12        16        16 
dram[1]:        17        16        15        16        17         8        22        18        14        18        10        14        14        11        16        16 
dram[2]:        16        16        17        15         9         8        15        10        16        16        11        10        18        12        16        16 
dram[3]:        16        16        16        15        10        12        12        12        10        16        14        16        15        12        16        17 
dram[4]:        16        16        16        15        18        10         9        10        15        20        10        18        14        12        16        16 
dram[5]:        16        16        15        15        10        15        14        12        16        18        16        12        16        12        16        10 
dram[6]:        16        16        15        15        19        19        14        16        22        14        20        20        20        17        16        16 
dram[7]:        17        16        15        14         8        15         8        12         9        18        14        14        14        18        16        16 
dram[8]:        16        16        15        14        21        10        17        13        20        14        12        14        20        17        16        16 
dram[9]:        16        16        15        16        10        12        10        16        11        15        17        12        16        14        16        16 
dram[10]:        17        16        14        14        10         8        12        16        18        26        18        12        20        16        16        16 
maximum service time to same row:
dram[0]:     83348    108483     83733     64575    227018    213477    262041    115556    127708     83418    103762    141447     26578    226900    113776     95224 
dram[1]:     63148     22359    119004    297730    117601    136203    160754     46748    239195    127300    247615     82793     38441    114551     35625     72949 
dram[2]:     24488     20270     64573    118994     99855    156071    137073    179467     84581      8316     95323    101245    238434    106749    116675      4581 
dram[3]:     23813     11500    118989    135940    109607    227144    116924    160843    225370     84582    122079    246013    101055    105481     57432    226900 
dram[4]:     83174     11502     83669     87087     45758    184566     34670    219956    274806     63019    131814    126103    108582    125758     66695      7505 
dram[5]:     11504     22348    118985    246695    240332    107588    247977    265321     88186     43468     72132    119000    233802    245757     58497    122493 
dram[6]:     83876     82938    145554     22473     70442     49221    136704    114074     66461     85138    264000    100730    132695    101362    140304    244637 
dram[7]:    118971     11507     21079     83291    181524    141784    138032    128376     80326     49143     43944     92819    101340    101384     30010     36324 
dram[8]:     87300     83793     16854     82874    114923    256402     60361     89373    189526    202711    125555    127624     32957    244154      5971    267872 
dram[9]:     22402     76088     22331     82004     82036    161615     49268     54277     76376    266458     38449    132725    131078    115018    267655    277544 
dram[10]:     72997     57374     81233     43921    116220    126904    142196    233425     84979     63215    245674    125074    112203    122613    133972    250717 
average row accesses per activate:
dram[0]:  4.444445  3.181818  3.181818  3.333333  3.368421  3.937500  2.954545  3.315789  3.437500  3.095238  3.157895  2.863636  3.150000  3.111111  5.000000  4.384615 
dram[1]:  4.000000  3.700000  2.833333  4.333333  2.800000  2.692308  3.476191  3.150000  3.764706  3.450000  2.440000  2.900000  3.352941  3.111111  4.142857  3.866667 
dram[2]:  3.600000  3.250000  3.800000  3.000000  3.181818  2.750000  2.480000  3.190476  3.750000  3.111111  3.095238  2.869565  4.071429  4.142857  3.933333  4.692307 
dram[3]:  5.142857  4.000000  3.250000  2.750000  2.156250  2.384615  3.526316  3.190476  3.150000  3.277778  2.954545  4.230769  3.117647  3.733333  3.210526  3.866667 
dram[4]:  3.200000  2.916667  3.363636  3.076923  4.125000  3.043478  2.565217  2.950000  3.444444  3.062500  2.789474  3.000000  3.611111  3.333333  4.461538  4.384615 
dram[5]:  4.500000  4.428571  3.500000  3.333333  3.238095  3.578947  3.470588  2.384615  3.923077  4.000000  2.952381  3.047619  3.117647  3.750000  4.250000  4.230769 
dram[6]:  3.090909  3.166667  4.000000  3.777778  4.058824  3.722222  3.526316  3.166667  4.214286  3.333333  4.428571  2.800000  3.277778  4.142857  3.421053  4.000000 
dram[7]:  3.555556  4.500000  3.153846  3.153846  2.538461  3.473684  3.588235  3.210526  3.130435  3.050000  3.687500  4.000000  3.437500  2.947368  2.708333  5.200000 
dram[8]:  3.090909  4.000000  3.250000  2.866667  3.227273  3.160000  3.526316  2.782609  3.111111  3.150000  3.095238  2.947368  4.400000  3.444444  5.500000  3.647059 
dram[9]:  3.888889  3.250000  3.300000  2.615385  3.047619  2.720000  3.444444  3.687500  3.333333  3.933333  3.368421  3.166667  4.307693  3.315789  3.625000  3.500000 
dram[10]:  2.846154  3.083333  3.250000  3.454545  2.344828  2.857143  3.045455  2.913043  3.157895  4.538462  4.066667  3.937500  4.000000  3.642857  3.933333  3.437500 
average row locality = 9690/2902 = 3.339077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         3        16        17        16        17        16        17        17        17        17        16        12        12 
dram[1]:         1         0         1         1        17        17        16        16        16        16        16        16        16        18        11        12 
dram[2]:         0         0         2         1        17        16        17        17        17        17        17        16        17        16        12        12 
dram[3]:         0         0         1         1        16        16        16        16        16        17        16        16        17        16        13        14 
dram[4]:         0         0         1         1        16        16        17        16        18        17        16        15        16        16        12        13 
dram[5]:         0         0         1         1        16        18        16        16        16        16        18        18        16        15        12        12 
dram[6]:         0         0         1         2        17        17        17        16        16        17        16        17        16        17        12        12 
dram[7]:         1         0         2         3        16        17        18        16        18        16        16        16        16        16        12        11 
dram[8]:         0         0         2         2        17        17        17        18        16        18        16        17        22        19        12        11 
dram[9]:         0         0         2         3        16        16        16        16        17        18        17        16        16        18        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        17        16        16        16        16        11        11 
total reads: 2126
min_bank_accesses = 0!
chip skew: 204/190 = 1.07
average mf latency per bank:
dram[0]:      16454     20662      8602     10477      4521      4490      2841     12957      4575      5716      8090      4086      3112      8241     20049     20852
dram[1]:      16921     16614      7445      5493      9703      3687      5225      3769      4185      3088      6373      5314      2644      4595     21189     23124
dram[2]:      15648     15440      8154     14082      4862      4631      7455      5559      2167      9691      6727      4646      6992      7903     20562     19634
dram[3]:      15048     13617     11827      5295      7015      6343      7516      6903      1894      4113      4543      2309      8623      5111     20304     22086
dram[4]:      22963     15065      7572     11056      3872      2491      6313      8250     11775      5014      3701      5305      7295      8351     22387     19411
dram[5]:      14473     13706      9693     11511      6344      5557      4437      9131      4066      4004      3576      4451      8453      4831     24333     24486
dram[6]:      16764     15272      8347      5759      6468      5077      4900      1960     14403     10419      4337      6399      5480     11815     20712     21803
dram[7]:      26736     15930      8364     11279      2966      2631      3613      9419      3644      4216      3611      5699      9696      5907     17323     23048
dram[8]:      17673     17394      4611      6997      5754      7580      5911      8056      4661      2126      5806      4069      6968      4639     20594     19999
dram[9]:      12968     14840      5284      7741      6380      3722      5268      6255      3859      4365      4753      4718      5163      6805     26024     23732
dram[10]:      18388     13863      5112      3771      6026      5018     10477      6792      6402      5874      7316      4264      4525      4183     25763     26221
maximum mf latency per bank:
dram[0]:      83547    118704     83415    118728     83569     83495     32726    118419    128076     83315    128129     83318     32568    102400     37433    125130
dram[1]:      57439     27075     32508     27256    118704    118497     60019     60125     51516     33586    128049    105439     26341    123528     37553    124804
dram[2]:      26914     27078    118503    118723    118498     52920     60015     37754     34230    171978    133148    102363    112866    125302    118675     37535
dram[3]:      18905     18943    118390     26976    118718     83472     83234     83377     19057     52019    128007     10497    125339    109406     83410     78755
dram[4]:      83534     18946     83501     83444     53113     34659     97160     60122    171972     51635     83471    109439    125091    121673    125466     26894
dram[5]:      18610     27071    118610     87138     97374     53147     60108     97382     51631     37764     26331     83378    123491    124458    121157    123505
dram[6]:      83374     83530     57573     27018     53267     53239     75289     19076    184845    184846     26399    128124    133176    125254    125346     83376
dram[7]:     138302     27002     93852     87135     34660     34688     83360     97285     83436     83447     26423     72119    125338    102398     37563     37495
dram[8]:      83522     83476     26930     87058    118322     97287     60121    181972     60031     19093    128010    128096     26404    125255     19068     37528
dram[9]:      26989     83476     26930     83490     97375     83501     83445     83334     52110     83540     26413    133127    102294    109456    138099    125020
dram[10]:      83542     63901     27228       487    118713     83479    182753     60125    118708     51940    109349    128125    115397    123553    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1636384 n_nop=1632952 n_act=260 n_pre=244 n_req=879 n_rd=2732 n_write=196 bw_util=0.003579
n_activity=14269 dram_eff=0.4104
bk0: 160a 1635328i bk1: 136a 1635120i bk2: 132a 1635491i bk3: 148a 1635225i bk4: 192a 1634789i bk5: 184a 1634886i bk6: 196a 1635027i bk7: 184a 1635128i bk8: 156a 1635088i bk9: 192a 1634762i bk10: 172a 1634950i bk11: 184a 1634688i bk12: 184a 1635003i bk13: 160a 1635027i bk14: 172a 1635197i bk15: 180a 1635078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00706925
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1636384 n_nop=1632820 n_act=277 n_pre=261 n_req=899 n_rd=2836 n_write=190 bw_util=0.003698
n_activity=15352 dram_eff=0.3942
bk0: 124a 1635446i bk1: 148a 1635367i bk2: 132a 1635390i bk3: 152a 1635395i bk4: 212a 1634991i bk5: 212a 1634687i bk6: 228a 1634751i bk7: 188a 1634822i bk8: 192a 1634792i bk9: 212a 1634484i bk10: 180a 1634510i bk11: 168a 1634831i bk12: 164a 1634926i bk13: 152a 1634929i bk14: 188a 1634940i bk15: 184a 1634848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0124317
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1636384 n_nop=1632872 n_act=269 n_pre=253 n_req=893 n_rd=2796 n_write=194 bw_util=0.003654
n_activity=14800 dram_eff=0.4041
bk0: 144a 1635243i bk1: 156a 1635183i bk2: 144a 1635247i bk3: 128a 1635511i bk4: 212a 1634740i bk5: 200a 1634779i bk6: 180a 1634895i bk7: 200a 1634719i bk8: 172a 1634890i bk9: 156a 1634813i bk10: 192a 1634625i bk11: 200a 1634738i bk12: 160a 1635082i bk13: 168a 1635065i bk14: 188a 1634940i bk15: 196a 1634802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0121328
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1636384 n_nop=1632903 n_act=277 n_pre=261 n_req=879 n_rd=2752 n_write=191 bw_util=0.003597
n_activity=15296 dram_eff=0.3848
bk0: 144a 1635726i bk1: 144a 1635490i bk2: 152a 1635483i bk3: 128a 1635404i bk4: 212a 1634783i bk5: 184a 1635124i bk6: 204a 1635158i bk7: 204a 1634908i bk8: 188a 1634965i bk9: 168a 1634958i bk10: 196a 1634995i bk11: 156a 1635146i bk12: 144a 1635368i bk13: 160a 1635188i bk14: 192a 1635140i bk15: 176a 1635146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00570037
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1636384 n_nop=1632996 n_act=263 n_pre=247 n_req=862 n_rd=2688 n_write=190 bw_util=0.003518
n_activity=14521 dram_eff=0.3964
bk0: 128a 1635630i bk1: 140a 1635478i bk2: 144a 1635561i bk3: 156a 1635365i bk4: 200a 1635072i bk5: 216a 1634918i bk6: 168a 1635196i bk7: 172a 1635121i bk8: 176a 1635150i bk9: 128a 1635501i bk10: 148a 1635229i bk11: 180a 1635120i bk12: 196a 1635061i bk13: 176a 1635049i bk14: 184a 1635470i bk15: 176a 1635219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00611898
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1636384 n_nop=1633079 n_act=247 n_pre=231 n_req=850 n_rd=2636 n_write=191 bw_util=0.003455
n_activity=14041 dram_eff=0.4027
bk0: 108a 1635795i bk1: 124a 1635669i bk2: 136a 1635542i bk3: 156a 1635340i bk4: 208a 1634953i bk5: 200a 1635172i bk6: 172a 1635123i bk7: 184a 1635048i bk8: 140a 1635373i bk9: 192a 1634945i bk10: 176a 1635042i bk11: 184a 1635109i bk12: 148a 1635248i bk13: 180a 1635228i bk14: 156a 1635426i bk15: 172a 1635393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00691891
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1636384 n_nop=1632901 n_act=249 n_pre=233 n_req=895 n_rd=2808 n_write=193 bw_util=0.003668
n_activity=14079 dram_eff=0.4263
bk0: 136a 1635503i bk1: 152a 1635400i bk2: 156a 1635478i bk3: 128a 1635397i bk4: 208a 1635014i bk5: 200a 1635026i bk6: 200a 1635152i bk7: 164a 1635034i bk8: 172a 1635181i bk9: 212a 1634703i bk10: 184a 1635112i bk11: 156a 1635311i bk12: 172a 1635175i bk13: 164a 1635321i bk14: 212a 1635110i bk15: 192a 1634960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00764307
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1636384 n_nop=1632970 n_act=264 n_pre=248 n_req=871 n_rd=2708 n_write=194 bw_util=0.003547
n_activity=14013 dram_eff=0.4142
bk0: 124a 1635547i bk1: 108a 1635692i bk2: 156a 1635338i bk3: 152a 1635246i bk4: 200a 1634938i bk5: 196a 1635002i bk6: 172a 1634954i bk7: 180a 1635028i bk8: 216a 1634702i bk9: 180a 1634899i bk10: 172a 1634978i bk11: 160a 1635219i bk12: 156a 1635342i bk13: 160a 1635211i bk14: 212a 1634996i bk15: 164a 1635114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00810507
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1636384 n_nop=1632792 n_act=274 n_pre=258 n_req=918 n_rd=2856 n_write=204 bw_util=0.00374
n_activity=15197 dram_eff=0.4027
bk0: 136a 1635468i bk1: 144a 1635442i bk2: 148a 1635415i bk3: 164a 1635115i bk4: 216a 1634812i bk5: 248a 1634618i bk6: 200a 1634890i bk7: 184a 1634626i bk8: 160a 1634755i bk9: 180a 1634510i bk10: 196a 1634406i bk11: 156a 1634862i bk12: 176a 1634818i bk13: 172a 1634809i bk14: 172a 1635223i bk15: 204a 1634878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110805
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1636384 n_nop=1632995 n_act=258 n_pre=242 n_req=867 n_rd=2696 n_write=193 bw_util=0.003531
n_activity=14070 dram_eff=0.4107
bk0: 140a 1635502i bk1: 156a 1634911i bk2: 124a 1635167i bk3: 124a 1635346i bk4: 192a 1635042i bk5: 208a 1634628i bk6: 184a 1634936i bk7: 172a 1634958i bk8: 172a 1634948i bk9: 164a 1634996i bk10: 188a 1634864i bk11: 164a 1635011i bk12: 160a 1635383i bk13: 180a 1634943i bk14: 188a 1635031i bk15: 180a 1634869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00910605
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1636384 n_nop=1632932 n_act=265 n_pre=249 n_req=877 n_rd=2748 n_write=190 bw_util=0.003591
n_activity=15547 dram_eff=0.378
bk0: 144a 1635376i bk1: 148a 1635401i bk2: 148a 1635229i bk3: 144a 1634939i bk4: 208a 1634578i bk5: 176a 1634896i bk6: 204a 1634928i bk7: 200a 1634747i bk8: 172a 1634870i bk9: 168a 1634990i bk10: 180a 1635044i bk11: 188a 1634692i bk12: 160a 1635312i bk13: 140a 1635355i bk14: 192a 1635210i bk15: 176a 1635215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00831529

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5402, Miss = 341, Miss_rate = 0.063, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 5320, Miss = 355, Miss_rate = 0.067, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 5294, Miss = 354, Miss_rate = 0.067, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[4]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 5497, Miss = 358, Miss_rate = 0.065, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[7]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 5319, Miss = 336, Miss_rate = 0.063, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 5257, Miss = 336, Miss_rate = 0.064, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[10]: Access = 4820, Miss = 311, Miss_rate = 0.065, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 5477, Miss = 348, Miss_rate = 0.064, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 5447, Miss = 360, Miss_rate = 0.066, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 5332, Miss = 342, Miss_rate = 0.064, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 6830, Miss = 351, Miss_rate = 0.051, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[21]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 140, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3256
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 75
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.6821
	minimum = 6
	maximum = 364
Network latency average = 13.3248
	minimum = 6
	maximum = 344
Slowest packet = 104464
Flit latency average = 12.4872
	minimum = 6
	maximum = 344
Slowest flit = 178163
Fragmentation average = 0.008213
	minimum = 0
	maximum = 269
Injected packet rate average = 0.0184989
	minimum = 0.0112594 (at node 14)
	maximum = 0.022089 (at node 33)
Accepted packet rate average = 0.0184989
	minimum = 0.0112594 (at node 14)
	maximum = 0.022089 (at node 33)
Injected flit rate average = 0.0290736
	minimum = 0.0143805 (at node 14)
	maximum = 0.0415045 (at node 33)
Accepted flit rate average= 0.0290736
	minimum = 0.0203754 (at node 14)
	maximum = 0.0401972 (at node 27)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8872 (9 samples)
	minimum = 6 (9 samples)
	maximum = 174.111 (9 samples)
Network latency average = 14.1706 (9 samples)
	minimum = 6 (9 samples)
	maximum = 124.556 (9 samples)
Flit latency average = 14.6158 (9 samples)
	minimum = 6 (9 samples)
	maximum = 123.778 (9 samples)
Fragmentation average = 0.000912556 (9 samples)
	minimum = 0 (9 samples)
	maximum = 29.8889 (9 samples)
Injected packet rate average = 0.00928005 (9 samples)
	minimum = 0.00650807 (9 samples)
	maximum = 0.0158122 (9 samples)
Accepted packet rate average = 0.00928005 (9 samples)
	minimum = 0.00650807 (9 samples)
	maximum = 0.0158122 (9 samples)
Injected flit rate average = 0.0141717 (9 samples)
	minimum = 0.00713304 (9 samples)
	maximum = 0.0284716 (9 samples)
Accepted flit rate average = 0.0141717 (9 samples)
	minimum = 0.0101202 (9 samples)
	maximum = 0.0258465 (9 samples)
Injected packet size average = 1.52712 (9 samples)
Accepted packet size average = 1.52712 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 51 sec (1731 sec)
gpgpu_simulation_rate = 6386 (inst/sec)
gpgpu_simulation_rate = 1677 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 29080
gpu_sim_insn = 1211812
gpu_ipc =      41.6717
gpu_tot_sim_cycle = 3154677
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.8883
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 4066
gpu_stall_icnt2sh    = 47329
partiton_reqs_in_parallel = 639760
partiton_reqs_in_parallel_total    = 19383940
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.3473
partiton_reqs_in_parallel_util = 639760
partiton_reqs_in_parallel_util_total    = 19383940
gpu_sim_cycle_parition_util = 29080
gpu_tot_sim_cycle_parition_util    = 881273
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9955
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =      33.1418 GB/Sec
L2_BW_total  =       3.8538 GB/Sec
gpu_total_sim_rate=6822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373119
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
668, 459, 612, 471, 666, 345, 589, 853, 618, 775, 482, 443, 739, 810, 693, 668, 603, 250, 409, 419, 562, 471, 691, 235, 497, 265, 510, 250, 235, 250, 265, 563, 235, 265, 539, 250, 484, 250, 354, 418, 380, 250, 417, 250, 235, 695, 326, 497, 575, 518, 342, 378, 668, 265, 509, 755, 482, 250, 470, 548, 566, 250, 564, 250, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 146810
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 137281
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 4643
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:219606	W0_Idle:31495321	W0_Scoreboard:15127499	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 309 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 785 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 3154676 
mrq_lat_table:6873 	189 	277 	981 	480 	505 	329 	53 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112424 	9830 	114 	33 	1184 	407 	3283 	416 	224 	156 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	78765 	7822 	9860 	3967 	18937 	2952 	231 	0 	55 	1163 	433 	3256 	417 	223 	156 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	61304 	12842 	11927 	606 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	549 	39 	3 	1 	9 	8 	18 	13 	13 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17         8        18        12        16        16        15        13        15        16        12        16        16 
dram[1]:        17        16        15        16        17         8        22        18        14        18        10        14        14        11        16        16 
dram[2]:        16        16        17        15         9         8        15        10        16        16        11        10        18        12        16        16 
dram[3]:        16        16        16        15        10        12        12        12        10        16        14        16        15        12        16        17 
dram[4]:        16        16        16        15        18        10         9        10        15        20        10        18        14        12        16        16 
dram[5]:        16        16        15        15        10        15        14        12        16        18        16        12        16        12        16        10 
dram[6]:        16        16        15        15        19        19        14        16        22        14        20        20        20        17        16        16 
dram[7]:        17        16        15        14         8        15         8        12         9        18        14        14        14        18        16        16 
dram[8]:        16        16        15        14        21        10        17        13        20        14        12        14        20        17        16        16 
dram[9]:        16        16        15        16        10        12        10        16        11        15        17        12        16        14        16        16 
dram[10]:        17        16        14        14        10         8        12        16        18        26        18        12        20        16        16        16 
maximum service time to same row:
dram[0]:     83348    108483     83733     64575    227018    213477    262041    115556    127708     83418    103762    141447     26578    226900    113776     95224 
dram[1]:     63148     22359    119004    297730    117601    136203    160754     46748    239195    127300    247615     82793     38441    114551     35625     72949 
dram[2]:     24488     20270     64573    118994     99855    156071    137073    179467     84581      8316     95323    101245    238434    106749    116675      4581 
dram[3]:     23813     11500    118989    135940    109607    227144    116924    160843    225370     84582    122079    246013    101055    105481     57432    226900 
dram[4]:     83174     11502     83669     87087     45758    184566     34670    219956    274806     63019    131814    126103    108582    125758     66695      7505 
dram[5]:     11504     22348    118985    246695    240332    107588    247977    265321     88186     43468     72132    119000    233802    245757     58497    122493 
dram[6]:     83876     82938    145554     22473     70442     49221    136704    114074     66461     85138    264000    100730    132695    101362    140304    244637 
dram[7]:    118971     11507     21079     83291    181524    141784    138032    128376     80326     49143     43944     92819    101340    101384     30010     36324 
dram[8]:     87300     83793     16854     82874    114923    256402     60361     89373    189526    202711    125555    127624     32957    244154      5971    267872 
dram[9]:     22402     76088     22331     82004     82036    161615     49268     54277     76376    266458     38449    132725    131078    115018    267655    277544 
dram[10]:     72997     57374     81233     43921    116220    126904    142196    233425     84979     63215    245674    125074    112203    122613    133972    250717 
average row accesses per activate:
dram[0]:  4.444445  3.181818  3.181818  3.333333  3.368421  3.937500  2.954545  3.315789  3.437500  3.095238  3.157895  2.863636  3.150000  3.111111  5.000000  4.384615 
dram[1]:  4.000000  3.700000  2.833333  4.333333  2.800000  2.692308  3.476191  3.150000  3.764706  3.450000  2.440000  2.900000  3.352941  3.111111  4.142857  3.866667 
dram[2]:  3.600000  3.250000  3.800000  3.000000  3.181818  2.750000  2.480000  3.190476  3.750000  3.111111  3.095238  2.869565  4.071429  4.142857  3.933333  4.692307 
dram[3]:  5.142857  4.000000  3.250000  2.750000  2.156250  2.384615  3.526316  3.190476  3.150000  3.277778  2.954545  4.230769  3.117647  3.733333  3.210526  3.866667 
dram[4]:  3.200000  2.916667  3.363636  3.076923  4.125000  3.043478  2.565217  2.950000  3.444444  3.062500  2.789474  3.000000  3.611111  3.333333  4.461538  4.384615 
dram[5]:  4.500000  4.428571  3.500000  3.333333  3.238095  3.578947  3.470588  2.384615  3.923077  4.000000  2.952381  3.047619  3.117647  3.750000  4.250000  4.230769 
dram[6]:  3.090909  3.166667  4.000000  3.777778  4.058824  3.722222  3.526316  3.166667  4.214286  3.333333  4.428571  2.800000  3.277778  4.142857  3.421053  4.000000 
dram[7]:  3.555556  4.500000  3.153846  3.153846  2.538461  3.473684  3.588235  3.210526  3.130435  3.050000  3.687500  4.000000  3.437500  2.947368  2.708333  5.200000 
dram[8]:  3.090909  4.000000  3.250000  2.866667  3.227273  3.160000  3.526316  2.782609  3.111111  3.150000  3.095238  2.947368  4.400000  3.444444  5.500000  3.647059 
dram[9]:  3.888889  3.250000  3.300000  2.615385  3.047619  2.720000  3.444444  3.687500  3.333333  3.933333  3.368421  3.166667  4.307693  3.315789  3.625000  3.500000 
dram[10]:  2.846154  3.083333  3.250000  3.454545  2.344828  2.857143  3.045455  2.913043  3.157895  4.538462  4.066667  3.937500  4.000000  3.642857  3.933333  3.437500 
average row locality = 9690/2902 = 3.339077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         3        16        17        16        17        16        17        17        17        17        16        12        12 
dram[1]:         1         0         1         1        17        17        16        16        16        16        16        16        16        18        11        12 
dram[2]:         0         0         2         1        17        16        17        17        17        17        17        16        17        16        12        12 
dram[3]:         0         0         1         1        16        16        16        16        16        17        16        16        17        16        13        14 
dram[4]:         0         0         1         1        16        16        17        16        18        17        16        15        16        16        12        13 
dram[5]:         0         0         1         1        16        18        16        16        16        16        18        18        16        15        12        12 
dram[6]:         0         0         1         2        17        17        17        16        16        17        16        17        16        17        12        12 
dram[7]:         1         0         2         3        16        17        18        16        18        16        16        16        16        16        12        11 
dram[8]:         0         0         2         2        17        17        17        18        16        18        16        17        22        19        12        11 
dram[9]:         0         0         2         3        16        16        16        16        17        18        17        16        16        18        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        17        16        16        16        16        11        11 
total reads: 2126
min_bank_accesses = 0!
chip skew: 204/190 = 1.07
average mf latency per bank:
dram[0]:      21025     26094      9240     11035      4751      4740      2915     13031      4575      5716      8090      4086      3112      8241     27436     27462
dram[1]:      22895     21733      8097      6077      9919      3887      5288      3840      4185      3088      6373      5314      2644      4595     28171     29922
dram[2]:      21003     20080      8743     14774      5058      4839      7523      5628      2167      9691      6727      4646      6992      7903     27254     26028
dram[3]:      20041     18796     12393      5978      7221      6565      7584      6970      1894      4113      4543      2309      8623      5111     27220     29090
dram[4]:      27796     19467      8179     11618      4083      2690      6386      8328     11775      5014      3701      5305      7295      8351     29581     26589
dram[5]:      20199     18667     10398     12098      6548      5765      4514      9204      4066      4004      3576      4451      8453      4831     32526     31682
dram[6]:      21277     19290      8907      6407      6674      5277      4963      2040     14403     10419      4337      6399      5480     11815     27284     28663
dram[7]:      31557     21630      8897     11805      3182      2850      3690      9495      3644      4216      3611      5699      9696      5907     23767     31049
dram[8]:      22332     21716      5253      7555      6003      7790      5989      8130      4661      2126      5806      4069     14334      4639     28418     26706
dram[9]:      17448     18790      5956      8397      6602      3916      5327      6321      3859      4365      4753      4718      5163      6805     33516     31296
dram[10]:      22640     18126      5666      4343      6231      5251     10531      6848      6402      5874      7316      4264      4525      4183     32919     33873
maximum mf latency per bank:
dram[0]:      83547    118704     83415    118728     83569     83495     32726    118419    128076     83315    128129     83318     32568    102400     37433    125130
dram[1]:      57439     27075     32508     27256    118704    118497     60019     60125     51516     33586    128049    105439     26341    123528     37553    124804
dram[2]:      26914     27078    118503    118723    118498     52920     60015     37754     34230    171978    133148    102363    112866    125302    118675     37535
dram[3]:      18905     18943    118390     26976    118718     83472     83234     83377     19057     52019    128007     10497    125339    109406     83410     78755
dram[4]:      83534     18946     83501     83444     53113     34659     97160     60122    171972     51635     83471    109439    125091    121673    125466     26894
dram[5]:      18610     27071    118610     87138     97374     53147     60108     97382     51631     37764     26331     83378    123491    124458    121157    123505
dram[6]:      83374     83530     57573     27018     53267     53239     75289     19076    184845    184846     26399    128124    133176    125254    125346     83376
dram[7]:     138302     27002     93852     87135     34660     34688     83360     97285     83436     83447     26423     72119    125338    102398     37563     37495
dram[8]:      83522     83476     26930     87058    118322     97287     60121    181972     60031     19093    128010    128096     26404    125255     19068     37528
dram[9]:      26989     83476     26930     83490     97375     83501     83445     83334     52110     83540     26413    133127    102294    109456    138099    125020
dram[10]:      83542     63901     27228       487    118713     83479    182753     60125    118708     51940    109349    128125    115397    123553    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1690380 n_nop=1686948 n_act=260 n_pre=244 n_req=879 n_rd=2732 n_write=196 bw_util=0.003464
n_activity=14269 dram_eff=0.4104
bk0: 160a 1689324i bk1: 136a 1689116i bk2: 132a 1689487i bk3: 148a 1689221i bk4: 192a 1688785i bk5: 184a 1688882i bk6: 196a 1689023i bk7: 184a 1689124i bk8: 156a 1689084i bk9: 192a 1688758i bk10: 172a 1688946i bk11: 184a 1688684i bk12: 184a 1688999i bk13: 160a 1689023i bk14: 172a 1689193i bk15: 180a 1689074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00684343
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1690380 n_nop=1686816 n_act=277 n_pre=261 n_req=899 n_rd=2836 n_write=190 bw_util=0.00358
n_activity=15352 dram_eff=0.3942
bk0: 124a 1689442i bk1: 148a 1689363i bk2: 132a 1689386i bk3: 152a 1689391i bk4: 212a 1688987i bk5: 212a 1688683i bk6: 228a 1688747i bk7: 188a 1688818i bk8: 192a 1688788i bk9: 212a 1688480i bk10: 180a 1688506i bk11: 168a 1688827i bk12: 164a 1688922i bk13: 152a 1688925i bk14: 188a 1688936i bk15: 184a 1688844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0120346
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1690380 n_nop=1686868 n_act=269 n_pre=253 n_req=893 n_rd=2796 n_write=194 bw_util=0.003538
n_activity=14800 dram_eff=0.4041
bk0: 144a 1689239i bk1: 156a 1689179i bk2: 144a 1689243i bk3: 128a 1689507i bk4: 212a 1688736i bk5: 200a 1688775i bk6: 180a 1688891i bk7: 200a 1688715i bk8: 172a 1688886i bk9: 156a 1688809i bk10: 192a 1688621i bk11: 200a 1688734i bk12: 160a 1689078i bk13: 168a 1689061i bk14: 188a 1688936i bk15: 196a 1688798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0117453
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1690380 n_nop=1686899 n_act=277 n_pre=261 n_req=879 n_rd=2752 n_write=191 bw_util=0.003482
n_activity=15296 dram_eff=0.3848
bk0: 144a 1689722i bk1: 144a 1689486i bk2: 152a 1689479i bk3: 128a 1689400i bk4: 212a 1688779i bk5: 184a 1689120i bk6: 204a 1689154i bk7: 204a 1688904i bk8: 188a 1688961i bk9: 168a 1688954i bk10: 196a 1688991i bk11: 156a 1689142i bk12: 144a 1689364i bk13: 160a 1689184i bk14: 192a 1689136i bk15: 176a 1689142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00551829
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1690380 n_nop=1686992 n_act=263 n_pre=247 n_req=862 n_rd=2688 n_write=190 bw_util=0.003405
n_activity=14521 dram_eff=0.3964
bk0: 128a 1689626i bk1: 140a 1689474i bk2: 144a 1689557i bk3: 156a 1689361i bk4: 200a 1689068i bk5: 216a 1688914i bk6: 168a 1689192i bk7: 172a 1689117i bk8: 176a 1689146i bk9: 128a 1689497i bk10: 148a 1689225i bk11: 180a 1689116i bk12: 196a 1689057i bk13: 176a 1689045i bk14: 184a 1689466i bk15: 176a 1689215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00592352
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1690380 n_nop=1687075 n_act=247 n_pre=231 n_req=850 n_rd=2636 n_write=191 bw_util=0.003345
n_activity=14041 dram_eff=0.4027
bk0: 108a 1689791i bk1: 124a 1689665i bk2: 136a 1689538i bk3: 156a 1689336i bk4: 208a 1688949i bk5: 200a 1689168i bk6: 172a 1689119i bk7: 184a 1689044i bk8: 140a 1689369i bk9: 192a 1688941i bk10: 176a 1689038i bk11: 184a 1689105i bk12: 148a 1689244i bk13: 180a 1689224i bk14: 156a 1689422i bk15: 172a 1689389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0066979
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1690380 n_nop=1686897 n_act=249 n_pre=233 n_req=895 n_rd=2808 n_write=193 bw_util=0.003551
n_activity=14079 dram_eff=0.4263
bk0: 136a 1689499i bk1: 152a 1689396i bk2: 156a 1689474i bk3: 128a 1689393i bk4: 208a 1689010i bk5: 200a 1689022i bk6: 200a 1689148i bk7: 164a 1689030i bk8: 172a 1689177i bk9: 212a 1688699i bk10: 184a 1689108i bk11: 156a 1689307i bk12: 172a 1689171i bk13: 164a 1689317i bk14: 212a 1689106i bk15: 192a 1688956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00739893
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1690380 n_nop=1686966 n_act=264 n_pre=248 n_req=871 n_rd=2708 n_write=194 bw_util=0.003434
n_activity=14013 dram_eff=0.4142
bk0: 124a 1689543i bk1: 108a 1689688i bk2: 156a 1689334i bk3: 152a 1689242i bk4: 200a 1688934i bk5: 196a 1688998i bk6: 172a 1688950i bk7: 180a 1689024i bk8: 216a 1688698i bk9: 180a 1688895i bk10: 172a 1688974i bk11: 160a 1689215i bk12: 156a 1689338i bk13: 160a 1689207i bk14: 212a 1688992i bk15: 164a 1689110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00784616
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1690380 n_nop=1686788 n_act=274 n_pre=258 n_req=918 n_rd=2856 n_write=204 bw_util=0.00362
n_activity=15197 dram_eff=0.4027
bk0: 136a 1689464i bk1: 144a 1689438i bk2: 148a 1689411i bk3: 164a 1689111i bk4: 216a 1688808i bk5: 248a 1688614i bk6: 200a 1688886i bk7: 184a 1688622i bk8: 160a 1688751i bk9: 180a 1688506i bk10: 196a 1688402i bk11: 156a 1688858i bk12: 176a 1688814i bk13: 172a 1688805i bk14: 172a 1689219i bk15: 204a 1688874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0107266
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1690380 n_nop=1686991 n_act=258 n_pre=242 n_req=867 n_rd=2696 n_write=193 bw_util=0.003418
n_activity=14070 dram_eff=0.4107
bk0: 140a 1689498i bk1: 156a 1688907i bk2: 124a 1689163i bk3: 124a 1689342i bk4: 192a 1689038i bk5: 208a 1688624i bk6: 184a 1688932i bk7: 172a 1688954i bk8: 172a 1688944i bk9: 164a 1688992i bk10: 188a 1688860i bk11: 164a 1689007i bk12: 160a 1689379i bk13: 180a 1688939i bk14: 188a 1689027i bk15: 180a 1688865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00881518
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1690380 n_nop=1686928 n_act=265 n_pre=249 n_req=877 n_rd=2748 n_write=190 bw_util=0.003476
n_activity=15547 dram_eff=0.378
bk0: 144a 1689372i bk1: 148a 1689397i bk2: 148a 1689225i bk3: 144a 1688935i bk4: 208a 1688574i bk5: 176a 1688892i bk6: 204a 1688924i bk7: 200a 1688743i bk8: 172a 1688866i bk9: 168a 1688986i bk10: 180a 1689040i bk11: 188a 1688688i bk12: 160a 1689308i bk13: 140a 1689351i bk14: 192a 1689206i bk15: 176a 1689211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00804967

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5772, Miss = 341, Miss_rate = 0.059, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 5691, Miss = 355, Miss_rate = 0.062, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 5666, Miss = 354, Miss_rate = 0.062, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[4]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 5871, Miss = 358, Miss_rate = 0.061, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[7]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 5692, Miss = 336, Miss_rate = 0.059, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 5633, Miss = 336, Miss_rate = 0.060, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[10]: Access = 5193, Miss = 311, Miss_rate = 0.060, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 5850, Miss = 348, Miss_rate = 0.059, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 5817, Miss = 360, Miss_rate = 0.062, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 5701, Miss = 342, Miss_rate = 0.060, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 9230, Miss = 351, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[21]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 140, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3256
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39289
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 75
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.5017
	minimum = 6
	maximum = 588
Network latency average = 38.4166
	minimum = 6
	maximum = 338
Slowest packet = 238842
Flit latency average = 47.962
	minimum = 6
	maximum = 337
Slowest flit = 371480
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00699336
	minimum = 0.0053647 (at node 26)
	maximum = 0.0412669 (at node 44)
Accepted packet rate average = 0.00699336
	minimum = 0.0053647 (at node 26)
	maximum = 0.0412669 (at node 44)
Injected flit rate average = 0.01049
	minimum = 0.00782352 (at node 48)
	maximum = 0.0428488 (at node 44)
Accepted flit rate average= 0.01049
	minimum = 0.00646515 (at node 26)
	maximum = 0.0809519 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.9486 (10 samples)
	minimum = 6 (10 samples)
	maximum = 215.5 (10 samples)
Network latency average = 16.5952 (10 samples)
	minimum = 6 (10 samples)
	maximum = 145.9 (10 samples)
Flit latency average = 17.9504 (10 samples)
	minimum = 6 (10 samples)
	maximum = 145.1 (10 samples)
Fragmentation average = 0.0008213 (10 samples)
	minimum = 0 (10 samples)
	maximum = 26.9 (10 samples)
Injected packet rate average = 0.00905139 (10 samples)
	minimum = 0.00639373 (10 samples)
	maximum = 0.0183577 (10 samples)
Accepted packet rate average = 0.00905139 (10 samples)
	minimum = 0.00639373 (10 samples)
	maximum = 0.0183577 (10 samples)
Injected flit rate average = 0.0138036 (10 samples)
	minimum = 0.00720209 (10 samples)
	maximum = 0.0299093 (10 samples)
Accepted flit rate average = 0.0138036 (10 samples)
	minimum = 0.00975469 (10 samples)
	maximum = 0.031357 (10 samples)
Injected packet size average = 1.52502 (10 samples)
Accepted packet size average = 1.52502 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 58 sec (1798 sec)
gpgpu_simulation_rate = 6822 (inst/sec)
gpgpu_simulation_rate = 1754 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 97600
gpu_sim_insn = 2703696
gpu_ipc =      27.7018
gpu_tot_sim_cycle = 3479499
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       4.3023
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 144910
gpu_stall_icnt2sh    = 615328
partiton_reqs_in_parallel = 2006356
partiton_reqs_in_parallel_total    = 20023700
partiton_level_parallism =      20.5569
partiton_level_parallism_total  =       6.3314
partiton_reqs_in_parallel_util = 2006356
partiton_reqs_in_parallel_util_total    = 20023700
gpu_sim_cycle_parition_util = 97443
gpu_tot_sim_cycle_parition_util    = 910353
partiton_level_parallism_util =      20.5900
partiton_level_parallism_util_total  =      21.8596
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     292.1532 GB/Sec
L2_BW_total  =      11.6889 GB/Sec
gpu_total_sim_rate=7111

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0084
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642047
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1331, 1026, 1214, 1052, 995, 870, 1133, 1481, 1208, 1210, 1169, 901, 1202, 1552, 1224, 1232, 869, 550, 733, 770, 888, 846, 966, 525, 771, 589, 860, 603, 563, 601, 657, 956, 473, 516, 814, 505, 853, 707, 678, 684, 628, 498, 690, 648, 473, 974, 540, 746, 941, 808, 681, 683, 1067, 564, 758, 1045, 822, 464, 793, 851, 855, 529, 752, 550, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 876383
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 863102
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8395
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1189349	W0_Idle:32201072	W0_Scoreboard:17629298	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 814 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 574 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 3479461 
mrq_lat_table:10938 	331 	493 	1389 	960 	1149 	1452 	1136 	602 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	363109 	52340 	3393 	841 	1313 	609 	3814 	1991 	1338 	156 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	148247 	31113 	116182 	50344 	38574 	31622 	2683 	1000 	106 	1293 	634 	3795 	2022 	1299 	156 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	109301 	67165 	102805 	10416 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	660 	68 	13 	3 	12 	10 	20 	15 	13 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17         9        18        12        16        16        15        13        15        16        12        16        16 
dram[1]:        17        16        15        16        17        11        22        18        14        18        12        14        14        11        16        16 
dram[2]:        16        16        17        15        10        11        15        10        16        16        12        10        18        12        16        16 
dram[3]:        16        16        16        15        13        12        12        12        10        16        14        16        15        12        16        17 
dram[4]:        16        16        16        15        18        10         9        10        15        20        10        18        14        12        16        16 
dram[5]:        16        16        15        15        10        15        14        12        16        18        16        12        16        12        16        10 
dram[6]:        16        16        15        15        19        19        14        16        22        14        20        20        20        17        16        16 
dram[7]:        17        16        15        14        12        15         9        12         9        18        14        14        14        18        16        16 
dram[8]:        16        16        15        14        21        10        17        13        20        14        12        14        20        17        16        16 
dram[9]:        16        16        15        16        10        12        10        16        11        15        17        12        16        14        16        16 
dram[10]:        17        16        14        14        10        11        12        16        18        26        18        12        20        16        16        16 
maximum service time to same row:
dram[0]:     83348    108483     83733     64575    227018    213477    262041    115556    127708     83418    103762    141447     26578    226900    113776     95224 
dram[1]:     63148     22359    119004    297730    117601    136203    160754     46748    239195    127300    247615     82793     38441    114551     35625     72949 
dram[2]:     24488     20270     64573    118994     99855    156071    137073    179467     84581     51640     95323    101245    238434    106749    116675     10865 
dram[3]:     23813     17886    118989    135940    109607    227144    116924    160843    225370     84582    122079    246013    101055    105481     57432    226900 
dram[4]:     83174     16154     83669     87087     45758    184566     34670    219956    274806     63019    131814    126103    108582    125758     66695     18173 
dram[5]:     15309     22348    118985    246695    240332    107588    247977    265321     88186     50049     72132    119000    233802    245757     58497    122493 
dram[6]:     83876     82938    145554     22473     70442     49221    136704    114074     66461     85138    264000    100730    132695    101362    140304    244637 
dram[7]:    118971     13094     21079     83291    181524    141784    138032    128376     80326     49143     43944     92819    101340    101384     32095     36324 
dram[8]:     87300     83793     16854     82874    114923    256402     60361     89373    189526    202711    125555    127624     32957    244154     17097    267872 
dram[9]:     22402     76088     22331     82004     82036    161615     49268     54277     76376    266458     38449    132725    131078    115018    267655    277544 
dram[10]:     72997     57374     81233     43921    116220    126904    142196    233425     84979     63215    245674    125074    112203    122613    133972    250717 
average row accesses per activate:
dram[0]:  3.608696  4.052631  3.952381  4.100000  3.333333  4.214286  2.744186  3.282051  2.636364  2.666667  3.000000  3.051282  2.850000  2.775000  4.761905  4.040000 
dram[1]:  3.714286  3.900000  3.545455  4.105263  3.083333  3.000000  3.175000  3.184211  3.371428  2.880952  2.510638  2.880952  3.081081  3.580645  3.642857  4.173913 
dram[2]:  3.347826  3.391304  3.714286  3.434783  3.833333  3.054054  2.951220  3.257143  3.131579  3.250000  3.200000  2.826087  4.100000  2.897436  3.354839  4.115385 
dram[3]:  4.294117  3.700000  3.320000  2.928571  2.714286  3.000000  3.189189  3.108108  3.388889  3.184211  2.733333  3.277778  3.105263  3.484848  2.970588  3.714286 
dram[4]:  3.681818  3.590909  3.681818  3.360000  4.739130  2.756757  2.581395  3.128205  2.837209  2.652174  2.591837  2.813953  2.923077  3.285714  5.000000  4.500000 
dram[5]:  5.066667  3.789474  3.476191  3.240000  3.323529  3.483871  3.205882  2.725000  3.235294  3.131579  2.704545  2.930233  3.166667  2.613636  3.703704  3.433333 
dram[6]:  3.478261  3.208333  3.857143  4.666667  3.689655  4.346154  3.305556  3.222222  3.647059  3.170732  3.514286  3.205128  2.756098  3.533333  3.714286  4.125000 
dram[7]:  3.636364  4.000000  3.148148  3.076923  3.166667  3.333333  3.157895  3.081081  2.680851  2.772727  3.315789  3.000000  2.731707  2.568182  2.852941  4.850000 
dram[8]:  3.153846  3.208333  3.434783  2.821429  3.250000  3.424242  3.131579  3.102564  2.897436  2.711111  2.772727  3.135135  3.135135  3.361111  4.476191  3.800000 
dram[9]:  3.619048  3.200000  4.157895  3.074074  3.218750  3.375000  3.216216  3.700000  2.897436  2.853658  2.930233  3.457143  3.333333  2.891892  3.392857  3.840000 
dram[10]:  2.928571  3.416667  3.346154  3.565217  2.846154  3.483871  3.545455  3.416667  2.777778  3.105263  3.727273  3.000000  2.944444  3.303030  4.120000  3.464286 
average row locality = 18532/5712 = 3.244398
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         3        16        18        16        17        16        17        17        17        17        16        12        12 
dram[1]:         1         0         1         1        17        17        16        16        16        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        17        16        17        17        17        17        17        16        17        16        12        12 
dram[3]:         0         0         1         1        16        16        16        16        16        17        16        16        17        16        13        14 
dram[4]:         0         0         1         1        16        16        17        16        18        17        16        16        16        16        12        13 
dram[5]:         0         0         1         1        16        18        16        16        16        16        18        18        16        16        12        12 
dram[6]:         0         0         1         2        17        17        17        16        16        17        16        17        16        17        12        12 
dram[7]:         1         0         2         3        16        17        18        16        18        16        16        16        16        17        12        11 
dram[8]:         0         0         2         2        17        17        17        18        16        18        16        17        22        19        12        11 
dram[9]:         0         0         2         3        16        16        16        16        17        18        17        16        16        18        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        17        16        16        16        16        11        11 
total reads: 2132
min_bank_accesses = 0!
chip skew: 204/190 = 1.07
average mf latency per bank:
dram[0]:      19682     19664     16118     18066     13939     12549      9329     13775      9661     10745      9401      8448      7312      9256     20604     21038
dram[1]:      19114     17352     17677     15627     17187     12187     10675      9992      9450      9400      9193      9193      6921      7983     21067     23469
dram[2]:      17329     17595     16971     19124     12211     13426     12810      9658     10242     12822      9804      8595      8605      9779     19771     20747
dram[3]:      20146     16673     16372     15808     14929     13371     12086     11681      8170      9826      8087      7187      9147      8118     21064     20985
dram[4]:      19487     16500     15715     17900     12864     11447     12253     12619     12942     10694      8827      8207      9609      9473     22630     19840
dram[5]:      16249     15812     17526     19066     13939     13135      9252     11810      9845      9484      8155      8758      9478      7603     22635     21624
dram[6]:      18947     17534     19800     16411     15634     13988     10675      8503     15022     13111      8825      9862      8450     11687     21537     22117
dram[7]:      22581     16695     16792     18611     12552     13261     10422     12528      9438     10887      8162      8566     10018      7514     21944     22100
dram[8]:      17401     18436     14729     17445     16344     17867     10040     13060     10725     10654     10505      7794     13849      7586     22100     21995
dram[9]:      16092     18211     16763     14673     13410     11865     10121     10413     10701      9935      9014      8583      8631      9241     26209     24461
dram[10]:      17558     15797     15339     16750     15253     12705     12903     10085     11691     10170     10183      9095      8326      7463     23966     24460
maximum mf latency per bank:
dram[0]:      83547    118704     83415    118728     83569     83495     43821    118419    128076     83315    128129     83318     32568    102400     37433    125130
dram[1]:      57439     33434     43663     43326    118704    118497     60019     60125     51516     33586    128049    105439     26341    123528     37553    124804
dram[2]:      33594     33450    118503    118723    118498     52920     60015     43777     34230    171978    133148    102363    112866    125302    118675     37535
dram[3]:      33552     33556    118390     43349    118718     83472     83234     83377     27049     52019    128007     26369    125339    109406     83410     78755
dram[4]:      83534     33589     83501     83444     53113     43391     97160     60122    171972     51635     83471    109439    125091    121673    125466     33657
dram[5]:      33598     33564    118610     87138     97374     53147     60108     97382     51631     37764     27179     83378    123491    124458    121157    123505
dram[6]:      83374     83530     57573     43320     53267     53239     75289     43809    184845    184846     27168    128124    133176    125254    125346     83376
dram[7]:     138302     33345     93852     87135     43432     43618     83360     97285     83436     83447     27212     72119    125338    102398     37563     37495
dram[8]:      83522     83476     43331     87058    118322     97287     60121    181972     60031     28403    128010    128096     26404    125255     33711     37528
dram[9]:      33323     83476     43370     83490     97375     83501     83445     83334     52110     83540     27210    133127    102294    109456    138099    125020
dram[10]:      83542     63901     43456     43777    118713     83479    182753     60125    118708     51940    109349    128125    115397    123553    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1871608 n_nop=1864359 n_act=522 n_pre=506 n_req=1703 n_rd=6024 n_write=197 bw_util=0.006648
n_activity=25476 dram_eff=0.4884
bk0: 332a 1867685i bk1: 304a 1867358i bk2: 324a 1868243i bk3: 316a 1868342i bk4: 376a 1867254i bk5: 400a 1867122i bk6: 408a 1867110i bk7: 444a 1866998i bk8: 400a 1867096i bk9: 412a 1867509i bk10: 424a 1867625i bk11: 408a 1867296i bk12: 388a 1867760i bk13: 380a 1867098i bk14: 352a 1867785i bk15: 356a 1867477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0626125
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1871608 n_nop=1864446 n_act=517 n_pre=501 n_req=1680 n_rd=5952 n_write=192 bw_util=0.006565
n_activity=25697 dram_eff=0.4782
bk0: 308a 1867945i bk1: 312a 1867996i bk2: 308a 1868367i bk3: 308a 1867865i bk4: 376a 1867668i bk5: 364a 1867872i bk6: 444a 1867551i bk7: 420a 1867415i bk8: 408a 1867505i bk9: 420a 1867182i bk10: 408a 1867228i bk11: 420a 1867100i bk12: 392a 1867150i bk13: 372a 1867160i bk14: 356a 1867627i bk15: 336a 1867825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0613884
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1871608 n_nop=1864304 n_act=519 n_pre=503 n_req=1716 n_rd=6088 n_write=194 bw_util=0.006713
n_activity=25893 dram_eff=0.4852
bk0: 308a 1867168i bk1: 312a 1867809i bk2: 304a 1867735i bk3: 312a 1867697i bk4: 392a 1867361i bk5: 388a 1866719i bk6: 416a 1866832i bk7: 388a 1867138i bk8: 408a 1867058i bk9: 400a 1866706i bk10: 444a 1866962i bk11: 456a 1866789i bk12: 424a 1867122i bk13: 388a 1867123i bk14: 368a 1867113i bk15: 380a 1867067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0750109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1871608 n_nop=1864367 n_act=531 n_pre=515 n_req=1692 n_rd=6004 n_write=191 bw_util=0.00662
n_activity=26488 dram_eff=0.4678
bk0: 292a 1868198i bk1: 296a 1867925i bk2: 328a 1867952i bk3: 324a 1867835i bk4: 392a 1868043i bk5: 380a 1868059i bk6: 408a 1867939i bk7: 396a 1867593i bk8: 424a 1867309i bk9: 416a 1867302i bk10: 428a 1866970i bk11: 408a 1867242i bk12: 404a 1867334i bk13: 396a 1866975i bk14: 352a 1867419i bk15: 360a 1867538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0649703
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1871608 n_nop=1864319 n_act=533 n_pre=517 n_req=1703 n_rd=6048 n_write=191 bw_util=0.006667
n_activity=25949 dram_eff=0.4809
bk0: 324a 1867741i bk1: 316a 1867344i bk2: 320a 1867464i bk3: 332a 1867472i bk4: 372a 1867812i bk5: 344a 1867860i bk6: 376a 1868069i bk7: 424a 1867097i bk8: 416a 1867344i bk9: 420a 1867526i bk10: 444a 1867063i bk11: 420a 1867157i bk12: 392a 1867630i bk13: 396a 1867285i bk14: 372a 1868206i bk15: 380a 1867422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0649116
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1871608 n_nop=1864582 n_act=515 n_pre=499 n_req=1647 n_rd=5820 n_write=192 bw_util=0.006424
n_activity=24998 dram_eff=0.481
bk0: 304a 1868178i bk1: 288a 1867679i bk2: 288a 1868470i bk3: 320a 1867928i bk4: 388a 1867568i bk5: 360a 1867762i bk6: 372a 1867506i bk7: 372a 1867453i bk8: 376a 1867557i bk9: 412a 1867411i bk10: 404a 1867596i bk11: 432a 1867350i bk12: 392a 1867644i bk13: 396a 1867093i bk14: 352a 1867733i bk15: 364a 1867665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0568687
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1871608 n_nop=1864429 n_act=485 n_pre=469 n_req=1701 n_rd=6032 n_write=193 bw_util=0.006652
n_activity=24663 dram_eff=0.5048
bk0: 320a 1867885i bk1: 308a 1868099i bk2: 320a 1868913i bk3: 328a 1868307i bk4: 360a 1868296i bk5: 384a 1868317i bk6: 408a 1868071i bk7: 400a 1867241i bk8: 432a 1867204i bk9: 452a 1867062i bk10: 428a 1867104i bk11: 432a 1867112i bk12: 388a 1866938i bk13: 356a 1867239i bk14: 368a 1867723i bk15: 348a 1867753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0642079
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1871608 n_nop=1864419 n_act=541 n_pre=525 n_req=1677 n_rd=5928 n_write=195 bw_util=0.006543
n_activity=25418 dram_eff=0.4818
bk0: 316a 1868227i bk1: 320a 1867880i bk2: 332a 1867857i bk3: 308a 1868275i bk4: 392a 1867874i bk5: 332a 1867677i bk6: 408a 1867565i bk7: 392a 1867521i bk8: 432a 1867725i bk9: 424a 1867484i bk10: 440a 1867521i bk11: 380a 1867734i bk12: 384a 1867631i bk13: 384a 1867292i bk14: 340a 1868118i bk15: 344a 1867890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0479951
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1871608 n_nop=1864490 n_act=527 n_pre=511 n_req=1673 n_rd=5876 n_write=204 bw_util=0.006497
n_activity=25904 dram_eff=0.4694
bk0: 328a 1868265i bk1: 308a 1868726i bk2: 308a 1868686i bk3: 308a 1868700i bk4: 348a 1868228i bk5: 384a 1868420i bk6: 408a 1867890i bk7: 412a 1867491i bk8: 388a 1867686i bk9: 416a 1867133i bk10: 424a 1867454i bk11: 396a 1867324i bk12: 376a 1867430i bk13: 408a 1867458i bk14: 328a 1868234i bk15: 336a 1867932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0541353
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1871608 n_nop=1864619 n_act=504 n_pre=488 n_req=1644 n_rd=5804 n_write=193 bw_util=0.006408
n_activity=24934 dram_eff=0.481
bk0: 304a 1868620i bk1: 320a 1867485i bk2: 308a 1868143i bk3: 320a 1867786i bk4: 348a 1867969i bk5: 368a 1867136i bk6: 412a 1867507i bk7: 380a 1867338i bk8: 384a 1867597i bk9: 396a 1867502i bk10: 436a 1867165i bk11: 420a 1867480i bk12: 376a 1867694i bk13: 356a 1867438i bk14: 336a 1867828i bk15: 340a 1867758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0564931
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1871608 n_nop=1864372 n_act=519 n_pre=503 n_req=1696 n_rd=6024 n_write=190 bw_util=0.00664
n_activity=26528 dram_eff=0.4685
bk0: 324a 1867446i bk1: 328a 1867439i bk2: 340a 1867361i bk3: 320a 1867280i bk4: 380a 1867096i bk5: 368a 1867086i bk6: 404a 1867165i bk7: 424a 1866619i bk8: 432a 1866692i bk9: 404a 1866875i bk10: 428a 1867187i bk11: 428a 1866807i bk12: 360a 1867805i bk13: 372a 1867525i bk14: 368a 1867480i bk15: 344a 1867676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0723068

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19394, Miss = 751, Miss_rate = 0.039, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 19354, Miss = 750, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[3]: Access = 19231, Miss = 738, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 19644, Miss = 757, Miss_rate = 0.039, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[8]: Access = 19219, Miss = 754, Miss_rate = 0.039, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 19439, Miss = 758, Miss_rate = 0.039, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 18792, Miss = 719, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 19295, Miss = 736, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 19668, Miss = 756, Miss_rate = 0.038, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 19400, Miss = 752, Miss_rate = 0.039, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[15]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 22817, Miss = 727, Miss_rate = 0.032, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[17]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3350
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136857
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.0184
	minimum = 6
	maximum = 918
Network latency average = 29.6337
	minimum = 6
	maximum = 596
Slowest packet = 266495
Flit latency average = 25.6378
	minimum = 6
	maximum = 596
Slowest flit = 422340
Fragmentation average = 0.048517
	minimum = 0
	maximum = 446
Injected packet rate average = 0.0616464
	minimum = 0.0459172 (at node 18)
	maximum = 0.0717063 (at node 45)
Accepted packet rate average = 0.0616464
	minimum = 0.0459172 (at node 18)
	maximum = 0.0717063 (at node 45)
Injected flit rate average = 0.105447
	minimum = 0.0607329 (at node 21)
	maximum = 0.153151 (at node 45)
Accepted flit rate average= 0.105447
	minimum = 0.0911839 (at node 46)
	maximum = 0.137624 (at node 9)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.3186 (11 samples)
	minimum = 6 (11 samples)
	maximum = 279.364 (11 samples)
Network latency average = 17.7805 (11 samples)
	minimum = 6 (11 samples)
	maximum = 186.818 (11 samples)
Flit latency average = 18.6493 (11 samples)
	minimum = 6 (11 samples)
	maximum = 186.091 (11 samples)
Fragmentation average = 0.00515727 (11 samples)
	minimum = 0 (11 samples)
	maximum = 65 (11 samples)
Injected packet rate average = 0.0138328 (11 samples)
	minimum = 0.00998678 (11 samples)
	maximum = 0.0232076 (11 samples)
Accepted packet rate average = 0.0138328 (11 samples)
	minimum = 0.00998678 (11 samples)
	maximum = 0.0232076 (11 samples)
Injected flit rate average = 0.0221348 (11 samples)
	minimum = 0.0120685 (11 samples)
	maximum = 0.0411131 (11 samples)
Accepted flit rate average = 0.0221348 (11 samples)
	minimum = 0.0171573 (11 samples)
	maximum = 0.0410176 (11 samples)
Injected packet size average = 1.60017 (11 samples)
Accepted packet size average = 1.60017 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 5 sec (2105 sec)
gpgpu_simulation_rate = 7111 (inst/sec)
gpgpu_simulation_rate = 1652 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 20750
gpu_sim_insn = 1431682
gpu_ipc =      68.9967
gpu_tot_sim_cycle = 3722399
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       4.4062
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 144910
gpu_stall_icnt2sh    = 615330
partiton_reqs_in_parallel = 456500
partiton_reqs_in_parallel_total    = 22030056
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.0409
partiton_reqs_in_parallel_util = 456500
partiton_reqs_in_parallel_util_total    = 22030056
gpu_sim_cycle_parition_util = 20750
gpu_tot_sim_cycle_parition_util    = 1007796
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8625
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =      46.7753 GB/Sec
L2_BW_total  =      11.1869 GB/Sec
gpu_total_sim_rate=7614

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0080
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1403, 1098, 1286, 1124, 1067, 942, 1205, 1553, 1280, 1282, 1241, 973, 1274, 1624, 1296, 1304, 905, 586, 769, 806, 924, 882, 1002, 561, 807, 625, 896, 639, 599, 637, 693, 992, 509, 552, 850, 541, 889, 743, 714, 720, 664, 534, 726, 684, 509, 1010, 576, 782, 977, 844, 717, 719, 1103, 600, 794, 1081, 858, 500, 829, 887, 891, 565, 788, 586, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 948348
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 932039
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11423
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1291444	W0_Idle:33178335	W0_Scoreboard:17645554	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 814 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 600 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 3722398 
mrq_lat_table:10938 	331 	493 	1389 	960 	1149 	1452 	1136 	602 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	370119 	53716 	3455 	929 	1481 	694 	5265 	1991 	1338 	156 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	150068 	31309 	116355 	51472 	42018 	33159 	2832 	1000 	204 	1451 	802 	5163 	2022 	1299 	156 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	111046 	67464 	102809 	10416 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	145130 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	669 	68 	13 	4 	12 	10 	22 	15 	13 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17         9        18        12        16        16        15        13        15        16        12        16        16 
dram[1]:        17        16        15        16        17        11        22        18        14        18        12        14        14        11        16        16 
dram[2]:        16        16        17        15        10        11        15        10        16        16        12        10        18        12        16        16 
dram[3]:        16        16        16        15        13        12        12        12        10        16        14        16        15        12        16        17 
dram[4]:        16        16        16        15        18        10         9        10        15        20        10        18        14        12        16        16 
dram[5]:        16        16        15        15        10        15        14        12        16        18        16        12        16        12        16        10 
dram[6]:        16        16        15        15        19        19        14        16        22        14        20        20        20        17        16        16 
dram[7]:        17        16        15        14        12        15         9        12         9        18        14        14        14        18        16        16 
dram[8]:        16        16        15        14        21        10        17        13        20        14        12        14        20        17        16        16 
dram[9]:        16        16        15        16        10        12        10        16        11        15        17        12        16        14        16        16 
dram[10]:        17        16        14        14        10        11        12        16        18        26        18        12        20        16        16        16 
maximum service time to same row:
dram[0]:     83348    108483     83733     64575    227018    213477    262041    115556    127708     83418    103762    141447     26578    226900    113776     95224 
dram[1]:     63148     22359    119004    297730    117601    136203    160754     46748    239195    127300    247615     82793     38441    114551     35625     72949 
dram[2]:     24488     20270     64573    118994     99855    156071    137073    179467     84581     51640     95323    101245    238434    106749    116675     10865 
dram[3]:     23813     17886    118989    135940    109607    227144    116924    160843    225370     84582    122079    246013    101055    105481     57432    226900 
dram[4]:     83174     16154     83669     87087     45758    184566     34670    219956    274806     63019    131814    126103    108582    125758     66695     18173 
dram[5]:     15309     22348    118985    246695    240332    107588    247977    265321     88186     50049     72132    119000    233802    245757     58497    122493 
dram[6]:     83876     82938    145554     22473     70442     49221    136704    114074     66461     85138    264000    100730    132695    101362    140304    244637 
dram[7]:    118971     13094     21079     83291    181524    141784    138032    128376     80326     49143     43944     92819    101340    101384     32095     36324 
dram[8]:     87300     83793     16854     82874    114923    256402     60361     89373    189526    202711    125555    127624     32957    244154     17097    267872 
dram[9]:     22402     76088     22331     82004     82036    161615     49268     54277     76376    266458     38449    132725    131078    115018    267655    277544 
dram[10]:     72997     57374     81233     43921    116220    126904    142196    233425     84979     63215    245674    125074    112203    122613    133972    250717 
average row accesses per activate:
dram[0]:  3.608696  4.052631  3.952381  4.100000  3.333333  4.214286  2.744186  3.282051  2.636364  2.666667  3.000000  3.051282  2.850000  2.775000  4.761905  4.040000 
dram[1]:  3.714286  3.900000  3.545455  4.105263  3.083333  3.000000  3.175000  3.184211  3.371428  2.880952  2.510638  2.880952  3.081081  3.580645  3.642857  4.173913 
dram[2]:  3.347826  3.391304  3.714286  3.434783  3.833333  3.054054  2.951220  3.257143  3.131579  3.250000  3.200000  2.826087  4.100000  2.897436  3.354839  4.115385 
dram[3]:  4.294117  3.700000  3.320000  2.928571  2.714286  3.000000  3.189189  3.108108  3.388889  3.184211  2.733333  3.277778  3.105263  3.484848  2.970588  3.714286 
dram[4]:  3.681818  3.590909  3.681818  3.360000  4.739130  2.756757  2.581395  3.128205  2.837209  2.652174  2.591837  2.813953  2.923077  3.285714  5.000000  4.500000 
dram[5]:  5.066667  3.789474  3.476191  3.240000  3.323529  3.483871  3.205882  2.725000  3.235294  3.131579  2.704545  2.930233  3.166667  2.613636  3.703704  3.433333 
dram[6]:  3.478261  3.208333  3.857143  4.666667  3.689655  4.346154  3.305556  3.222222  3.647059  3.170732  3.514286  3.205128  2.756098  3.533333  3.714286  4.125000 
dram[7]:  3.636364  4.000000  3.148148  3.076923  3.166667  3.333333  3.157895  3.081081  2.680851  2.772727  3.315789  3.000000  2.731707  2.568182  2.852941  4.850000 
dram[8]:  3.153846  3.208333  3.434783  2.821429  3.250000  3.424242  3.131579  3.102564  2.897436  2.711111  2.772727  3.135135  3.135135  3.361111  4.476191  3.800000 
dram[9]:  3.619048  3.200000  4.157895  3.074074  3.218750  3.375000  3.216216  3.700000  2.897436  2.853658  2.930233  3.457143  3.333333  2.891892  3.392857  3.840000 
dram[10]:  2.928571  3.416667  3.346154  3.565217  2.846154  3.483871  3.545455  3.416667  2.777778  3.105263  3.727273  3.000000  2.944444  3.303030  4.120000  3.464286 
average row locality = 18532/5712 = 3.244398
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         3        16        18        16        17        16        17        17        17        17        16        12        12 
dram[1]:         1         0         1         1        17        17        16        16        16        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        17        16        17        17        17        17        17        16        17        16        12        12 
dram[3]:         0         0         1         1        16        16        16        16        16        17        16        16        17        16        13        14 
dram[4]:         0         0         1         1        16        16        17        16        18        17        16        16        16        16        12        13 
dram[5]:         0         0         1         1        16        18        16        16        16        16        18        18        16        16        12        12 
dram[6]:         0         0         1         2        17        17        17        16        16        17        16        17        16        17        12        12 
dram[7]:         1         0         2         3        16        17        18        16        18        16        16        16        16        17        12        11 
dram[8]:         0         0         2         2        17        17        17        18        16        18        16        17        22        19        12        11 
dram[9]:         0         0         2         3        16        16        16        16        17        18        17        16        16        18        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        17        16        16        16        16        11        11 
total reads: 2132
min_bank_accesses = 0!
chip skew: 204/190 = 1.07
average mf latency per bank:
dram[0]:      22073     22232     16389     18344     14078     12691      9371     13814      9661     10745      9401      8448      7312      9256     26089     26311
dram[1]:      21671     19890     17967     15923     17314     12316     10710     10029      9450      9400      9193      9193      6921      7983     26369     29017
dram[2]:      19909     20111     17262     19414     12335     13541     12847      9699     10242     12822      9804      8595      8605      9779     24948     25646
dram[3]:      22838     19274     16644     16081     15052     13492     12125     11722      8170      9826      8087      7187      9147      8118     26337     25990
dram[4]:      21473     18525     15993     18172     12994     11585     12294     12656     12942     10694      8827      8207      9609      9473     27712     24659
dram[5]:      18402     18002     17860     19355     14066     13265      9292     11851      9845      9484      8155      8758      9478      7603     28003     26699
dram[6]:      20939     19572     20076     16674     15762     14112     10713      8543     15022     13111      8825      9862      8450     11687     26654     27384
dram[7]:      24579     18678     17048     18886     12676     13402     10460     12568      9438     10887      8162      8566     10018      7514     27494     27511
dram[8]:      19392     20533     15049     17754     16513     18010     10086     13102     10725     10654     10505      7794     18072      7586     27853     27594
dram[9]:      18233     20217     17040     14940     13553     11987     10155     10447     10701      9935      9014      8583      8631      9241     31909     30009
dram[10]:      19588     17775     15595     17019     15379     12833     12933     10115     11691     10170     10183      9095      8326      7463     29531     30263
maximum mf latency per bank:
dram[0]:      83547    118704     83415    118728     83569     83495     43821    118419    128076     83315    128129     83318     32568    102400     37433    125130
dram[1]:      57439     33434     43663     43326    118704    118497     60019     60125     51516     33586    128049    105439     26341    123528     37553    124804
dram[2]:      33594     33450    118503    118723    118498     52920     60015     43777     34230    171978    133148    102363    112866    125302    118675     37535
dram[3]:      33552     33556    118390     43349    118718     83472     83234     83377     27049     52019    128007     26369    125339    109406     83410     78755
dram[4]:      83534     33589     83501     83444     53113     43391     97160     60122    171972     51635     83471    109439    125091    121673    125466     33657
dram[5]:      33598     33564    118610     87138     97374     53147     60108     97382     51631     37764     27179     83378    123491    124458    121157    123505
dram[6]:      83374     83530     57573     43320     53267     53239     75289     43809    184845    184846     27168    128124    133176    125254    125346     83376
dram[7]:     138302     33345     93852     87135     43432     43618     83360     97285     83436     83447     27212     72119    125338    102398     37563     37495
dram[8]:      83522     83476     43331     87058    118322     97287     60121    181972     60031     28403    128010    128096     26404    125255     33711     37528
dram[9]:      33323     83476     43370     83490     97375     83501     83445     83334     52110     83540     27210    133127    102294    109456    138099    125020
dram[10]:      83542     63901     43456     43777    118713     83479    182753     60125    118708     51940    109349    128125    115397    123553    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910136 n_nop=1902887 n_act=522 n_pre=506 n_req=1703 n_rd=6024 n_write=197 bw_util=0.006514
n_activity=25476 dram_eff=0.4884
bk0: 332a 1906213i bk1: 304a 1905886i bk2: 324a 1906771i bk3: 316a 1906870i bk4: 376a 1905782i bk5: 400a 1905650i bk6: 408a 1905638i bk7: 444a 1905526i bk8: 400a 1905624i bk9: 412a 1906037i bk10: 424a 1906153i bk11: 408a 1905824i bk12: 388a 1906288i bk13: 380a 1905626i bk14: 352a 1906313i bk15: 356a 1906005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0613496
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910136 n_nop=1902974 n_act=517 n_pre=501 n_req=1680 n_rd=5952 n_write=192 bw_util=0.006433
n_activity=25697 dram_eff=0.4782
bk0: 308a 1906473i bk1: 312a 1906524i bk2: 308a 1906895i bk3: 308a 1906393i bk4: 376a 1906196i bk5: 364a 1906400i bk6: 444a 1906079i bk7: 420a 1905943i bk8: 408a 1906033i bk9: 420a 1905710i bk10: 408a 1905756i bk11: 420a 1905628i bk12: 392a 1905678i bk13: 372a 1905688i bk14: 356a 1906155i bk15: 336a 1906353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0601502
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910136 n_nop=1902832 n_act=519 n_pre=503 n_req=1716 n_rd=6088 n_write=194 bw_util=0.006578
n_activity=25893 dram_eff=0.4852
bk0: 308a 1905696i bk1: 312a 1906337i bk2: 304a 1906263i bk3: 312a 1906225i bk4: 392a 1905889i bk5: 388a 1905247i bk6: 416a 1905360i bk7: 388a 1905666i bk8: 408a 1905586i bk9: 400a 1905234i bk10: 444a 1905490i bk11: 456a 1905317i bk12: 424a 1905650i bk13: 388a 1905651i bk14: 368a 1905641i bk15: 380a 1905595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0734979
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910136 n_nop=1902895 n_act=531 n_pre=515 n_req=1692 n_rd=6004 n_write=191 bw_util=0.006486
n_activity=26488 dram_eff=0.4678
bk0: 292a 1906726i bk1: 296a 1906453i bk2: 328a 1906480i bk3: 324a 1906363i bk4: 392a 1906571i bk5: 380a 1906587i bk6: 408a 1906467i bk7: 396a 1906121i bk8: 424a 1905837i bk9: 416a 1905830i bk10: 428a 1905498i bk11: 408a 1905770i bk12: 404a 1905862i bk13: 396a 1905503i bk14: 352a 1905947i bk15: 360a 1906066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0636599
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910136 n_nop=1902847 n_act=533 n_pre=517 n_req=1703 n_rd=6048 n_write=191 bw_util=0.006533
n_activity=25949 dram_eff=0.4809
bk0: 324a 1906269i bk1: 316a 1905872i bk2: 320a 1905992i bk3: 332a 1906000i bk4: 372a 1906340i bk5: 344a 1906388i bk6: 376a 1906597i bk7: 424a 1905625i bk8: 416a 1905872i bk9: 420a 1906054i bk10: 444a 1905591i bk11: 420a 1905685i bk12: 392a 1906158i bk13: 396a 1905813i bk14: 372a 1906734i bk15: 380a 1905950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0636023
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910136 n_nop=1903110 n_act=515 n_pre=499 n_req=1647 n_rd=5820 n_write=192 bw_util=0.006295
n_activity=24998 dram_eff=0.481
bk0: 304a 1906706i bk1: 288a 1906207i bk2: 288a 1906998i bk3: 320a 1906456i bk4: 388a 1906096i bk5: 360a 1906290i bk6: 372a 1906034i bk7: 372a 1905981i bk8: 376a 1906085i bk9: 412a 1905939i bk10: 404a 1906124i bk11: 432a 1905878i bk12: 392a 1906172i bk13: 396a 1905621i bk14: 352a 1906261i bk15: 364a 1906193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0557217
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910136 n_nop=1902957 n_act=485 n_pre=469 n_req=1701 n_rd=6032 n_write=193 bw_util=0.006518
n_activity=24663 dram_eff=0.5048
bk0: 320a 1906413i bk1: 308a 1906627i bk2: 320a 1907441i bk3: 328a 1906835i bk4: 360a 1906824i bk5: 384a 1906845i bk6: 408a 1906599i bk7: 400a 1905769i bk8: 432a 1905732i bk9: 452a 1905590i bk10: 428a 1905632i bk11: 432a 1905640i bk12: 388a 1905466i bk13: 356a 1905767i bk14: 368a 1906251i bk15: 348a 1906281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0629128
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910136 n_nop=1902947 n_act=541 n_pre=525 n_req=1677 n_rd=5928 n_write=195 bw_util=0.006411
n_activity=25418 dram_eff=0.4818
bk0: 316a 1906755i bk1: 320a 1906408i bk2: 332a 1906385i bk3: 308a 1906803i bk4: 392a 1906402i bk5: 332a 1906205i bk6: 408a 1906093i bk7: 392a 1906049i bk8: 432a 1906253i bk9: 424a 1906012i bk10: 440a 1906049i bk11: 380a 1906262i bk12: 384a 1906159i bk13: 384a 1905820i bk14: 340a 1906646i bk15: 344a 1906418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.047027
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910136 n_nop=1903018 n_act=527 n_pre=511 n_req=1673 n_rd=5876 n_write=204 bw_util=0.006366
n_activity=25904 dram_eff=0.4694
bk0: 328a 1906793i bk1: 308a 1907254i bk2: 308a 1907214i bk3: 308a 1907228i bk4: 348a 1906756i bk5: 384a 1906948i bk6: 408a 1906418i bk7: 412a 1906019i bk8: 388a 1906214i bk9: 416a 1905661i bk10: 424a 1905982i bk11: 396a 1905852i bk12: 376a 1905958i bk13: 408a 1905986i bk14: 328a 1906762i bk15: 336a 1906460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0530433
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910136 n_nop=1903147 n_act=504 n_pre=488 n_req=1644 n_rd=5804 n_write=193 bw_util=0.006279
n_activity=24934 dram_eff=0.481
bk0: 304a 1907148i bk1: 320a 1906013i bk2: 308a 1906671i bk3: 320a 1906314i bk4: 348a 1906497i bk5: 368a 1905664i bk6: 412a 1906035i bk7: 380a 1905866i bk8: 384a 1906125i bk9: 396a 1906030i bk10: 436a 1905693i bk11: 420a 1906008i bk12: 376a 1906222i bk13: 356a 1905966i bk14: 336a 1906356i bk15: 340a 1906286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0553536
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910136 n_nop=1902900 n_act=519 n_pre=503 n_req=1696 n_rd=6024 n_write=190 bw_util=0.006506
n_activity=26528 dram_eff=0.4685
bk0: 324a 1905974i bk1: 328a 1905967i bk2: 340a 1905889i bk3: 320a 1905808i bk4: 380a 1905624i bk5: 368a 1905614i bk6: 404a 1905693i bk7: 424a 1905147i bk8: 432a 1905220i bk9: 404a 1905403i bk10: 428a 1905715i bk11: 428a 1905335i bk12: 360a 1906333i bk13: 372a 1906053i bk14: 368a 1906008i bk15: 344a 1906204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0708484

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19766, Miss = 751, Miss_rate = 0.038, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 19726, Miss = 750, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[3]: Access = 19603, Miss = 738, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 20020, Miss = 757, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[8]: Access = 19595, Miss = 754, Miss_rate = 0.038, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 19815, Miss = 758, Miss_rate = 0.038, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 19168, Miss = 719, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 19671, Miss = 736, Miss_rate = 0.037, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 20040, Miss = 756, Miss_rate = 0.038, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 19772, Miss = 752, Miss_rate = 0.038, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[15]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 25237, Miss = 727, Miss_rate = 0.029, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[17]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3350
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145049
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.8134
	minimum = 6
	maximum = 588
Network latency average = 38.4215
	minimum = 6
	maximum = 337
Slowest packet = 860828
Flit latency average = 48.0164
	minimum = 6
	maximum = 336
Slowest flit = 1431215
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00987036
	minimum = 0.00771121 (at node 2)
	maximum = 0.0583161 (at node 44)
Accepted packet rate average = 0.00987036
	minimum = 0.00771121 (at node 2)
	maximum = 0.0583161 (at node 44)
Injected flit rate average = 0.0148055
	minimum = 0.0110849 (at node 46)
	maximum = 0.060533 (at node 44)
Accepted flit rate average= 0.0148055
	minimum = 0.00925346 (at node 2)
	maximum = 0.114415 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.9432 (12 samples)
	minimum = 6 (12 samples)
	maximum = 305.083 (12 samples)
Network latency average = 19.5006 (12 samples)
	minimum = 6 (12 samples)
	maximum = 199.333 (12 samples)
Flit latency average = 21.0965 (12 samples)
	minimum = 6 (12 samples)
	maximum = 198.583 (12 samples)
Fragmentation average = 0.0047275 (12 samples)
	minimum = 0 (12 samples)
	maximum = 59.5833 (12 samples)
Injected packet rate average = 0.0135026 (12 samples)
	minimum = 0.00979715 (12 samples)
	maximum = 0.0261333 (12 samples)
Accepted packet rate average = 0.0135026 (12 samples)
	minimum = 0.00979715 (12 samples)
	maximum = 0.0261333 (12 samples)
Injected flit rate average = 0.021524 (12 samples)
	minimum = 0.0119866 (12 samples)
	maximum = 0.0427314 (12 samples)
Accepted flit rate average = 0.021524 (12 samples)
	minimum = 0.0164987 (12 samples)
	maximum = 0.0471341 (12 samples)
Injected packet size average = 1.59407 (12 samples)
Accepted packet size average = 1.59407 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 54 sec (2154 sec)
gpgpu_simulation_rate = 7614 (inst/sec)
gpgpu_simulation_rate = 1728 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 104284
gpu_sim_insn = 4962251
gpu_ipc =      47.5840
gpu_tot_sim_cycle = 4053905
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       5.2699
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 672993
gpu_stall_icnt2sh    = 2320697
partiton_reqs_in_parallel = 1766165
partiton_reqs_in_parallel_total    = 22486556
partiton_level_parallism =      16.9361
partiton_level_parallism_total  =       5.9826
partiton_reqs_in_parallel_util = 1766165
partiton_reqs_in_parallel_util_total    = 22486556
gpu_sim_cycle_parition_util = 103929
gpu_tot_sim_cycle_parition_util    = 1028546
partiton_level_parallism_util =      16.9940
partiton_level_parallism_util_total  =      21.4157
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     475.9723 GB/Sec
L2_BW_total  =      22.5162 GB/Sec
gpu_total_sim_rate=8213

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966771
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1764, 1318, 1637, 1474, 1400, 1249, 1488, 1884, 1624, 1581, 1512, 1283, 1557, 1880, 1655, 1579, 1838, 1382, 1574, 1772, 1920, 1807, 1893, 1467, 1576, 1602, 1869, 1566, 1464, 1552, 1604, 1871, 817, 910, 1089, 816, 1196, 999, 1015, 1100, 963, 887, 1041, 1025, 894, 1409, 895, 1090, 1231, 1163, 1020, 1024, 1381, 875, 1098, 1400, 1165, 764, 1174, 1230, 1208, 809, 1127, 963, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 2722151
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2687658
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 29607
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3270540	W0_Idle:33716073	W0_Scoreboard:19756081	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 814 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 660 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 4053536 
mrq_lat_table:14398 	366 	511 	1423 	983 	1149 	1452 	1136 	602 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	735961 	197461 	5168 	3205 	2207 	1435 	7003 	6054 	4172 	156 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	187832 	52140 	321692 	171522 	84528 	110415 	9447 	2722 	1906 	2013 	1505 	6957 	6063 	4090 	156 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	154562 	172623 	316965 	37963 	3522 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	734 	114 	72 	35 	15 	10 	22 	15 	13 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        16        16        15        13        15        16        12        16        16 
dram[1]:        17        16        15        16        17        11        22        18        14        18        12        14        14        11        16        16 
dram[2]:        16        16        17        15        10        11        15        10        16        16        12        12        18        12        16        16 
dram[3]:        16        16        16        15        13        12        12        12        10        16        14        16        15        12        16        17 
dram[4]:        16        16        16        15        18        10        11        14        15        20        11        18        14        12        16        16 
dram[5]:        16        16        15        15        10        15        14        12        16        18        16        12        16        12        16        11 
dram[6]:        16        16        15        15        19        19        14        16        22        14        20        20        20        17        16        16 
dram[7]:        17        16        15        14        12        15        11        12         9        18        14        14        14        18        16        16 
dram[8]:        16        16        15        14        21        10        17        13        20        14        12        14        20        17        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        12        16        14        16        16 
dram[10]:        17        16        14        14        10        11        12        16        18        26        18        12        20        16        16        16 
maximum service time to same row:
dram[0]:     83348    108483     83733     64575    227018    213477    262041    115556    127708     83418    103762    141447     32413    226900    113776     95224 
dram[1]:     63148     22359    119004    297730    117601    136203    160754     46748    239195    127300    247615     82793     47298    114551     35625     72949 
dram[2]:     25293     24660     64573    118994     99855    156071    137073    179467     84581     51640     95323    101245    238434    106749    116675     17515 
dram[3]:     23813     17886    118989    135940    109607    227144    116924    160843    225370     84582    122079    246013    101055    105481     57432    226900 
dram[4]:     83174     22124     83669     87087     45758    184566     34670    219956    274806     63019    131814    126103    108582    125758     66695     26660 
dram[5]:     25079     22348    118985    246695    240332    107588    247977    265321     88186     50049     72132    119000    233802    245757     58497    122493 
dram[6]:     83876     82938    145554     26846     70442     49221    136704    114074     66461     85138    264000    100730    132695    101362    140304    244637 
dram[7]:    118971     23419     34536     83291    181524    141784    138032    128376     80326     49143     43944     92819    101340    101384     32095     36324 
dram[8]:     87300     83793     27175     82874    114923    256402     60361     89373    189526    202711    125555    127624     32957    244154     18110    267872 
dram[9]:     22402     76088     27415     82004     82036    161615     49268     54277     76376    266458     39614    132725    131078    115018    267655    277544 
dram[10]:     72997     57374     81233     43921    116220    126904    142196    233425     84979     63215    245674    125074    112203    122613    133972    250717 
average row accesses per activate:
dram[0]:  3.730769  3.730769  3.666667  3.703704  3.200000  4.062500  2.760000  3.021739  2.440678  2.543860  2.843137  3.085106  2.791667  2.693877  4.615385  3.750000 
dram[1]:  4.041667  3.310345  2.969697  3.629630  2.866667  3.071429  2.875000  3.136364  3.000000  2.666667  2.440678  2.716981  3.022727  3.375000  3.636364  4.000000 
dram[2]:  3.692308  3.428571  3.666667  3.629630  3.583333  3.047619  2.895833  2.836735  2.735849  3.085106  3.085106  2.716981  3.828571  2.714286  3.428571  3.636364 
dram[3]:  3.692308  3.555556  3.161290  2.800000  2.782609  2.909091  3.136364  2.705882  3.130435  2.900000  2.716981  3.200000  2.851064  3.410256  2.951220  3.485714 
dram[4]:  3.555556  3.555556  3.629630  3.379310  4.000000  2.666667  2.574074  3.000000  2.561404  2.416667  2.440678  2.860000  2.808511  3.300000  4.653846  4.206897 
dram[5]:  4.800000  4.000000  3.769231  3.062500  2.909091  3.421053  3.209302  2.705882  2.880000  2.803921  2.807692  2.920000  3.000000  2.444444  3.781250  3.270270 
dram[6]:  2.823529  3.096774  3.535714  4.347826  3.486486  3.909091  3.021739  3.450000  3.512195  3.085106  3.600000  3.085106  2.693877  3.500000  3.666667  3.666667 
dram[7]:  3.880000  3.840000  2.941176  3.258065  3.097561  3.146342  2.978723  2.936170  2.654546  2.769231  3.130435  2.880000  2.808511  2.557692  2.902439  4.370370 
dram[8]:  3.310345  3.310345  3.333333  2.777778  3.000000  3.146342  3.159091  3.111111  2.666667  2.474576  2.716981  2.843137  3.021739  3.292683  4.103448  3.687500 
dram[9]:  3.692308  3.200000  3.703704  3.060606  2.976744  3.047619  3.021739  3.390244  2.589286  2.862745  3.020833  3.428571  3.219512  2.791667  3.575758  3.933333 
dram[10]:  3.129032  3.096774  3.333333  3.333333  2.723404  2.976744  2.957447  3.181818  2.589286  2.636364  3.200000  2.880000  2.808511  3.195122  4.214286  3.189189 
average row locality = 22102/7119 = 3.104650
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         3        16        18        16        17        16        17        17        17        17        16        12        12 
dram[1]:         1         0         1         1        17        17        16        16        16        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        17        16        17        17        17        17        17        16        17        16        12        12 
dram[3]:         0         0         1         1        16        16        16        16        16        17        16        16        17        16        13        14 
dram[4]:         0         0         1         1        16        16        17        16        18        17        16        16        16        16        12        13 
dram[5]:         0         0         1         1        16        18        16        16        16        16        18        18        16        16        12        12 
dram[6]:         0         0         1         2        17        17        17        16        16        17        16        17        16        17        12        12 
dram[7]:         1         0         2         3        16        17        18        16        18        16        16        16        16        17        12        11 
dram[8]:         0         0         2         2        17        17        17        18        16        18        16        17        22        19        12        11 
dram[9]:         0         0         2         3        16        16        16        16        17        18        17        16        16        18        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        17        16        16        16        16        11        11 
total reads: 2132
min_bank_accesses = 0!
chip skew: 204/190 = 1.07
average mf latency per bank:
dram[0]:      33023     31534     30746     32049     33217     31605     24663     28246     20437     22226     27850     26385     23122     25859     36065     37362
dram[1]:      32132     31130     31702     29768     36373     31285     25177     25265     20629     21758     27088     28304     24006     24274     36959     37648
dram[2]:      29860     30161     30528     32926     31652     32524     27350     23990     21692     23670     27903     26928     25094     26738     36689     36791
dram[3]:      31563     30052     30998     31123     33407     33442     26301     25837     20372     22132     28191     26063     26142     24376     36404     36563
dram[4]:      33544     30173     31134     32820     31623     30329     25911     27854     24582     21984     27967     27737     25256     25924     38136     35885
dram[5]:      30495     29122     32424     34454     32698     31047     23173     25327     20646     21579     26543     26817     24434     23511     37243     37937
dram[6]:      33436     30683     35695     32986     33779     33091     24958     23831     26910     25307     26731     28195     23451     26707     36767     36417
dram[7]:      34161     29965     32682     34154     32672     30675     24329     27304     22017     23890     27205     25687     25431     23126     36622     36246
dram[8]:      31265     31109     31624     32534     34335     36198     24985     27166     22373     22509     28218     25529     32510     23745     36848     36011
dram[9]:      28757     32766     30012     29703     31087     31658     24161     23983     22632     21682     26622     26708     23568     24747     39835     38772
dram[10]:      31205     31217     31142     31860     35316     33610     25970     24400     23170     21802     29239     27304     23969     23415     38658     39250
maximum mf latency per bank:
dram[0]:      83547    118704     83415    118728     83569     83495     51546    118419    128076     83315    128129     83318     59323    102400     59927    125130
dram[1]:      57439     43073     43663     43326    118704    118497     60019     60125     51656     51642    128049    105439     59311    123528     59781    124804
dram[2]:      44043     44052    118503    118723    118498     52920     60015     51702     51644    171978    133148    102363    112866    125302    118675     58248
dram[3]:      44353     44337    118390     43349    118718     83472     83234     83377     59815     59952    128007     59660    125339    109406     83410     78755
dram[4]:      83534     42162     83501     83444     53113     43391     97160     60122    171972     59933     83471    109439    125091    121673    125466     59817
dram[5]:      42072     41965    118610     87138     97374     53147     60108     97382     59793     59838     59500     83378    123491    124458    121157    123505
dram[6]:      83374     83530     57573     43320     53267     53239     75289     51626    184845    184846     59247    128124    133176    125254    125346     83376
dram[7]:     138302     43228     93852     87135     43432     43618     83360     97285     83436     83447     59373     72119    125338    102398     58253     58297
dram[8]:      83522     83476     43331     87058    118322     97287     60121    181972     60031     59782    128010    128096     57504    125255     58365     58338
dram[9]:      43215     83476     43370     83490     97375     83501     83445     83334     59772     83540     59211    133127    102294    109456    138099    125020
dram[10]:      83542     63901     43456     43777    118713     83479    182753     60125    118708     60090    109349    128125    115397    123553    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2103775 n_nop=2095042 n_act=644 n_pre=628 n_req=2013 n_rd=7264 n_write=197 bw_util=0.007093
n_activity=33429 dram_eff=0.4464
bk0: 388a 2099671i bk1: 384a 2099212i bk2: 388a 2100139i bk3: 388a 2100204i bk4: 448a 2099125i bk5: 448a 2099108i bk6: 488a 2098971i bk7: 488a 2098917i bk8: 512a 2098675i bk9: 512a 2099135i bk10: 512a 2099337i bk11: 512a 2099020i bk12: 468a 2099541i bk13: 464a 2098860i bk14: 432a 2099665i bk15: 432a 2099303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0558216
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2103775 n_nop=2095033 n_act=653 n_pre=637 n_req=2007 n_rd=7260 n_write=192 bw_util=0.007084
n_activity=34271 dram_eff=0.4349
bk0: 384a 2099902i bk1: 384a 2099810i bk2: 388a 2100108i bk3: 388a 2099677i bk4: 448a 2099490i bk5: 448a 2099737i bk6: 488a 2099442i bk7: 488a 2099316i bk8: 512a 2099157i bk9: 512a 2098882i bk10: 512a 2098883i bk11: 512a 2098759i bk12: 468a 2098943i bk13: 468a 2098870i bk14: 428a 2099537i bk15: 432a 2099623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0547045
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2103775 n_nop=2095063 n_act=635 n_pre=619 n_req=2010 n_rd=7264 n_write=194 bw_util=0.00709
n_activity=33821 dram_eff=0.441
bk0: 384a 2099095i bk1: 384a 2099711i bk2: 388a 2099579i bk3: 388a 2099614i bk4: 448a 2099290i bk5: 448a 2098659i bk6: 488a 2098685i bk7: 488a 2098787i bk8: 512a 2098640i bk9: 512a 2098355i bk10: 512a 2098809i bk11: 512a 2098661i bk12: 468a 2099075i bk13: 468a 2098879i bk14: 432a 2099054i bk15: 432a 2098966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0667595
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2103775 n_nop=2095016 n_act=660 n_pre=644 n_req=2007 n_rd=7264 n_write=191 bw_util=0.007087
n_activity=34703 dram_eff=0.4296
bk0: 384a 2099975i bk1: 384a 2099739i bk2: 388a 2099865i bk3: 388a 2099677i bk4: 448a 2099976i bk5: 448a 2099921i bk6: 488a 2099798i bk7: 488a 2099222i bk8: 512a 2099019i bk9: 512a 2098962i bk10: 512a 2098765i bk11: 512a 2098934i bk12: 468a 2099151i bk13: 468a 2098801i bk14: 432a 2099266i bk15: 432a 2099392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.057885
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2103775 n_nop=2095024 n_act=658 n_pre=642 n_req=2006 n_rd=7260 n_write=191 bw_util=0.007083
n_activity=34072 dram_eff=0.4374
bk0: 384a 2099666i bk1: 384a 2099264i bk2: 388a 2099389i bk3: 388a 2099441i bk4: 448a 2099634i bk5: 448a 2099553i bk6: 488a 2099758i bk7: 488a 2098969i bk8: 512a 2098979i bk9: 512a 2099140i bk10: 512a 2098840i bk11: 508a 2098948i bk12: 464a 2099461i bk13: 464a 2099143i bk14: 436a 2100120i bk15: 436a 2099358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0578394
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2103775 n_nop=2095043 n_act=648 n_pre=632 n_req=2007 n_rd=7260 n_write=192 bw_util=0.007084
n_activity=34257 dram_eff=0.4351
bk0: 384a 2100075i bk1: 384a 2099558i bk2: 388a 2100334i bk3: 388a 2099783i bk4: 448a 2099373i bk5: 448a 2099606i bk6: 488a 2099225i bk7: 488a 2099147i bk8: 512a 2099041i bk9: 508a 2099051i bk10: 512a 2099340i bk11: 512a 2099170i bk12: 464a 2099463i bk13: 464a 2098859i bk14: 436a 2099625i bk15: 436a 2099522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0506794
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2103775 n_nop=2095126 n_act=600 n_pre=584 n_req=2011 n_rd=7272 n_write=193 bw_util=0.007097
n_activity=32529 dram_eff=0.459
bk0: 384a 2099662i bk1: 384a 2099946i bk2: 392a 2100759i bk3: 392a 2100233i bk4: 448a 2100103i bk5: 448a 2100176i bk6: 488a 2099838i bk7: 488a 2099133i bk8: 512a 2099050i bk9: 512a 2098968i bk10: 512a 2098987i bk11: 512a 2098919i bk12: 464a 2098764i bk13: 464a 2098998i bk14: 436a 2099619i bk15: 436a 2099527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0571715
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2103775 n_nop=2095022 n_act=661 n_pre=645 n_req=2008 n_rd=7252 n_write=195 bw_util=0.00708
n_activity=34063 dram_eff=0.4372
bk0: 384a 2100181i bk1: 384a 2099811i bk2: 392a 2099746i bk3: 392a 2100148i bk4: 444a 2099830i bk5: 448a 2099371i bk6: 488a 2099368i bk7: 488a 2099263i bk8: 512a 2099526i bk9: 512a 2099262i bk10: 512a 2099338i bk11: 512a 2099252i bk12: 464a 2099480i bk13: 464a 2099082i bk14: 428a 2099943i bk15: 428a 2099728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0427508
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2103775 n_nop=2095003 n_act=662 n_pre=646 n_req=2019 n_rd=7260 n_write=204 bw_util=0.007096
n_activity=35046 dram_eff=0.426
bk0: 384a 2100244i bk1: 384a 2100635i bk2: 392a 2100540i bk3: 392a 2100518i bk4: 448a 2099941i bk5: 448a 2100276i bk6: 488a 2099759i bk7: 488a 2099385i bk8: 512a 2099237i bk9: 512a 2098729i bk10: 512a 2099228i bk11: 512a 2098900i bk12: 468a 2099170i bk13: 464a 2099374i bk14: 428a 2100017i bk15: 428a 2099740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0482428
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2103775 n_nop=2095060 n_act=637 n_pre=621 n_req=2009 n_rd=7264 n_write=193 bw_util=0.007089
n_activity=34505 dram_eff=0.4322
bk0: 384a 2100512i bk1: 384a 2099407i bk2: 392a 2099954i bk3: 392a 2099672i bk4: 448a 2099697i bk5: 448a 2098923i bk6: 492a 2099308i bk7: 492a 2099017i bk8: 512a 2099096i bk9: 512a 2099191i bk10: 512a 2099034i bk11: 512a 2099230i bk12: 464a 2099501i bk13: 464a 2099110i bk14: 428a 2099673i bk15: 428a 2099635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0503333
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2103775 n_nop=2095017 n_act=662 n_pre=646 n_req=2005 n_rd=7260 n_write=190 bw_util=0.007083
n_activity=34804 dram_eff=0.4281
bk0: 384a 2099425i bk1: 384a 2099346i bk2: 392a 2099338i bk3: 392a 2099144i bk4: 448a 2098954i bk5: 448a 2098813i bk6: 492a 2098826i bk7: 492a 2098441i bk8: 512a 2098424i bk9: 512a 2098368i bk10: 512a 2098884i bk11: 512a 2098568i bk12: 464a 2099476i bk13: 460a 2099288i bk14: 428a 2099430i bk15: 428a 2099463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0644052

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43614, Miss = 909, Miss_rate = 0.021, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 43376, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 43241, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 43734, Miss = 908, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[7]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 43130, Miss = 908, Miss_rate = 0.021, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 43710, Miss = 907, Miss_rate = 0.021, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 42758, Miss = 908, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 43662, Miss = 907, Miss_rate = 0.021, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[12]: Access = 44480, Miss = 909, Miss_rate = 0.020, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 43975, Miss = 909, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[15]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 49294, Miss = 908, Miss_rate = 0.018, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3420
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3199
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275039
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.2855
	minimum = 6
	maximum = 748
Network latency average = 38.7617
	minimum = 6
	maximum = 665
Slowest packet = 885977
Flit latency average = 31.2358
	minimum = 6
	maximum = 665
Slowest flit = 1473694
Fragmentation average = 0.0738822
	minimum = 0
	maximum = 524
Injected packet rate average = 0.100434
	minimum = 0.0744509 (at node 17)
	maximum = 0.12059 (at node 27)
Accepted packet rate average = 0.100434
	minimum = 0.0744509 (at node 17)
	maximum = 0.12059 (at node 27)
Injected flit rate average = 0.178805
	minimum = 0.0927951 (at node 17)
	maximum = 0.270244 (at node 40)
Accepted flit rate average= 0.178805
	minimum = 0.138565 (at node 46)
	maximum = 0.279843 (at node 27)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.9695 (13 samples)
	minimum = 6 (13 samples)
	maximum = 339.154 (13 samples)
Network latency average = 20.9822 (13 samples)
	minimum = 6 (13 samples)
	maximum = 235.154 (13 samples)
Flit latency average = 21.8765 (13 samples)
	minimum = 6 (13 samples)
	maximum = 234.462 (13 samples)
Fragmentation average = 0.0100471 (13 samples)
	minimum = 0 (13 samples)
	maximum = 95.3077 (13 samples)
Injected packet rate average = 0.0201896 (13 samples)
	minimum = 0.0147705 (13 samples)
	maximum = 0.0333991 (13 samples)
Accepted packet rate average = 0.0201896 (13 samples)
	minimum = 0.0147705 (13 samples)
	maximum = 0.0333991 (13 samples)
Injected flit rate average = 0.0336226 (13 samples)
	minimum = 0.0182026 (13 samples)
	maximum = 0.0602324 (13 samples)
Accepted flit rate average = 0.0336226 (13 samples)
	minimum = 0.0258884 (13 samples)
	maximum = 0.0650348 (13 samples)
Injected packet size average = 1.66534 (13 samples)
Accepted packet size average = 1.66534 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 21 sec (2601 sec)
gpgpu_simulation_rate = 8213 (inst/sec)
gpgpu_simulation_rate = 1558 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4416
gpu_sim_insn = 1323702
gpu_ipc =     299.7514
gpu_tot_sim_cycle = 4280471
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       5.3003
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 672993
gpu_stall_icnt2sh    = 2320697
partiton_reqs_in_parallel = 97152
partiton_reqs_in_parallel_total    = 24252721
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.6886
partiton_reqs_in_parallel_util = 97152
partiton_reqs_in_parallel_util_total    = 24252721
gpu_sim_cycle_parition_util = 4416
gpu_tot_sim_cycle_parition_util    = 1132475
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4179
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     219.7890 GB/Sec
L2_BW_total  =      21.5511 GB/Sec
gpu_total_sim_rate=8656

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997491
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1836, 1390, 1709, 1546, 1472, 1321, 1560, 1956, 1696, 1653, 1584, 1355, 1629, 1952, 1727, 1651, 1874, 1418, 1610, 1808, 1956, 1843, 1929, 1503, 1612, 1638, 1905, 1602, 1500, 1588, 1640, 1907, 853, 946, 1125, 852, 1232, 1035, 1051, 1136, 999, 923, 1077, 1061, 930, 1445, 931, 1126, 1267, 1199, 1056, 1060, 1417, 911, 1134, 1436, 1201, 800, 1210, 1266, 1244, 845, 1163, 999, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 2798864
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2760582
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33396
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3381388	W0_Idle:33766876	W0_Scoreboard:19770022	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 814 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 657 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 4280470 
mrq_lat_table:14398 	366 	511 	1423 	983 	1149 	1452 	1136 	602 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	743745 	198708 	5451 	3741 	2597 	1435 	7003 	6054 	4172 	156 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	189664 	52465 	322037 	172744 	88383 	111812 	9601 	2926 	2503 	2322 	1505 	6957 	6063 	4090 	156 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	156370 	172863 	316965 	37963 	3522 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	8192 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	737 	119 	73 	35 	15 	10 	22 	15 	13 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        16        16        15        13        15        16        12        16        16 
dram[1]:        17        16        15        16        17        11        22        18        14        18        12        14        14        11        16        16 
dram[2]:        16        16        17        15        10        11        15        10        16        16        12        12        18        12        16        16 
dram[3]:        16        16        16        15        13        12        12        12        10        16        14        16        15        12        16        17 
dram[4]:        16        16        16        15        18        10        11        14        15        20        11        18        14        12        16        16 
dram[5]:        16        16        15        15        10        15        14        12        16        18        16        12        16        12        16        11 
dram[6]:        16        16        15        15        19        19        14        16        22        14        20        20        20        17        16        16 
dram[7]:        17        16        15        14        12        15        11        12         9        18        14        14        14        18        16        16 
dram[8]:        16        16        15        14        21        10        17        13        20        14        12        14        20        17        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        12        16        14        16        16 
dram[10]:        17        16        14        14        10        11        12        16        18        26        18        12        20        16        16        16 
maximum service time to same row:
dram[0]:     83348    108483     83733     64575    227018    213477    262041    115556    127708     83418    103762    141447     32413    226900    113776     95224 
dram[1]:     63148     22359    119004    297730    117601    136203    160754     46748    239195    127300    247615     82793     47298    114551     35625     72949 
dram[2]:     25293     24660     64573    118994     99855    156071    137073    179467     84581     51640     95323    101245    238434    106749    116675     17515 
dram[3]:     23813     17886    118989    135940    109607    227144    116924    160843    225370     84582    122079    246013    101055    105481     57432    226900 
dram[4]:     83174     22124     83669     87087     45758    184566     34670    219956    274806     63019    131814    126103    108582    125758     66695     26660 
dram[5]:     25079     22348    118985    246695    240332    107588    247977    265321     88186     50049     72132    119000    233802    245757     58497    122493 
dram[6]:     83876     82938    145554     26846     70442     49221    136704    114074     66461     85138    264000    100730    132695    101362    140304    244637 
dram[7]:    118971     23419     34536     83291    181524    141784    138032    128376     80326     49143     43944     92819    101340    101384     32095     36324 
dram[8]:     87300     83793     27175     82874    114923    256402     60361     89373    189526    202711    125555    127624     32957    244154     18110    267872 
dram[9]:     22402     76088     27415     82004     82036    161615     49268     54277     76376    266458     39614    132725    131078    115018    267655    277544 
dram[10]:     72997     57374     81233     43921    116220    126904    142196    233425     84979     63215    245674    125074    112203    122613    133972    250717 
average row accesses per activate:
dram[0]:  3.730769  3.730769  3.666667  3.703704  3.200000  4.062500  2.760000  3.021739  2.440678  2.543860  2.843137  3.085106  2.791667  2.693877  4.615385  3.750000 
dram[1]:  4.041667  3.310345  2.969697  3.629630  2.866667  3.071429  2.875000  3.136364  3.000000  2.666667  2.440678  2.716981  3.022727  3.375000  3.636364  4.000000 
dram[2]:  3.692308  3.428571  3.666667  3.629630  3.583333  3.047619  2.895833  2.836735  2.735849  3.085106  3.085106  2.716981  3.828571  2.714286  3.428571  3.636364 
dram[3]:  3.692308  3.555556  3.161290  2.800000  2.782609  2.909091  3.136364  2.705882  3.130435  2.900000  2.716981  3.200000  2.851064  3.410256  2.951220  3.485714 
dram[4]:  3.555556  3.555556  3.629630  3.379310  4.000000  2.666667  2.574074  3.000000  2.561404  2.416667  2.440678  2.860000  2.808511  3.300000  4.653846  4.206897 
dram[5]:  4.800000  4.000000  3.769231  3.062500  2.909091  3.421053  3.209302  2.705882  2.880000  2.803921  2.807692  2.920000  3.000000  2.444444  3.781250  3.270270 
dram[6]:  2.823529  3.096774  3.535714  4.347826  3.486486  3.909091  3.021739  3.450000  3.512195  3.085106  3.600000  3.085106  2.693877  3.500000  3.666667  3.666667 
dram[7]:  3.880000  3.840000  2.941176  3.258065  3.097561  3.146342  2.978723  2.936170  2.654546  2.769231  3.130435  2.880000  2.808511  2.557692  2.902439  4.370370 
dram[8]:  3.310345  3.310345  3.333333  2.777778  3.000000  3.146342  3.159091  3.111111  2.666667  2.474576  2.716981  2.843137  3.021739  3.292683  4.103448  3.687500 
dram[9]:  3.692308  3.200000  3.703704  3.060606  2.976744  3.047619  3.021739  3.390244  2.589286  2.862745  3.020833  3.428571  3.219512  2.791667  3.575758  3.933333 
dram[10]:  3.129032  3.096774  3.333333  3.333333  2.723404  2.976744  2.957447  3.181818  2.589286  2.636364  3.200000  2.880000  2.808511  3.195122  4.214286  3.189189 
average row locality = 22102/7119 = 3.104650
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         3        16        18        16        17        16        17        17        17        17        16        12        12 
dram[1]:         1         0         1         1        17        17        16        16        16        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        17        16        17        17        17        17        17        16        17        16        12        12 
dram[3]:         0         0         1         1        16        16        16        16        16        17        16        16        17        16        13        14 
dram[4]:         0         0         1         1        16        16        17        16        18        17        16        16        16        16        12        13 
dram[5]:         0         0         1         1        16        18        16        16        16        16        18        18        16        16        12        12 
dram[6]:         0         0         1         2        17        17        17        16        16        17        16        17        16        17        12        12 
dram[7]:         1         0         2         3        16        17        18        16        18        16        16        16        16        17        12        11 
dram[8]:         0         0         2         2        17        17        17        18        16        18        16        17        22        19        12        11 
dram[9]:         0         0         2         3        16        16        16        16        17        18        17        16        16        18        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        17        16        16        16        16        11        11 
total reads: 2132
min_bank_accesses = 0!
chip skew: 204/190 = 1.07
average mf latency per bank:
dram[0]:      33346     31850     30975     32274     33330     31722     24697     28280     20437     22226     27850     26385     23122     25859     36752     37949
dram[1]:      32448     31450     31933     30000     36479     31386     25210     25297     20629     21758     27088     28304     24006     24274     37696     38327
dram[2]:      30186     30487     30757     33153     31755     32631     27381     24023     21692     23670     27903     26928     25094     26738     37484     37476
dram[3]:      31902     30392     31227     31354     33519     33552     26334     25869     20372     22132     28191     26063     26142     24376     37157     37136
dram[4]:      33874     30510     31362     33048     31730     30435     25943     27886     24582     21984     27967     27737     25256     25924     38833     36547
dram[5]:      30876     29453     32673     34690     32809     31155     23205     25359     20646     21579     26543     26817     24434     23511     37927     38570
dram[6]:      33740     30983     35911     33203     33883     33194     24990     23863     26910     25307     26731     28195     23451     26707     37419     36981
dram[7]:      34483     30264     32900     34367     32778     30781     24361     27335     22017     23890     27205     25687     25431     23126     37272     36845
dram[8]:      31617     31448     31883     32790     34469     36322     25019     27201     22373     22509     28218     25529     35940     23745     37589     36692
dram[9]:      29110     33076     30244     29924     31193     31760     24187     24010     22632     21682     26622     26708     23568     24747     40519     39428
dram[10]:      31524     31546     31363     32089     35412     33718     25995     24426     23170     21802     29239     27304     23969     23415     39366     39886
maximum mf latency per bank:
dram[0]:      83547    118704     83415    118728     83569     83495     51546    118419    128076     83315    128129     83318     59323    102400     59927    125130
dram[1]:      57439     43073     43663     43326    118704    118497     60019     60125     51656     51642    128049    105439     59311    123528     59781    124804
dram[2]:      44043     44052    118503    118723    118498     52920     60015     51702     51644    171978    133148    102363    112866    125302    118675     58248
dram[3]:      44353     44337    118390     43349    118718     83472     83234     83377     59815     59952    128007     59660    125339    109406     83410     78755
dram[4]:      83534     42162     83501     83444     53113     43391     97160     60122    171972     59933     83471    109439    125091    121673    125466     59817
dram[5]:      42072     41965    118610     87138     97374     53147     60108     97382     59793     59838     59500     83378    123491    124458    121157    123505
dram[6]:      83374     83530     57573     43320     53267     53239     75289     51626    184845    184846     59247    128124    133176    125254    125346     83376
dram[7]:     138302     43228     93852     87135     43432     43618     83360     97285     83436     83447     59373     72119    125338    102398     58253     58297
dram[8]:      83522     83476     43331     87058    118322     97287     60121    181972     60031     59782    128010    128096     57504    125255     58365     58338
dram[9]:      43215     83476     43370     83490     97375     83501     83445     83334     59772     83540     59211    133127    102294    109456    138099    125020
dram[10]:      83542     63901     43456     43777    118713     83479    182753     60125    118708     60090    109349    128125    115397    123553    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111974 n_nop=2103241 n_act=644 n_pre=628 n_req=2013 n_rd=7264 n_write=197 bw_util=0.007065
n_activity=33429 dram_eff=0.4464
bk0: 388a 2107870i bk1: 384a 2107411i bk2: 388a 2108338i bk3: 388a 2108403i bk4: 448a 2107324i bk5: 448a 2107307i bk6: 488a 2107170i bk7: 488a 2107116i bk8: 512a 2106874i bk9: 512a 2107334i bk10: 512a 2107536i bk11: 512a 2107219i bk12: 468a 2107740i bk13: 464a 2107059i bk14: 432a 2107864i bk15: 432a 2107502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0556049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111974 n_nop=2103232 n_act=653 n_pre=637 n_req=2007 n_rd=7260 n_write=192 bw_util=0.007057
n_activity=34271 dram_eff=0.4349
bk0: 384a 2108101i bk1: 384a 2108009i bk2: 388a 2108307i bk3: 388a 2107876i bk4: 448a 2107689i bk5: 448a 2107936i bk6: 488a 2107641i bk7: 488a 2107515i bk8: 512a 2107356i bk9: 512a 2107081i bk10: 512a 2107082i bk11: 512a 2106958i bk12: 468a 2107142i bk13: 468a 2107069i bk14: 428a 2107736i bk15: 432a 2107822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0544921
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111974 n_nop=2103262 n_act=635 n_pre=619 n_req=2010 n_rd=7264 n_write=194 bw_util=0.007063
n_activity=33821 dram_eff=0.441
bk0: 384a 2107294i bk1: 384a 2107910i bk2: 388a 2107778i bk3: 388a 2107813i bk4: 448a 2107489i bk5: 448a 2106858i bk6: 488a 2106884i bk7: 488a 2106986i bk8: 512a 2106839i bk9: 512a 2106554i bk10: 512a 2107008i bk11: 512a 2106860i bk12: 468a 2107274i bk13: 468a 2107078i bk14: 432a 2107253i bk15: 432a 2107165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0665003
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111974 n_nop=2103215 n_act=660 n_pre=644 n_req=2007 n_rd=7264 n_write=191 bw_util=0.00706
n_activity=34703 dram_eff=0.4296
bk0: 384a 2108174i bk1: 384a 2107938i bk2: 388a 2108064i bk3: 388a 2107876i bk4: 448a 2108175i bk5: 448a 2108120i bk6: 488a 2107997i bk7: 488a 2107421i bk8: 512a 2107218i bk9: 512a 2107161i bk10: 512a 2106964i bk11: 512a 2107133i bk12: 468a 2107350i bk13: 468a 2107000i bk14: 432a 2107465i bk15: 432a 2107591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0576603
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111974 n_nop=2103223 n_act=658 n_pre=642 n_req=2006 n_rd=7260 n_write=191 bw_util=0.007056
n_activity=34072 dram_eff=0.4374
bk0: 384a 2107865i bk1: 384a 2107463i bk2: 388a 2107588i bk3: 388a 2107640i bk4: 448a 2107833i bk5: 448a 2107752i bk6: 488a 2107957i bk7: 488a 2107168i bk8: 512a 2107178i bk9: 512a 2107339i bk10: 512a 2107039i bk11: 508a 2107147i bk12: 464a 2107660i bk13: 464a 2107342i bk14: 436a 2108319i bk15: 436a 2107557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0576148
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111974 n_nop=2103242 n_act=648 n_pre=632 n_req=2007 n_rd=7260 n_write=192 bw_util=0.007057
n_activity=34257 dram_eff=0.4351
bk0: 384a 2108274i bk1: 384a 2107757i bk2: 388a 2108533i bk3: 388a 2107982i bk4: 448a 2107572i bk5: 448a 2107805i bk6: 488a 2107424i bk7: 488a 2107346i bk8: 512a 2107240i bk9: 508a 2107250i bk10: 512a 2107539i bk11: 512a 2107369i bk12: 464a 2107662i bk13: 464a 2107058i bk14: 436a 2107824i bk15: 436a 2107721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0504826
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111974 n_nop=2103325 n_act=600 n_pre=584 n_req=2011 n_rd=7272 n_write=193 bw_util=0.007069
n_activity=32529 dram_eff=0.459
bk0: 384a 2107861i bk1: 384a 2108145i bk2: 392a 2108958i bk3: 392a 2108432i bk4: 448a 2108302i bk5: 448a 2108375i bk6: 488a 2108037i bk7: 488a 2107332i bk8: 512a 2107249i bk9: 512a 2107167i bk10: 512a 2107186i bk11: 512a 2107118i bk12: 464a 2106963i bk13: 464a 2107197i bk14: 436a 2107818i bk15: 436a 2107726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0569496
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111974 n_nop=2103221 n_act=661 n_pre=645 n_req=2008 n_rd=7252 n_write=195 bw_util=0.007052
n_activity=34063 dram_eff=0.4372
bk0: 384a 2108380i bk1: 384a 2108010i bk2: 392a 2107945i bk3: 392a 2108347i bk4: 444a 2108029i bk5: 448a 2107570i bk6: 488a 2107567i bk7: 488a 2107462i bk8: 512a 2107725i bk9: 512a 2107461i bk10: 512a 2107537i bk11: 512a 2107451i bk12: 464a 2107679i bk13: 464a 2107281i bk14: 428a 2108142i bk15: 428a 2107927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0425848
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111974 n_nop=2103202 n_act=662 n_pre=646 n_req=2019 n_rd=7260 n_write=204 bw_util=0.007068
n_activity=35046 dram_eff=0.426
bk0: 384a 2108443i bk1: 384a 2108834i bk2: 392a 2108739i bk3: 392a 2108717i bk4: 448a 2108140i bk5: 448a 2108475i bk6: 488a 2107958i bk7: 488a 2107584i bk8: 512a 2107436i bk9: 512a 2106928i bk10: 512a 2107427i bk11: 512a 2107099i bk12: 468a 2107369i bk13: 464a 2107573i bk14: 428a 2108216i bk15: 428a 2107939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0480555
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111974 n_nop=2103259 n_act=637 n_pre=621 n_req=2009 n_rd=7264 n_write=193 bw_util=0.007062
n_activity=34505 dram_eff=0.4322
bk0: 384a 2108711i bk1: 384a 2107606i bk2: 392a 2108153i bk3: 392a 2107871i bk4: 448a 2107896i bk5: 448a 2107122i bk6: 492a 2107507i bk7: 492a 2107216i bk8: 512a 2107295i bk9: 512a 2107390i bk10: 512a 2107233i bk11: 512a 2107429i bk12: 464a 2107700i bk13: 464a 2107309i bk14: 428a 2107872i bk15: 428a 2107834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0501379
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111974 n_nop=2103216 n_act=662 n_pre=646 n_req=2005 n_rd=7260 n_write=190 bw_util=0.007055
n_activity=34804 dram_eff=0.4281
bk0: 384a 2107624i bk1: 384a 2107545i bk2: 392a 2107537i bk3: 392a 2107343i bk4: 448a 2107153i bk5: 448a 2107012i bk6: 492a 2107025i bk7: 492a 2106640i bk8: 512a 2106623i bk9: 512a 2106567i bk10: 512a 2107083i bk11: 512a 2106767i bk12: 464a 2107675i bk13: 460a 2107487i bk14: 428a 2107629i bk15: 428a 2107662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0641551

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43986, Miss = 909, Miss_rate = 0.021, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 43748, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 43613, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 44110, Miss = 908, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[7]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 43506, Miss = 908, Miss_rate = 0.021, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 44086, Miss = 907, Miss_rate = 0.021, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 43134, Miss = 908, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 44038, Miss = 907, Miss_rate = 0.021, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[12]: Access = 44852, Miss = 909, Miss_rate = 0.020, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 44347, Miss = 909, Miss_rate = 0.020, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[15]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 51714, Miss = 908, Miss_rate = 0.018, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3420
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666590
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3199
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283231
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.5695
	minimum = 6
	maximum = 587
Network latency average = 39.5434
	minimum = 6
	maximum = 338
Slowest packet = 1928763
Flit latency average = 49.1421
	minimum = 6
	maximum = 337
Slowest flit = 3328861
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0463873
	minimum = 0.0362401 (at node 2)
	maximum = 0.274066 (at node 44)
Accepted packet rate average = 0.0463873
	minimum = 0.0362401 (at node 2)
	maximum = 0.274066 (at node 44)
Injected flit rate average = 0.069581
	minimum = 0.0520951 (at node 46)
	maximum = 0.284485 (at node 44)
Accepted flit rate average= 0.069581
	minimum = 0.0434881 (at node 2)
	maximum = 0.537712 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.7981 (14 samples)
	minimum = 6 (14 samples)
	maximum = 356.857 (14 samples)
Network latency average = 22.308 (14 samples)
	minimum = 6 (14 samples)
	maximum = 242.5 (14 samples)
Flit latency average = 23.824 (14 samples)
	minimum = 6 (14 samples)
	maximum = 241.786 (14 samples)
Fragmentation average = 0.00932944 (14 samples)
	minimum = 0 (14 samples)
	maximum = 88.5 (14 samples)
Injected packet rate average = 0.0220608 (14 samples)
	minimum = 0.0163041 (14 samples)
	maximum = 0.0505896 (14 samples)
Accepted packet rate average = 0.0220608 (14 samples)
	minimum = 0.0163041 (14 samples)
	maximum = 0.0505896 (14 samples)
Injected flit rate average = 0.036191 (14 samples)
	minimum = 0.0206235 (14 samples)
	maximum = 0.0762504 (14 samples)
Accepted flit rate average = 0.036191 (14 samples)
	minimum = 0.0271455 (14 samples)
	maximum = 0.0987974 (14 samples)
Injected packet size average = 1.64051 (14 samples)
Accepted packet size average = 1.64051 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 41 sec (2621 sec)
gpgpu_simulation_rate = 8656 (inst/sec)
gpgpu_simulation_rate = 1633 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 109871
gpu_sim_insn = 2978170
gpu_ipc =      27.1061
gpu_tot_sim_cycle = 4617564
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       5.5583
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 829674
gpu_stall_icnt2sh    = 2860771
partiton_reqs_in_parallel = 2260481
partiton_reqs_in_parallel_total    = 24349873
partiton_level_parallism =      20.5740
partiton_level_parallism_total  =       5.7629
partiton_reqs_in_parallel_util = 2260481
partiton_reqs_in_parallel_util_total    = 24349873
gpu_sim_cycle_parition_util = 109352
gpu_tot_sim_cycle_parition_util    = 1136891
partiton_level_parallism_util =      20.6716
partiton_level_parallism_util_total  =      21.3525
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     167.5074 GB/Sec
L2_BW_total  =      23.9635 GB/Sec
gpu_total_sim_rate=8789

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184231
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2039, 1633, 1980, 1765, 1680, 1519, 1738, 2094, 1869, 1830, 1748, 1597, 1818, 2134, 1850, 1834, 2064, 1571, 1800, 1991, 2165, 2022, 2097, 1686, 1817, 1820, 2073, 1755, 1754, 1793, 1831, 2070, 1046, 1112, 1288, 1019, 1411, 1239, 1219, 1299, 1193, 1086, 1255, 1300, 1128, 1654, 1136, 1320, 1516, 1373, 1299, 1227, 1626, 1085, 1328, 1603, 1354, 1007, 1388, 1459, 1423, 1054, 1325, 1197, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3257815
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3209980
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 42949
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3629398	W0_Idle:35119600	W0_Scoreboard:22877797	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 814 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 700 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 4616367 
mrq_lat_table:14404 	366 	511 	1423 	983 	1149 	1452 	1136 	602 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	876058 	249063 	7017 	5334 	3398 	2805 	9597 	8981 	4823 	156 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	256422 	58057 	360399 	201065 	107544 	133194 	13369 	4424 	3523 	3173 	2814 	9525 	9096 	4635 	156 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	191322 	219833 	402401 	55572 	6363 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	14550 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	853 	136 	90 	37 	17 	13 	30 	17 	13 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        16        16        15        13        15        16        12        16        16 
dram[1]:        17        16        15        16        17        11        22        18        14        18        12        14        14        11        16        16 
dram[2]:        16        16        17        15        10        11        15        10        16        16        12        12        18        12        16        16 
dram[3]:        16        16        16        15        13        12        12        12        10        16        14        16        15        12        16        17 
dram[4]:        16        16        16        15        18        10        11        14        15        20        11        18        14        12        16        16 
dram[5]:        16        16        15        15        10        15        14        12        16        18        16        12        16        12        16        11 
dram[6]:        16        16        15        15        19        19        14        16        22        14        20        20        20        17        16        16 
dram[7]:        17        16        15        14        12        15        11        12         9        18        14        14        14        18        16        16 
dram[8]:        16        16        15        14        21        10        17        13        20        14        12        14        20        17        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        12        16        14        16        16 
dram[10]:        17        16        14        14        10        11        12        16        18        26        18        12        20        16        16        16 
maximum service time to same row:
dram[0]:     83348    108483     83733     64575    227018    213477    262041    115556    127708     83418    103762    141447     32413    226900    113776     95224 
dram[1]:     63148     22359    119004    297730    117601    136203    160754     46748    239195    127300    247615     82793     47298    114551     35625     72949 
dram[2]:     25293     24660     64573    118994     99855    156071    137073    179467     84581     51640     95323    101245    238434    106749    116675     17515 
dram[3]:     23813     17886    118989    135940    109607    227144    116924    160843    225370     84582    122079    246013    101055    105481     57432    226900 
dram[4]:     83174     22124     83669     87087     45758    184566     34670    219956    274806     63019    131814    126103    108582    125758     66695     26660 
dram[5]:     25079     22348    118985    246695    240332    107588    247977    265321     88186     50049     72132    119000    233802    245757     58497    122493 
dram[6]:     83876     82938    145554     26846     70442     49221    136704    114074     66461     85138    264000    100730    132695    101362    140304    244637 
dram[7]:    118971     23419     34536     83291    181524    141784    138032    128376     80326     49143     43944     92819    101340    101384     32095     36324 
dram[8]:     87300     83793     27175     82874    114923    256402     60361     89373    189526    202711    125555    127624     32957    244154     18110    267872 
dram[9]:     22402     76088     27415     82004     82036    161615     49268     54277     76376    266458     39614    132725    131078    115018    267655    277544 
dram[10]:     72997     57374     81233     43921    116220    126904    142196    233425     84979     63215    245674    125074    112203    122613    133972    250717 
average row accesses per activate:
dram[0]:  3.730769  3.730769  3.666667  3.703704  3.200000  4.062500  2.760000  3.021739  2.440678  2.543860  2.843137  3.085106  2.791667  2.660000  4.615385  3.750000 
dram[1]:  4.041667  3.310345  2.969697  3.629630  2.866667  3.071429  2.875000  3.136364  3.000000  2.666667  2.440678  2.716981  3.022727  3.375000  3.558824  4.000000 
dram[2]:  3.692308  3.428571  3.666667  3.629630  3.583333  3.047619  2.895833  2.836735  2.735849  3.085106  3.085106  2.716981  3.828571  2.714286  3.428571  3.636364 
dram[3]:  3.692308  3.555556  3.161290  2.800000  2.782609  2.909091  3.136364  2.705882  3.130435  2.900000  2.716981  3.200000  2.851064  3.410256  2.951220  3.485714 
dram[4]:  3.555556  3.555556  3.629630  3.379310  4.000000  2.666667  2.574074  3.000000  2.561404  2.416667  2.440678  2.823529  2.808511  3.300000  4.653846  4.206897 
dram[5]:  4.800000  4.000000  3.769231  3.062500  2.909091  3.421053  3.209302  2.705882  2.880000  2.769231  2.807692  2.920000  3.000000  2.444444  3.781250  3.270270 
dram[6]:  2.823529  3.096774  3.535714  4.347826  3.486486  3.909091  3.021739  3.450000  3.512195  3.085106  3.600000  3.085106  2.693877  3.500000  3.666667  3.666667 
dram[7]:  3.880000  3.840000  2.941176  3.258065  3.047619  3.146342  2.978723  2.936170  2.654546  2.769231  3.130435  2.880000  2.808511  2.557692  2.902439  4.370370 
dram[8]:  3.310345  3.310345  3.333333  2.777778  3.000000  3.146342  3.159091  3.111111  2.666667  2.474576  2.716981  2.843137  3.021739  3.292683  4.103448  3.687500 
dram[9]:  3.692308  3.200000  3.703704  3.060606  2.976744  3.047619  3.021739  3.390244  2.589286  2.862745  3.020833  3.428571  3.219512  2.791667  3.575758  3.933333 
dram[10]:  3.129032  3.096774  3.333333  3.333333  2.723404  2.976744  2.957447  3.181818  2.589286  2.636364  3.200000  2.880000  2.808511  3.142857  4.214286  3.189189 
average row locality = 22108/7125 = 3.102877
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         3        16        18        16        17        16        17        17        17        17        16        12        12 
dram[1]:         1         0         1         1        17        17        16        16        16        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        17        16        17        17        17        17        17        16        17        16        12        12 
dram[3]:         0         0         1         1        16        16        16        16        16        17        16        16        17        16        13        14 
dram[4]:         0         0         1         1        16        16        17        16        18        17        16        16        16        16        12        13 
dram[5]:         0         0         1         1        16        18        16        16        16        16        18        18        16        16        12        12 
dram[6]:         0         0         1         2        17        17        17        16        16        17        16        17        16        17        12        12 
dram[7]:         1         0         2         3        16        17        18        16        18        16        16        16        16        17        12        11 
dram[8]:         0         0         2         2        17        17        17        18        16        18        16        17        22        19        12        11 
dram[9]:         0         0         2         3        16        16        16        16        17        18        17        16        16        18        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        17        16        16        16        16        11        11 
total reads: 2132
min_bank_accesses = 0!
chip skew: 204/190 = 1.07
average mf latency per bank:
dram[0]:      40513     39038     35351     36641     42720     40011     33864     36474     29238     29937     36795     36135     34161     36553     42720     44009
dram[1]:      40235     39009     36311     34767     45291     40948     33007     33216     29110     29976     36588     36883     34283     34907     43137     44285
dram[2]:      37674     38467     35224     37585     40860     41960     35739     31791     29764     33138     37450     35683     34667     36934     43776     43530
dram[3]:      39634     37740     35631     35507     42302     42173     34890     33841     27495     30778     36699     34874     35559     35336     43150     43093
dram[4]:      41281     38233     35573     37868     40427     39482     34018     35959     33325     30269     36678     37023     35836     36693     44772     42296
dram[5]:      38457     36638     37076     39560     41850     39711     31349     33521     29177     29943     35237     35026     35856     34177     43672     44523
dram[6]:      41423     38620     40974     37886     43109     42670     33263     31931     34128     32679     36033     37327     34884     37197     43326     43188
dram[7]:      41812     37744     37766     38626     41580     39241     32456     35590     30781     31942     36472     35188     36181     34310     43416     42763
dram[8]:      39272     39013     36963     37634     43584     45175     33190     34342     30947     30984     36852     34212     46571     34560     43378     43176
dram[9]:      36203     41089     35476     34891     40434     41251     32914     31325     30689     30717     36629     35730     34361     35533     46793     45780
dram[10]:      39271     39178     35907     36996     43652     42498     33896     32503     31925     31049     37028     36596     34966     34667     45833     45818
maximum mf latency per bank:
dram[0]:      83547    118704     83415    118728     83569     83495     51546    118419    128076     83315    128129     83318     59323    102400     59927    125130
dram[1]:      57439     43073     43663     43326    118704    118497     60019     60125     51656     51642    128049    105439     59311    123528     59781    124804
dram[2]:      44043     44052    118503    118723    118498     52920     60015     51702     51644    171978    133148    102363    112866    125302    118675     58248
dram[3]:      44353     44337    118390     43349    118718     83472     83234     83377     59815     59952    128007     59660    125339    109406     83410     78755
dram[4]:      83534     42162     83501     83444     53113     43391     97160     60122    171972     59933     83471    109439    125091    121673    125466     59817
dram[5]:      42072     41965    118610     87138     97374     53147     60108     97382     59793     59838     59500     83378    123491    124458    121157    123505
dram[6]:      83374     83530     57573     43320     53267     53239     75289     51626    184845    184846     59247    128124    133176    125254    125346     83376
dram[7]:     138302     43228     93852     87135     43432     43618     83360     97285     83436     83447     59373     72119    125338    102398     58253     58297
dram[8]:      83522     83476     43331     87058    118322     97287     60121    181972     60031     59782    128010    128096     57504    125255     58365     58338
dram[9]:      43215     83476     43370     83490     97375     83501     83445     83334     59772     83540     59211    133127    102294    109456    138099    125020
dram[10]:      83542     63901     43456     43777    118713     83479    182753     60125    118708     60090    109349    128125    115397    123553    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315987 n_nop=2307248 n_act=645 n_pre=629 n_req=2014 n_rd=7268 n_write=197 bw_util=0.006446
n_activity=33481 dram_eff=0.4459
bk0: 388a 2311882i bk1: 384a 2311423i bk2: 388a 2312350i bk3: 388a 2312415i bk4: 448a 2311336i bk5: 448a 2311320i bk6: 488a 2311183i bk7: 488a 2311130i bk8: 512a 2310888i bk9: 512a 2311348i bk10: 512a 2311550i bk11: 512a 2311233i bk12: 468a 2311754i bk13: 468a 2311041i bk14: 432a 2311876i bk15: 432a 2311514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0507067
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315987 n_nop=2307239 n_act=654 n_pre=638 n_req=2008 n_rd=7264 n_write=192 bw_util=0.006439
n_activity=34323 dram_eff=0.4345
bk0: 384a 2312113i bk1: 384a 2312021i bk2: 388a 2312319i bk3: 388a 2311888i bk4: 448a 2311701i bk5: 448a 2311948i bk6: 488a 2311654i bk7: 488a 2311528i bk8: 512a 2311370i bk9: 512a 2311095i bk10: 512a 2311096i bk11: 512a 2310972i bk12: 468a 2311156i bk13: 468a 2311083i bk14: 432a 2311718i bk15: 432a 2311834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.049692
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315987 n_nop=2307275 n_act=635 n_pre=619 n_req=2010 n_rd=7264 n_write=194 bw_util=0.00644
n_activity=33821 dram_eff=0.441
bk0: 384a 2311307i bk1: 384a 2311923i bk2: 388a 2311791i bk3: 388a 2311826i bk4: 448a 2311502i bk5: 448a 2310871i bk6: 488a 2310897i bk7: 488a 2310999i bk8: 512a 2310852i bk9: 512a 2310567i bk10: 512a 2311021i bk11: 512a 2310873i bk12: 468a 2311287i bk13: 468a 2311091i bk14: 432a 2311266i bk15: 432a 2311178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0606424
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315987 n_nop=2307228 n_act=660 n_pre=644 n_req=2007 n_rd=7264 n_write=191 bw_util=0.006438
n_activity=34703 dram_eff=0.4296
bk0: 384a 2312187i bk1: 384a 2311951i bk2: 388a 2312077i bk3: 388a 2311889i bk4: 448a 2312188i bk5: 448a 2312133i bk6: 488a 2312010i bk7: 488a 2311434i bk8: 512a 2311231i bk9: 512a 2311174i bk10: 512a 2310977i bk11: 512a 2311146i bk12: 468a 2311363i bk13: 468a 2311013i bk14: 432a 2311478i bk15: 432a 2311604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.052581
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315987 n_nop=2307230 n_act=659 n_pre=643 n_req=2007 n_rd=7264 n_write=191 bw_util=0.006438
n_activity=34124 dram_eff=0.4369
bk0: 384a 2311877i bk1: 384a 2311476i bk2: 388a 2311601i bk3: 388a 2311653i bk4: 448a 2311846i bk5: 448a 2311765i bk6: 488a 2311970i bk7: 488a 2311182i bk8: 512a 2311192i bk9: 512a 2311353i bk10: 512a 2311053i bk11: 512a 2311129i bk12: 464a 2311672i bk13: 464a 2311354i bk14: 436a 2312331i bk15: 436a 2311569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0525396
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315987 n_nop=2307249 n_act=649 n_pre=633 n_req=2008 n_rd=7264 n_write=192 bw_util=0.006439
n_activity=34309 dram_eff=0.4346
bk0: 384a 2312287i bk1: 384a 2311770i bk2: 388a 2312546i bk3: 388a 2311995i bk4: 448a 2311586i bk5: 448a 2311819i bk6: 488a 2311438i bk7: 488a 2311360i bk8: 512a 2311254i bk9: 512a 2311232i bk10: 512a 2311551i bk11: 512a 2311381i bk12: 464a 2311674i bk13: 464a 2311070i bk14: 436a 2311836i bk15: 436a 2311733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0460357
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315987 n_nop=2307338 n_act=600 n_pre=584 n_req=2011 n_rd=7272 n_write=193 bw_util=0.006446
n_activity=32529 dram_eff=0.459
bk0: 384a 2311874i bk1: 384a 2312158i bk2: 392a 2312971i bk3: 392a 2312445i bk4: 448a 2312315i bk5: 448a 2312388i bk6: 488a 2312050i bk7: 488a 2311345i bk8: 512a 2311262i bk9: 512a 2311180i bk10: 512a 2311199i bk11: 512a 2311131i bk12: 464a 2310976i bk13: 464a 2311210i bk14: 436a 2311831i bk15: 436a 2311739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0519329
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315987 n_nop=2307228 n_act=662 n_pre=646 n_req=2009 n_rd=7256 n_write=195 bw_util=0.006434
n_activity=34115 dram_eff=0.4368
bk0: 384a 2312393i bk1: 384a 2312023i bk2: 392a 2311959i bk3: 392a 2312361i bk4: 448a 2312011i bk5: 448a 2311582i bk6: 488a 2311579i bk7: 488a 2311474i bk8: 512a 2311738i bk9: 512a 2311474i bk10: 512a 2311550i bk11: 512a 2311464i bk12: 464a 2311692i bk13: 464a 2311294i bk14: 428a 2312155i bk15: 428a 2311940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0388336
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315987 n_nop=2307215 n_act=662 n_pre=646 n_req=2019 n_rd=7260 n_write=204 bw_util=0.006446
n_activity=35046 dram_eff=0.426
bk0: 384a 2312456i bk1: 384a 2312847i bk2: 392a 2312752i bk3: 392a 2312730i bk4: 448a 2312153i bk5: 448a 2312488i bk6: 488a 2311971i bk7: 488a 2311597i bk8: 512a 2311449i bk9: 512a 2310941i bk10: 512a 2311440i bk11: 512a 2311112i bk12: 468a 2311382i bk13: 464a 2311586i bk14: 428a 2312229i bk15: 428a 2311952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0438224
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315987 n_nop=2307272 n_act=637 n_pre=621 n_req=2009 n_rd=7264 n_write=193 bw_util=0.00644
n_activity=34505 dram_eff=0.4322
bk0: 384a 2312724i bk1: 384a 2311619i bk2: 392a 2312166i bk3: 392a 2311884i bk4: 448a 2311909i bk5: 448a 2311135i bk6: 492a 2311520i bk7: 492a 2311229i bk8: 512a 2311308i bk9: 512a 2311403i bk10: 512a 2311246i bk11: 512a 2311442i bk12: 464a 2311713i bk13: 464a 2311322i bk14: 428a 2311885i bk15: 428a 2311847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0457213
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315987 n_nop=2307223 n_act=663 n_pre=647 n_req=2006 n_rd=7264 n_write=190 bw_util=0.006437
n_activity=34856 dram_eff=0.4277
bk0: 384a 2311637i bk1: 384a 2311558i bk2: 392a 2311550i bk3: 392a 2311356i bk4: 448a 2311166i bk5: 448a 2311025i bk6: 492a 2311038i bk7: 492a 2310653i bk8: 512a 2310636i bk9: 512a 2310580i bk10: 512a 2311096i bk11: 512a 2310780i bk12: 464a 2311688i bk13: 464a 2311469i bk14: 428a 2311641i bk15: 428a 2311675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0585038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52823, Miss = 909, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 52501, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 52840, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[7]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 52353, Miss = 908, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 52956, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 52014, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 52760, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[12]: Access = 53773, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 53232, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[15]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 60685, Miss = 908, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3421
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854395
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289589
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.0994
	minimum = 6
	maximum = 720
Network latency average = 34.1358
	minimum = 6
	maximum = 675
Slowest packet = 1955455
Flit latency average = 28.1898
	minimum = 6
	maximum = 675
Slowest flit = 3367901
Fragmentation average = 0.0091595
	minimum = 0
	maximum = 432
Injected packet rate average = 0.0353452
	minimum = 0.0257758 (at node 4)
	maximum = 0.0408708 (at node 42)
Accepted packet rate average = 0.0353452
	minimum = 0.0257758 (at node 4)
	maximum = 0.0408708 (at node 42)
Injected flit rate average = 0.0608166
	minimum = 0.0266769 (at node 4)
	maximum = 0.0988027 (at node 38)
Accepted flit rate average= 0.0608166
	minimum = 0.0403657 (at node 35)
	maximum = 0.0887317 (at node 21)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.2848 (15 samples)
	minimum = 6 (15 samples)
	maximum = 381.067 (15 samples)
Network latency average = 23.0966 (15 samples)
	minimum = 6 (15 samples)
	maximum = 271.333 (15 samples)
Flit latency average = 24.1151 (15 samples)
	minimum = 6 (15 samples)
	maximum = 270.667 (15 samples)
Fragmentation average = 0.00931811 (15 samples)
	minimum = 0 (15 samples)
	maximum = 111.4 (15 samples)
Injected packet rate average = 0.0229464 (15 samples)
	minimum = 0.0169355 (15 samples)
	maximum = 0.0499417 (15 samples)
Accepted packet rate average = 0.0229464 (15 samples)
	minimum = 0.0169355 (15 samples)
	maximum = 0.0499417 (15 samples)
Injected flit rate average = 0.0378327 (15 samples)
	minimum = 0.021027 (15 samples)
	maximum = 0.0777539 (15 samples)
Accepted flit rate average = 0.0378327 (15 samples)
	minimum = 0.0280268 (15 samples)
	maximum = 0.0981264 (15 samples)
Injected packet size average = 1.64874 (15 samples)
Accepted packet size average = 1.64874 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 48 min, 40 sec (2920 sec)
gpgpu_simulation_rate = 8789 (inst/sec)
gpgpu_simulation_rate = 1581 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 22269
gpu_sim_insn = 1122762
gpu_ipc =      50.4182
gpu_tot_sim_cycle = 4861983
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       5.5098
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 829674
gpu_stall_icnt2sh    = 2860772
partiton_reqs_in_parallel = 489918
partiton_reqs_in_parallel_total    = 26610354
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.5739
partiton_reqs_in_parallel_util = 489918
partiton_reqs_in_parallel_util_total    = 26610354
gpu_sim_cycle_parition_util = 22269
gpu_tot_sim_cycle_parition_util    = 1246243
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.3638
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =      20.7879 GB/Sec
L2_BW_total  =      22.8541 GB/Sec
gpu_total_sim_rate=9013

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2096, 1690, 2052, 1822, 1722, 1561, 1795, 2166, 1911, 1872, 1790, 1654, 1890, 2191, 1907, 1876, 2100, 1592, 1821, 2027, 2201, 2043, 2133, 1722, 1838, 1856, 2094, 1776, 1790, 1814, 1852, 2091, 1082, 1133, 1324, 1040, 1447, 1260, 1240, 1320, 1229, 1122, 1276, 1321, 1149, 1690, 1157, 1341, 1537, 1409, 1320, 1248, 1647, 1106, 1349, 1639, 1390, 1043, 1409, 1480, 1444, 1075, 1346, 1233, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3277369
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3229359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 43124
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3655717	W0_Idle:36274468	W0_Scoreboard:22895439	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 814 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 707 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 4861982 
mrq_lat_table:14404 	366 	511 	1423 	983 	1149 	1452 	1136 	602 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	879905 	249481 	7017 	5334 	3398 	2805 	9899 	9298 	4823 	156 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	258398 	58160 	360528 	201448 	108751 	133658 	13372 	4424 	3523 	3173 	2814 	9827 	9413 	4635 	156 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	193140 	220058 	402406 	55572 	6363 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	17386 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	858 	136 	90 	37 	17 	13 	33 	17 	13 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        16        16        15        13        15        16        12        16        16 
dram[1]:        17        16        15        16        17        11        22        18        14        18        12        14        14        11        16        16 
dram[2]:        16        16        17        15        10        11        15        10        16        16        12        12        18        12        16        16 
dram[3]:        16        16        16        15        13        12        12        12        10        16        14        16        15        12        16        17 
dram[4]:        16        16        16        15        18        10        11        14        15        20        11        18        14        12        16        16 
dram[5]:        16        16        15        15        10        15        14        12        16        18        16        12        16        12        16        11 
dram[6]:        16        16        15        15        19        19        14        16        22        14        20        20        20        17        16        16 
dram[7]:        17        16        15        14        12        15        11        12         9        18        14        14        14        18        16        16 
dram[8]:        16        16        15        14        21        10        17        13        20        14        12        14        20        17        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        12        16        14        16        16 
dram[10]:        17        16        14        14        10        11        12        16        18        26        18        12        20        16        16        16 
maximum service time to same row:
dram[0]:     83348    108483     83733     64575    227018    213477    262041    115556    127708     83418    103762    141447     32413    226900    113776     95224 
dram[1]:     63148     22359    119004    297730    117601    136203    160754     46748    239195    127300    247615     82793     47298    114551     35625     72949 
dram[2]:     25293     24660     64573    118994     99855    156071    137073    179467     84581     51640     95323    101245    238434    106749    116675     17515 
dram[3]:     23813     17886    118989    135940    109607    227144    116924    160843    225370     84582    122079    246013    101055    105481     57432    226900 
dram[4]:     83174     22124     83669     87087     45758    184566     34670    219956    274806     63019    131814    126103    108582    125758     66695     26660 
dram[5]:     25079     22348    118985    246695    240332    107588    247977    265321     88186     50049     72132    119000    233802    245757     58497    122493 
dram[6]:     83876     82938    145554     26846     70442     49221    136704    114074     66461     85138    264000    100730    132695    101362    140304    244637 
dram[7]:    118971     23419     34536     83291    181524    141784    138032    128376     80326     49143     43944     92819    101340    101384     32095     36324 
dram[8]:     87300     83793     27175     82874    114923    256402     60361     89373    189526    202711    125555    127624     32957    244154     18110    267872 
dram[9]:     22402     76088     27415     82004     82036    161615     49268     54277     76376    266458     39614    132725    131078    115018    267655    277544 
dram[10]:     72997     57374     81233     43921    116220    126904    142196    233425     84979     63215    245674    125074    112203    122613    133972    250717 
average row accesses per activate:
dram[0]:  3.730769  3.730769  3.666667  3.703704  3.200000  4.062500  2.760000  3.021739  2.440678  2.543860  2.843137  3.085106  2.791667  2.660000  4.615385  3.750000 
dram[1]:  4.041667  3.310345  2.969697  3.629630  2.866667  3.071429  2.875000  3.136364  3.000000  2.666667  2.440678  2.716981  3.022727  3.375000  3.558824  4.000000 
dram[2]:  3.692308  3.428571  3.666667  3.629630  3.583333  3.047619  2.895833  2.836735  2.735849  3.085106  3.085106  2.716981  3.828571  2.714286  3.428571  3.636364 
dram[3]:  3.692308  3.555556  3.161290  2.800000  2.782609  2.909091  3.136364  2.705882  3.130435  2.900000  2.716981  3.200000  2.851064  3.410256  2.951220  3.485714 
dram[4]:  3.555556  3.555556  3.629630  3.379310  4.000000  2.666667  2.574074  3.000000  2.561404  2.416667  2.440678  2.823529  2.808511  3.300000  4.653846  4.206897 
dram[5]:  4.800000  4.000000  3.769231  3.062500  2.909091  3.421053  3.209302  2.705882  2.880000  2.769231  2.807692  2.920000  3.000000  2.444444  3.781250  3.270270 
dram[6]:  2.823529  3.096774  3.535714  4.347826  3.486486  3.909091  3.021739  3.450000  3.512195  3.085106  3.600000  3.085106  2.693877  3.500000  3.666667  3.666667 
dram[7]:  3.880000  3.840000  2.941176  3.258065  3.047619  3.146342  2.978723  2.936170  2.654546  2.769231  3.130435  2.880000  2.808511  2.557692  2.902439  4.370370 
dram[8]:  3.310345  3.310345  3.333333  2.777778  3.000000  3.146342  3.159091  3.111111  2.666667  2.474576  2.716981  2.843137  3.021739  3.292683  4.103448  3.687500 
dram[9]:  3.692308  3.200000  3.703704  3.060606  2.976744  3.047619  3.021739  3.390244  2.589286  2.862745  3.020833  3.428571  3.219512  2.791667  3.575758  3.933333 
dram[10]:  3.129032  3.096774  3.333333  3.333333  2.723404  2.976744  2.957447  3.181818  2.589286  2.636364  3.200000  2.880000  2.808511  3.142857  4.214286  3.189189 
average row locality = 22108/7125 = 3.102877
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         3        16        18        16        17        16        17        17        17        17        16        12        12 
dram[1]:         1         0         1         1        17        17        16        16        16        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        17        16        17        17        17        17        17        16        17        16        12        12 
dram[3]:         0         0         1         1        16        16        16        16        16        17        16        16        17        16        13        14 
dram[4]:         0         0         1         1        16        16        17        16        18        17        16        16        16        16        12        13 
dram[5]:         0         0         1         1        16        18        16        16        16        16        18        18        16        16        12        12 
dram[6]:         0         0         1         2        17        17        17        16        16        17        16        17        16        17        12        12 
dram[7]:         1         0         2         3        16        17        18        16        18        16        16        16        16        17        12        11 
dram[8]:         0         0         2         2        17        17        17        18        16        18        16        17        22        19        12        11 
dram[9]:         0         0         2         3        16        16        16        16        17        18        17        16        16        18        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        17        16        16        16        16        11        11 
total reads: 2132
min_bank_accesses = 0!
chip skew: 204/190 = 1.07
average mf latency per bank:
dram[0]:      42103     39548     35469     36776     42763     40034     33877     36481     29238     29937     36795     36135     34161     36553     45835     46261
dram[1]:      42450     41656     36456     34907     45339     40979     33013     33227     29110     29976     36588     36883     34283     34907     45975     47205
dram[2]:      39905     40273     35346     37714     40897     41997     35747     31803     29764     33138     37450     35683     34667     36934     46090     46880
dram[3]:      41011     39956     35775     35639     42334     42217     34896     33847     27495     30778     36699     34874     35559     35336     46664     45893
dram[4]:      42875     39390     35719     38005     40463     39520     34032     35970     33325     30269     36678     37023     35836     36693     47994     45100
dram[5]:      39839     37373     37219     39702     41879     39746     31359     33528     29177     29943     35237     35026     35856     34177     46887     46441
dram[6]:      42800     40411     41111     38023     43147     42695     33277     31936     34128     32679     36033     37327     34884     37197     46777     45892
dram[7]:      42749     39125     37904     38753     41613     39282     32469     35602     30781     31942     36472     35188     36181     34310     46288     45737
dram[8]:      39801     40389     37096     37754     43622     45224     33205     34356     30947     30984     36852     34212     47696     34560     46006     46621
dram[9]:      38234     42249     35605     35018     40476     41285     32922     31339     30689     30717     36629     35730     34361     35533     49915     48742
dram[10]:      40647     39909     36034     37129     43691     42532     33907     32511     31925     31049     37028     36596     34966     34667     48257     49244
maximum mf latency per bank:
dram[0]:      83547    118704     83415    118728     83569     83495     51546    118419    128076     83315    128129     83318     59323    102400     59927    125130
dram[1]:      57439     43073     43663     43326    118704    118497     60019     60125     51656     51642    128049    105439     59311    123528     59781    124804
dram[2]:      44043     44052    118503    118723    118498     52920     60015     51702     51644    171978    133148    102363    112866    125302    118675     58248
dram[3]:      44353     44337    118390     43349    118718     83472     83234     83377     59815     59952    128007     59660    125339    109406     83410     78755
dram[4]:      83534     42162     83501     83444     53113     43391     97160     60122    171972     59933     83471    109439    125091    121673    125466     59817
dram[5]:      42072     41965    118610     87138     97374     53147     60108     97382     59793     59838     59500     83378    123491    124458    121157    123505
dram[6]:      83374     83530     57573     43320     53267     53239     75289     51626    184845    184846     59247    128124    133176    125254    125346     83376
dram[7]:     138302     43228     93852     87135     43432     43618     83360     97285     83436     83447     59373     72119    125338    102398     58253     58297
dram[8]:      83522     83476     43331     87058    118322     97287     60121    181972     60031     59782    128010    128096     57504    125255     58365     58338
dram[9]:      43215     83476     43370     83490     97375     83501     83445     83334     59772     83540     59211    133127    102294    109456    138099    125020
dram[10]:      83542     63901     43456     43777    118713     83479    182753     60125    118708     60090    109349    128125    115397    123553    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2357336 n_nop=2348597 n_act=645 n_pre=629 n_req=2014 n_rd=7268 n_write=197 bw_util=0.006333
n_activity=33481 dram_eff=0.4459
bk0: 388a 2353231i bk1: 384a 2352772i bk2: 388a 2353699i bk3: 388a 2353764i bk4: 448a 2352685i bk5: 448a 2352669i bk6: 488a 2352532i bk7: 488a 2352479i bk8: 512a 2352237i bk9: 512a 2352697i bk10: 512a 2352899i bk11: 512a 2352582i bk12: 468a 2353103i bk13: 468a 2352390i bk14: 432a 2353225i bk15: 432a 2352863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0498173
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2357336 n_nop=2348588 n_act=654 n_pre=638 n_req=2008 n_rd=7264 n_write=192 bw_util=0.006326
n_activity=34323 dram_eff=0.4345
bk0: 384a 2353462i bk1: 384a 2353370i bk2: 388a 2353668i bk3: 388a 2353237i bk4: 448a 2353050i bk5: 448a 2353297i bk6: 488a 2353003i bk7: 488a 2352877i bk8: 512a 2352719i bk9: 512a 2352444i bk10: 512a 2352445i bk11: 512a 2352321i bk12: 468a 2352505i bk13: 468a 2352432i bk14: 432a 2353067i bk15: 432a 2353183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0488204
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2357336 n_nop=2348624 n_act=635 n_pre=619 n_req=2010 n_rd=7264 n_write=194 bw_util=0.006327
n_activity=33821 dram_eff=0.441
bk0: 384a 2352656i bk1: 384a 2353272i bk2: 388a 2353140i bk3: 388a 2353175i bk4: 448a 2352851i bk5: 448a 2352220i bk6: 488a 2352246i bk7: 488a 2352348i bk8: 512a 2352201i bk9: 512a 2351916i bk10: 512a 2352370i bk11: 512a 2352222i bk12: 468a 2352636i bk13: 468a 2352440i bk14: 432a 2352615i bk15: 432a 2352527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0595787
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2357336 n_nop=2348577 n_act=660 n_pre=644 n_req=2007 n_rd=7264 n_write=191 bw_util=0.006325
n_activity=34703 dram_eff=0.4296
bk0: 384a 2353536i bk1: 384a 2353300i bk2: 388a 2353426i bk3: 388a 2353238i bk4: 448a 2353537i bk5: 448a 2353482i bk6: 488a 2353359i bk7: 488a 2352783i bk8: 512a 2352580i bk9: 512a 2352523i bk10: 512a 2352326i bk11: 512a 2352495i bk12: 468a 2352712i bk13: 468a 2352362i bk14: 432a 2352827i bk15: 432a 2352953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0516587
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2357336 n_nop=2348579 n_act=659 n_pre=643 n_req=2007 n_rd=7264 n_write=191 bw_util=0.006325
n_activity=34124 dram_eff=0.4369
bk0: 384a 2353226i bk1: 384a 2352825i bk2: 388a 2352950i bk3: 388a 2353002i bk4: 448a 2353195i bk5: 448a 2353114i bk6: 488a 2353319i bk7: 488a 2352531i bk8: 512a 2352541i bk9: 512a 2352702i bk10: 512a 2352402i bk11: 512a 2352478i bk12: 464a 2353021i bk13: 464a 2352703i bk14: 436a 2353680i bk15: 436a 2352918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.051618
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2357336 n_nop=2348598 n_act=649 n_pre=633 n_req=2008 n_rd=7264 n_write=192 bw_util=0.006326
n_activity=34309 dram_eff=0.4346
bk0: 384a 2353636i bk1: 384a 2353119i bk2: 388a 2353895i bk3: 388a 2353344i bk4: 448a 2352935i bk5: 448a 2353168i bk6: 488a 2352787i bk7: 488a 2352709i bk8: 512a 2352603i bk9: 512a 2352581i bk10: 512a 2352900i bk11: 512a 2352730i bk12: 464a 2353023i bk13: 464a 2352419i bk14: 436a 2353185i bk15: 436a 2353082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0452282
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2357336 n_nop=2348687 n_act=600 n_pre=584 n_req=2011 n_rd=7272 n_write=193 bw_util=0.006333
n_activity=32529 dram_eff=0.459
bk0: 384a 2353223i bk1: 384a 2353507i bk2: 392a 2354320i bk3: 392a 2353794i bk4: 448a 2353664i bk5: 448a 2353737i bk6: 488a 2353399i bk7: 488a 2352694i bk8: 512a 2352611i bk9: 512a 2352529i bk10: 512a 2352548i bk11: 512a 2352480i bk12: 464a 2352325i bk13: 464a 2352559i bk14: 436a 2353180i bk15: 436a 2353088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.051022
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2357336 n_nop=2348577 n_act=662 n_pre=646 n_req=2009 n_rd=7256 n_write=195 bw_util=0.006322
n_activity=34115 dram_eff=0.4368
bk0: 384a 2353742i bk1: 384a 2353372i bk2: 392a 2353308i bk3: 392a 2353710i bk4: 448a 2353360i bk5: 448a 2352931i bk6: 488a 2352928i bk7: 488a 2352823i bk8: 512a 2353087i bk9: 512a 2352823i bk10: 512a 2352899i bk11: 512a 2352813i bk12: 464a 2353041i bk13: 464a 2352643i bk14: 428a 2353504i bk15: 428a 2353289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0381524
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2357336 n_nop=2348564 n_act=662 n_pre=646 n_req=2019 n_rd=7260 n_write=204 bw_util=0.006333
n_activity=35046 dram_eff=0.426
bk0: 384a 2353805i bk1: 384a 2354196i bk2: 392a 2354101i bk3: 392a 2354079i bk4: 448a 2353502i bk5: 448a 2353837i bk6: 488a 2353320i bk7: 488a 2352946i bk8: 512a 2352798i bk9: 512a 2352290i bk10: 512a 2352789i bk11: 512a 2352461i bk12: 468a 2352731i bk13: 464a 2352935i bk14: 428a 2353578i bk15: 428a 2353301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0430537
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2357336 n_nop=2348621 n_act=637 n_pre=621 n_req=2009 n_rd=7264 n_write=193 bw_util=0.006327
n_activity=34505 dram_eff=0.4322
bk0: 384a 2354073i bk1: 384a 2352968i bk2: 392a 2353515i bk3: 392a 2353233i bk4: 448a 2353258i bk5: 448a 2352484i bk6: 492a 2352869i bk7: 492a 2352578i bk8: 512a 2352657i bk9: 512a 2352752i bk10: 512a 2352595i bk11: 512a 2352791i bk12: 464a 2353062i bk13: 464a 2352671i bk14: 428a 2353234i bk15: 428a 2353196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0449193
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2357336 n_nop=2348572 n_act=663 n_pre=647 n_req=2006 n_rd=7264 n_write=190 bw_util=0.006324
n_activity=34856 dram_eff=0.4277
bk0: 384a 2352986i bk1: 384a 2352907i bk2: 392a 2352899i bk3: 392a 2352705i bk4: 448a 2352515i bk5: 448a 2352374i bk6: 492a 2352387i bk7: 492a 2352002i bk8: 512a 2351985i bk9: 512a 2351929i bk10: 512a 2352445i bk11: 512a 2352129i bk12: 464a 2353037i bk13: 464a 2352818i bk14: 428a 2352990i bk15: 428a 2353024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0574776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53013, Miss = 909, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 52732, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 52694, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 53033, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[7]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 52554, Miss = 908, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 52205, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[12]: Access = 53970, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 53415, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[15]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 61577, Miss = 908, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3421
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856443
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292425
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.6675
	minimum = 6
	maximum = 584
Network latency average = 28.0826
	minimum = 6
	maximum = 338
Slowest packet = 2337562
Flit latency average = 33.0909
	minimum = 6
	maximum = 337
Slowest flit = 4024514
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00438656
	minimum = 0.00296389 (at node 14)
	maximum = 0.0200287 (at node 44)
Accepted packet rate average = 0.00438656
	minimum = 0.00296389 (at node 14)
	maximum = 0.0200287 (at node 44)
Injected flit rate average = 0.00657985
	minimum = 0.00449075 (at node 14)
	maximum = 0.0220945 (at node 44)
Accepted flit rate average= 0.00657985
	minimum = 0.00440093 (at node 14)
	maximum = 0.0379917 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.9337 (16 samples)
	minimum = 6 (16 samples)
	maximum = 393.75 (16 samples)
Network latency average = 23.4082 (16 samples)
	minimum = 6 (16 samples)
	maximum = 275.5 (16 samples)
Flit latency average = 24.676 (16 samples)
	minimum = 6 (16 samples)
	maximum = 274.812 (16 samples)
Fragmentation average = 0.00873573 (16 samples)
	minimum = 0 (16 samples)
	maximum = 104.438 (16 samples)
Injected packet rate average = 0.0217865 (16 samples)
	minimum = 0.0160623 (16 samples)
	maximum = 0.0480721 (16 samples)
Accepted packet rate average = 0.0217865 (16 samples)
	minimum = 0.0160623 (16 samples)
	maximum = 0.0480721 (16 samples)
Injected flit rate average = 0.0358794 (16 samples)
	minimum = 0.0199935 (16 samples)
	maximum = 0.0742752 (16 samples)
Accepted flit rate average = 0.0358794 (16 samples)
	minimum = 0.0265502 (16 samples)
	maximum = 0.094368 (16 samples)
Injected packet size average = 1.64687 (16 samples)
Accepted packet size average = 1.64687 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 32 sec (2972 sec)
gpgpu_simulation_rate = 9013 (inst/sec)
gpgpu_simulation_rate = 1635 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 70993
gpu_sim_insn = 1288129
gpu_ipc =      18.1445
gpu_tot_sim_cycle = 5160198
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       5.4410
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 829674
gpu_stall_icnt2sh    = 2860772
partiton_reqs_in_parallel = 1561846
partiton_reqs_in_parallel_total    = 27100272
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.5545
partiton_reqs_in_parallel_util = 1561846
partiton_reqs_in_parallel_util_total    = 27100272
gpu_sim_cycle_parition_util = 70993
gpu_tot_sim_cycle_parition_util    = 1268512
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.3975
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =      11.7103 GB/Sec
L2_BW_total  =      21.6944 GB/Sec
gpu_total_sim_rate=9083

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251972
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2189, 1798, 2130, 1845, 1815, 1669, 1818, 2189, 2004, 1895, 1813, 1677, 1913, 2214, 1930, 1899, 2163, 1615, 1844, 2050, 2264, 2066, 2156, 1830, 1861, 1964, 2117, 1854, 1868, 1837, 1875, 2114, 1160, 1156, 1417, 1133, 1470, 1283, 1263, 1443, 1292, 1145, 1299, 1344, 1212, 1753, 1180, 1364, 1560, 1432, 1383, 1341, 1740, 1129, 1372, 1662, 1413, 1066, 1432, 1503, 1537, 1098, 1369, 1256, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3278058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3230048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 43124
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3662286	W0_Idle:37667153	W0_Scoreboard:24348682	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 814 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 707 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 5154812 
mrq_lat_table:14404 	366 	511 	1423 	983 	1149 	1452 	1136 	602 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	888381 	249481 	7017 	5334 	3404 	2878 	10016 	9371 	4849 	156 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	264656 	58188 	360528 	201448 	110941 	133658 	13372 	4424 	3523 	3179 	2887 	9944 	9486 	4661 	156 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	200882 	220362 	402408 	55572 	6363 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	18109 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	894 	136 	90 	38 	21 	15 	34 	19 	13 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        16        16        15        13        15        16        12        16        16 
dram[1]:        17        16        15        16        17        11        22        18        14        18        12        14        14        11        16        16 
dram[2]:        16        16        17        15        10        11        15        10        16        16        12        12        18        12        16        16 
dram[3]:        16        16        16        15        13        12        12        12        10        16        14        16        15        12        16        17 
dram[4]:        16        16        16        15        18        10        11        14        15        20        11        18        14        12        16        16 
dram[5]:        16        16        15        15        10        15        14        12        16        18        16        12        16        12        16        11 
dram[6]:        16        16        15        15        19        19        14        16        22        14        20        20        20        17        16        16 
dram[7]:        17        16        15        14        12        15        11        12         9        18        14        14        14        18        16        16 
dram[8]:        16        16        15        14        21        10        17        13        20        14        12        14        20        17        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        12        16        14        16        16 
dram[10]:        17        16        14        14        10        11        12        16        18        26        18        12        20        16        16        16 
maximum service time to same row:
dram[0]:     83348    108483     83733     64575    227018    213477    262041    115556    127708     83418    103762    141447     32413    226900    113776     95224 
dram[1]:     63148     22359    119004    297730    117601    136203    160754     46748    239195    127300    247615     82793     47298    114551     35625     72949 
dram[2]:     25293     24660     64573    118994     99855    156071    137073    179467     84581     51640     95323    101245    238434    106749    116675     17515 
dram[3]:     23813     17886    118989    135940    109607    227144    116924    160843    225370     84582    122079    246013    101055    105481     57432    226900 
dram[4]:     83174     22124     83669     87087     45758    184566     34670    219956    274806     63019    131814    126103    108582    125758     66695     26660 
dram[5]:     25079     22348    118985    246695    240332    107588    247977    265321     88186     50049     72132    119000    233802    245757     58497    122493 
dram[6]:     83876     82938    145554     26846     70442     49221    136704    114074     66461     85138    264000    100730    132695    101362    140304    244637 
dram[7]:    118971     23419     34536     83291    181524    141784    138032    128376     80326     49143     43944     92819    101340    101384     32095     36324 
dram[8]:     87300     83793     27175     82874    114923    256402     60361     89373    189526    202711    125555    127624     32957    244154     18110    267872 
dram[9]:     22402     76088     27415     82004     82036    161615     49268     54277     76376    266458     39614    132725    131078    115018    267655    277544 
dram[10]:     72997     57374     81233     43921    116220    126904    142196    233425     84979     63215    245674    125074    112203    122613    133972    250717 
average row accesses per activate:
dram[0]:  3.730769  3.730769  3.666667  3.703704  3.200000  4.062500  2.760000  3.021739  2.440678  2.543860  2.843137  3.085106  2.791667  2.660000  4.615385  3.750000 
dram[1]:  4.041667  3.310345  2.969697  3.629630  2.866667  3.071429  2.875000  3.136364  3.000000  2.666667  2.440678  2.716981  3.022727  3.375000  3.558824  4.000000 
dram[2]:  3.692308  3.428571  3.666667  3.629630  3.583333  3.047619  2.895833  2.836735  2.735849  3.085106  3.085106  2.716981  3.828571  2.714286  3.428571  3.636364 
dram[3]:  3.692308  3.555556  3.161290  2.800000  2.782609  2.909091  3.136364  2.705882  3.130435  2.900000  2.716981  3.200000  2.851064  3.410256  2.951220  3.485714 
dram[4]:  3.555556  3.555556  3.629630  3.379310  4.000000  2.666667  2.574074  3.000000  2.561404  2.416667  2.440678  2.823529  2.808511  3.300000  4.653846  4.206897 
dram[5]:  4.800000  4.000000  3.769231  3.062500  2.909091  3.421053  3.209302  2.705882  2.880000  2.769231  2.807692  2.920000  3.000000  2.444444  3.781250  3.270270 
dram[6]:  2.823529  3.096774  3.535714  4.347826  3.486486  3.909091  3.021739  3.450000  3.512195  3.085106  3.600000  3.085106  2.693877  3.500000  3.666667  3.666667 
dram[7]:  3.880000  3.840000  2.941176  3.258065  3.047619  3.146342  2.978723  2.936170  2.654546  2.769231  3.130435  2.880000  2.808511  2.557692  2.902439  4.370370 
dram[8]:  3.310345  3.310345  3.333333  2.777778  3.000000  3.146342  3.159091  3.111111  2.666667  2.474576  2.716981  2.843137  3.021739  3.292683  4.103448  3.687500 
dram[9]:  3.692308  3.200000  3.703704  3.060606  2.976744  3.047619  3.021739  3.390244  2.589286  2.862745  3.020833  3.428571  3.219512  2.791667  3.575758  3.933333 
dram[10]:  3.129032  3.096774  3.333333  3.333333  2.723404  2.976744  2.957447  3.181818  2.589286  2.636364  3.200000  2.880000  2.808511  3.142857  4.214286  3.189189 
average row locality = 22108/7125 = 3.102877
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         3        16        18        16        17        16        17        17        17        17        16        12        12 
dram[1]:         1         0         1         1        17        17        16        16        16        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        17        16        17        17        17        17        17        16        17        16        12        12 
dram[3]:         0         0         1         1        16        16        16        16        16        17        16        16        17        16        13        14 
dram[4]:         0         0         1         1        16        16        17        16        18        17        16        16        16        16        12        13 
dram[5]:         0         0         1         1        16        18        16        16        16        16        18        18        16        16        12        12 
dram[6]:         0         0         1         2        17        17        17        16        16        17        16        17        16        17        12        12 
dram[7]:         1         0         2         3        16        17        18        16        18        16        16        16        16        17        12        11 
dram[8]:         0         0         2         2        17        17        17        18        16        18        16        17        22        19        12        11 
dram[9]:         0         0         2         3        16        16        16        16        17        18        17        16        16        18        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        17        16        16        16        16        11        11 
total reads: 2132
min_bank_accesses = 0!
chip skew: 204/190 = 1.07
average mf latency per bank:
dram[0]:      42205     39643     35500     36802     42849     40784     34206     36540     29590     30360     37104     36461     34602     36985     45994     46411
dram[1]:      42573     41776     36910     35143     45580     41566     33066     33290     29128     30521     37110     37284     34643     35330     46116     47354
dram[2]:      40011     40391     35803     37969     41147     42080     36076     32119     29787     33483     37554     35921     34942     37119     46238     47024
dram[3]:      41107     40047     36028     35877     42424     42315     35214     34183     28113     31257     37251     35334     35907     35694     46809     46036
dram[4]:      42970     39493     35745     38040     40713     39597     34347     36014     33365     30296     36936     37202     36104     37372     48144     45247
dram[5]:      39954     37465     37705     40154     42146     40171     31953     33848     29261     29960     35658     35733     36147     34549     47045     46579
dram[6]:      42902     40501     41574     38055     43235     42982     33327     32259     34477     32765     36291     37759     35150     37553     46928     46134
dram[7]:      42835     39206     38155     38790     41694     39367     32513     35939     31068     31964     37046     35500     36368     34747     46505     45885
dram[8]:      39915     40486     37137     37804     44017     45478     33257     34673     31235     31057     37363     34806     48272     34972     46151     46786
dram[9]:      38343     42367     35640     35041     40907     41538     33458     31401     30711     30995     36875     36334     34805     35806     50067     48901
dram[10]:      40762     39990     36274     37585     43954     42790     33948     32553     32258     31066     37447     36971     35244     35482     48411     49390
maximum mf latency per bank:
dram[0]:      83547    118704     83415    118728     83569     83495     51546    118419    128076     83315    128129     83318     59323    102400     59927    125130
dram[1]:      57439     43073     43663     43326    118704    118497     60019     60125     51656     51642    128049    105439     59311    123528     59781    124804
dram[2]:      44043     44052    118503    118723    118498     52920     60015     51702     51644    171978    133148    102363    112866    125302    118675     58248
dram[3]:      44353     44337    118390     43349    118718     83472     83234     83377     59815     59952    128007     59660    125339    109406     83410     78755
dram[4]:      83534     42162     83501     83444     53113     43391     97160     60122    171972     59933     83471    109439    125091    121673    125466     59817
dram[5]:      42072     41965    118610     87138     97374     53147     60108     97382     59793     59838     59500     83378    123491    124458    121157    123505
dram[6]:      83374     83530     57573     43320     53267     53239     75289     51626    184845    184846     59247    128124    133176    125254    125346     83376
dram[7]:     138302     43228     93852     87135     43432     43618     83360     97285     83436     83447     59373     72119    125338    102398     58253     58297
dram[8]:      83522     83476     43331     87058    118322     97287     60121    181972     60031     59782    128010    128096     57504    125255     58365     58338
dram[9]:      43215     83476     43370     83490     97375     83501     83445     83334     59772     83540     59211    133127    102294    109456    138099    125020
dram[10]:      83542     63901     43456     43777    118713     83479    182753     60125    118708     60090    109349    128125    115397    123553    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489158 n_nop=2480419 n_act=645 n_pre=629 n_req=2014 n_rd=7268 n_write=197 bw_util=0.005998
n_activity=33481 dram_eff=0.4459
bk0: 388a 2485053i bk1: 384a 2484594i bk2: 388a 2485521i bk3: 388a 2485586i bk4: 448a 2484507i bk5: 448a 2484491i bk6: 488a 2484354i bk7: 488a 2484301i bk8: 512a 2484059i bk9: 512a 2484519i bk10: 512a 2484721i bk11: 512a 2484404i bk12: 468a 2484925i bk13: 468a 2484212i bk14: 432a 2485047i bk15: 432a 2484685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.047179
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489158 n_nop=2480410 n_act=654 n_pre=638 n_req=2008 n_rd=7264 n_write=192 bw_util=0.005991
n_activity=34323 dram_eff=0.4345
bk0: 384a 2485284i bk1: 384a 2485192i bk2: 388a 2485490i bk3: 388a 2485059i bk4: 448a 2484872i bk5: 448a 2485119i bk6: 488a 2484825i bk7: 488a 2484699i bk8: 512a 2484541i bk9: 512a 2484266i bk10: 512a 2484267i bk11: 512a 2484143i bk12: 468a 2484327i bk13: 468a 2484254i bk14: 432a 2484889i bk15: 432a 2485005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0462349
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489158 n_nop=2480446 n_act=635 n_pre=619 n_req=2010 n_rd=7264 n_write=194 bw_util=0.005992
n_activity=33821 dram_eff=0.441
bk0: 384a 2484478i bk1: 384a 2485094i bk2: 388a 2484962i bk3: 388a 2484997i bk4: 448a 2484673i bk5: 448a 2484042i bk6: 488a 2484068i bk7: 488a 2484170i bk8: 512a 2484023i bk9: 512a 2483738i bk10: 512a 2484192i bk11: 512a 2484044i bk12: 468a 2484458i bk13: 468a 2484262i bk14: 432a 2484437i bk15: 432a 2484349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0564235
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489158 n_nop=2480399 n_act=660 n_pre=644 n_req=2007 n_rd=7264 n_write=191 bw_util=0.00599
n_activity=34703 dram_eff=0.4296
bk0: 384a 2485358i bk1: 384a 2485122i bk2: 388a 2485248i bk3: 388a 2485060i bk4: 448a 2485359i bk5: 448a 2485304i bk6: 488a 2485181i bk7: 488a 2484605i bk8: 512a 2484402i bk9: 512a 2484345i bk10: 512a 2484148i bk11: 512a 2484317i bk12: 468a 2484534i bk13: 468a 2484184i bk14: 432a 2484649i bk15: 432a 2484775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.048923
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489158 n_nop=2480401 n_act=659 n_pre=643 n_req=2007 n_rd=7264 n_write=191 bw_util=0.00599
n_activity=34124 dram_eff=0.4369
bk0: 384a 2485048i bk1: 384a 2484647i bk2: 388a 2484772i bk3: 388a 2484824i bk4: 448a 2485017i bk5: 448a 2484936i bk6: 488a 2485141i bk7: 488a 2484353i bk8: 512a 2484363i bk9: 512a 2484524i bk10: 512a 2484224i bk11: 512a 2484300i bk12: 464a 2484843i bk13: 464a 2484525i bk14: 436a 2485502i bk15: 436a 2484740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0488844
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489158 n_nop=2480420 n_act=649 n_pre=633 n_req=2008 n_rd=7264 n_write=192 bw_util=0.005991
n_activity=34309 dram_eff=0.4346
bk0: 384a 2485458i bk1: 384a 2484941i bk2: 388a 2485717i bk3: 388a 2485166i bk4: 448a 2484757i bk5: 448a 2484990i bk6: 488a 2484609i bk7: 488a 2484531i bk8: 512a 2484425i bk9: 512a 2484403i bk10: 512a 2484722i bk11: 512a 2484552i bk12: 464a 2484845i bk13: 464a 2484241i bk14: 436a 2485007i bk15: 436a 2484904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.042833
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489158 n_nop=2480509 n_act=600 n_pre=584 n_req=2011 n_rd=7272 n_write=193 bw_util=0.005998
n_activity=32529 dram_eff=0.459
bk0: 384a 2485045i bk1: 384a 2485329i bk2: 392a 2486142i bk3: 392a 2485616i bk4: 448a 2485486i bk5: 448a 2485559i bk6: 488a 2485221i bk7: 488a 2484516i bk8: 512a 2484433i bk9: 512a 2484351i bk10: 512a 2484370i bk11: 512a 2484302i bk12: 464a 2484147i bk13: 464a 2484381i bk14: 436a 2485002i bk15: 436a 2484910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.04832
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489158 n_nop=2480399 n_act=662 n_pre=646 n_req=2009 n_rd=7256 n_write=195 bw_util=0.005987
n_activity=34115 dram_eff=0.4368
bk0: 384a 2485564i bk1: 384a 2485194i bk2: 392a 2485130i bk3: 392a 2485532i bk4: 448a 2485182i bk5: 448a 2484753i bk6: 488a 2484750i bk7: 488a 2484645i bk8: 512a 2484909i bk9: 512a 2484645i bk10: 512a 2484721i bk11: 512a 2484635i bk12: 464a 2484863i bk13: 464a 2484465i bk14: 428a 2485326i bk15: 428a 2485111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0361319
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489158 n_nop=2480386 n_act=662 n_pre=646 n_req=2019 n_rd=7260 n_write=204 bw_util=0.005997
n_activity=35046 dram_eff=0.426
bk0: 384a 2485627i bk1: 384a 2486018i bk2: 392a 2485923i bk3: 392a 2485901i bk4: 448a 2485324i bk5: 448a 2485659i bk6: 488a 2485142i bk7: 488a 2484768i bk8: 512a 2484620i bk9: 512a 2484112i bk10: 512a 2484611i bk11: 512a 2484283i bk12: 468a 2484553i bk13: 464a 2484757i bk14: 428a 2485400i bk15: 428a 2485123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0407736
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489158 n_nop=2480443 n_act=637 n_pre=621 n_req=2009 n_rd=7264 n_write=193 bw_util=0.005992
n_activity=34505 dram_eff=0.4322
bk0: 384a 2485895i bk1: 384a 2484790i bk2: 392a 2485337i bk3: 392a 2485055i bk4: 448a 2485080i bk5: 448a 2484306i bk6: 492a 2484691i bk7: 492a 2484400i bk8: 512a 2484479i bk9: 512a 2484574i bk10: 512a 2484417i bk11: 512a 2484613i bk12: 464a 2484884i bk13: 464a 2484493i bk14: 428a 2485056i bk15: 428a 2485018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0425405
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489158 n_nop=2480394 n_act=663 n_pre=647 n_req=2006 n_rd=7264 n_write=190 bw_util=0.005989
n_activity=34856 dram_eff=0.4277
bk0: 384a 2484808i bk1: 384a 2484729i bk2: 392a 2484721i bk3: 392a 2484527i bk4: 448a 2484337i bk5: 448a 2484196i bk6: 492a 2484209i bk7: 492a 2483824i bk8: 512a 2483807i bk9: 512a 2483751i bk10: 512a 2484267i bk11: 512a 2483951i bk12: 464a 2484859i bk13: 464a 2484640i bk14: 428a 2484812i bk15: 428a 2484846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0544337

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53402, Miss = 909, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 53119, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 53109, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 53437, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[7]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 52946, Miss = 908, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 53548, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 52657, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 53362, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[12]: Access = 54360, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 53825, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[15]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 61962, Miss = 908, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3421
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864491
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.39431
	minimum = 6
	maximum = 31
Network latency average = 7.37886
	minimum = 6
	maximum = 31
Slowest packet = 2360916
Flit latency average = 6.9465
	minimum = 6
	maximum = 27
Slowest flit = 4060064
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00247097
	minimum = 0.00158467 (at node 2)
	maximum = 0.00318343 (at node 38)
Accepted packet rate average = 0.00247097
	minimum = 0.00158467 (at node 2)
	maximum = 0.00318343 (at node 38)
Injected flit rate average = 0.00376772
	minimum = 0.00170441 (at node 2)
	maximum = 0.00621897 (at node 38)
Accepted flit rate average= 0.00376772
	minimum = 0.00276086 (at node 42)
	maximum = 0.0058809 (at node 17)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.0785 (17 samples)
	minimum = 6 (17 samples)
	maximum = 372.412 (17 samples)
Network latency average = 22.4653 (17 samples)
	minimum = 6 (17 samples)
	maximum = 261.118 (17 samples)
Flit latency average = 23.6331 (17 samples)
	minimum = 6 (17 samples)
	maximum = 260.235 (17 samples)
Fragmentation average = 0.00822186 (17 samples)
	minimum = 0 (17 samples)
	maximum = 98.2941 (17 samples)
Injected packet rate average = 0.0206503 (17 samples)
	minimum = 0.0152107 (17 samples)
	maximum = 0.0454316 (17 samples)
Accepted packet rate average = 0.0206503 (17 samples)
	minimum = 0.0152107 (17 samples)
	maximum = 0.0454316 (17 samples)
Injected flit rate average = 0.0339905 (17 samples)
	minimum = 0.0189177 (17 samples)
	maximum = 0.0702719 (17 samples)
Accepted flit rate average = 0.0339905 (17 samples)
	minimum = 0.0251508 (17 samples)
	maximum = 0.0891629 (17 samples)
Injected packet size average = 1.64601 (17 samples)
Accepted packet size average = 1.64601 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 31 sec (3091 sec)
gpgpu_simulation_rate = 9083 (inst/sec)
gpgpu_simulation_rate = 1669 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1091
gpu_sim_insn = 1114172
gpu_ipc =    1021.2393
gpu_tot_sim_cycle = 5383439
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       5.4223
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 829674
gpu_stall_icnt2sh    = 2860781
partiton_reqs_in_parallel = 24002
partiton_reqs_in_parallel_total    = 28662118
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.3286
partiton_reqs_in_parallel_util = 24002
partiton_reqs_in_parallel_util_total    = 28662118
gpu_sim_cycle_parition_util = 1091
gpu_tot_sim_cycle_parition_util    = 1339505
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.3980
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     180.0114 GB/Sec
L2_BW_total  =      20.8313 GB/Sec
gpu_total_sim_rate=9425

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272482
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2210, 1819, 2151, 1866, 1836, 1690, 1839, 2210, 2025, 1916, 1834, 1698, 1934, 2235, 1951, 1920, 2184, 1636, 1865, 2071, 2285, 2087, 2177, 1851, 1882, 1985, 2138, 1875, 1889, 1858, 1896, 2135, 1181, 1177, 1438, 1154, 1491, 1304, 1284, 1464, 1313, 1166, 1320, 1365, 1233, 1774, 1201, 1385, 1581, 1453, 1404, 1362, 1761, 1150, 1393, 1683, 1434, 1087, 1453, 1524, 1558, 1119, 1390, 1277, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3278058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3230048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 43124
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3666632	W0_Idle:37670997	W0_Scoreboard:24360052	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 814 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 706 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 5383438 
mrq_lat_table:14404 	366 	511 	1423 	983 	1149 	1452 	1136 	602 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	890453 	249481 	7017 	5334 	3404 	2878 	10016 	9371 	4849 	156 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	266681 	58233 	360528 	201448 	110943 	133658 	13372 	4424 	3523 	3179 	2887 	9944 	9486 	4661 	156 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	202717 	220568 	402415 	55572 	6363 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	18133 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	896 	136 	90 	38 	21 	15 	34 	19 	13 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        16        16        15        13        15        16        12        16        16 
dram[1]:        17        16        15        16        17        11        22        18        14        18        12        14        14        11        16        16 
dram[2]:        16        16        17        15        10        11        15        10        16        16        12        12        18        12        16        16 
dram[3]:        16        16        16        15        13        12        12        12        10        16        14        16        15        12        16        17 
dram[4]:        16        16        16        15        18        10        11        14        15        20        11        18        14        12        16        16 
dram[5]:        16        16        15        15        10        15        14        12        16        18        16        12        16        12        16        11 
dram[6]:        16        16        15        15        19        19        14        16        22        14        20        20        20        17        16        16 
dram[7]:        17        16        15        14        12        15        11        12         9        18        14        14        14        18        16        16 
dram[8]:        16        16        15        14        21        10        17        13        20        14        12        14        20        17        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        12        16        14        16        16 
dram[10]:        17        16        14        14        10        11        12        16        18        26        18        12        20        16        16        16 
maximum service time to same row:
dram[0]:     83348    108483     83733     64575    227018    213477    262041    115556    127708     83418    103762    141447     32413    226900    113776     95224 
dram[1]:     63148     22359    119004    297730    117601    136203    160754     46748    239195    127300    247615     82793     47298    114551     35625     72949 
dram[2]:     25293     24660     64573    118994     99855    156071    137073    179467     84581     51640     95323    101245    238434    106749    116675     17515 
dram[3]:     23813     17886    118989    135940    109607    227144    116924    160843    225370     84582    122079    246013    101055    105481     57432    226900 
dram[4]:     83174     22124     83669     87087     45758    184566     34670    219956    274806     63019    131814    126103    108582    125758     66695     26660 
dram[5]:     25079     22348    118985    246695    240332    107588    247977    265321     88186     50049     72132    119000    233802    245757     58497    122493 
dram[6]:     83876     82938    145554     26846     70442     49221    136704    114074     66461     85138    264000    100730    132695    101362    140304    244637 
dram[7]:    118971     23419     34536     83291    181524    141784    138032    128376     80326     49143     43944     92819    101340    101384     32095     36324 
dram[8]:     87300     83793     27175     82874    114923    256402     60361     89373    189526    202711    125555    127624     32957    244154     18110    267872 
dram[9]:     22402     76088     27415     82004     82036    161615     49268     54277     76376    266458     39614    132725    131078    115018    267655    277544 
dram[10]:     72997     57374     81233     43921    116220    126904    142196    233425     84979     63215    245674    125074    112203    122613    133972    250717 
average row accesses per activate:
dram[0]:  3.730769  3.730769  3.666667  3.703704  3.200000  4.062500  2.760000  3.021739  2.440678  2.543860  2.843137  3.085106  2.791667  2.660000  4.615385  3.750000 
dram[1]:  4.041667  3.310345  2.969697  3.629630  2.866667  3.071429  2.875000  3.136364  3.000000  2.666667  2.440678  2.716981  3.022727  3.375000  3.558824  4.000000 
dram[2]:  3.692308  3.428571  3.666667  3.629630  3.583333  3.047619  2.895833  2.836735  2.735849  3.085106  3.085106  2.716981  3.828571  2.714286  3.428571  3.636364 
dram[3]:  3.692308  3.555556  3.161290  2.800000  2.782609  2.909091  3.136364  2.705882  3.130435  2.900000  2.716981  3.200000  2.851064  3.410256  2.951220  3.485714 
dram[4]:  3.555556  3.555556  3.629630  3.379310  4.000000  2.666667  2.574074  3.000000  2.561404  2.416667  2.440678  2.823529  2.808511  3.300000  4.653846  4.206897 
dram[5]:  4.800000  4.000000  3.769231  3.062500  2.909091  3.421053  3.209302  2.705882  2.880000  2.769231  2.807692  2.920000  3.000000  2.444444  3.781250  3.270270 
dram[6]:  2.823529  3.096774  3.535714  4.347826  3.486486  3.909091  3.021739  3.450000  3.512195  3.085106  3.600000  3.085106  2.693877  3.500000  3.666667  3.666667 
dram[7]:  3.880000  3.840000  2.941176  3.258065  3.047619  3.146342  2.978723  2.936170  2.654546  2.769231  3.130435  2.880000  2.808511  2.557692  2.902439  4.370370 
dram[8]:  3.310345  3.310345  3.333333  2.777778  3.000000  3.146342  3.159091  3.111111  2.666667  2.474576  2.716981  2.843137  3.021739  3.292683  4.103448  3.687500 
dram[9]:  3.692308  3.200000  3.703704  3.060606  2.976744  3.047619  3.021739  3.390244  2.589286  2.862745  3.020833  3.428571  3.219512  2.791667  3.575758  3.933333 
dram[10]:  3.129032  3.096774  3.333333  3.333333  2.723404  2.976744  2.957447  3.181818  2.589286  2.636364  3.200000  2.880000  2.808511  3.142857  4.214286  3.189189 
average row locality = 22108/7125 = 3.102877
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         3        16        18        16        17        16        17        17        17        17        16        12        12 
dram[1]:         1         0         1         1        17        17        16        16        16        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        17        16        17        17        17        17        17        16        17        16        12        12 
dram[3]:         0         0         1         1        16        16        16        16        16        17        16        16        17        16        13        14 
dram[4]:         0         0         1         1        16        16        17        16        18        17        16        16        16        16        12        13 
dram[5]:         0         0         1         1        16        18        16        16        16        16        18        18        16        16        12        12 
dram[6]:         0         0         1         2        17        17        17        16        16        17        16        17        16        17        12        12 
dram[7]:         1         0         2         3        16        17        18        16        18        16        16        16        16        17        12        11 
dram[8]:         0         0         2         2        17        17        17        18        16        18        16        17        22        19        12        11 
dram[9]:         0         0         2         3        16        16        16        16        17        18        17        16        16        18        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        17        16        16        16        16        11        11 
total reads: 2132
min_bank_accesses = 0!
chip skew: 204/190 = 1.07
average mf latency per bank:
dram[0]:      42248     39686     35580     36880     42849     40785     34206     36540     29590     30360     37104     36461     34602     36985     45995     46413
dram[1]:      42616     41819     36990     35223     45580     41566     33067     33290     29128     30521     37110     37284     34643     35330     46116     47354
dram[2]:      40054     40435     35882     38049     41147     42080     36077     32120     29787     33483     37554     35921     34942     37119     46238     47024
dram[3]:      41158     40099     36108     35957     42424     42315     35214     34183     28113     31257     37251     35334     35907     35694     46809     46036
dram[4]:      43020     39543     35826     38120     40713     39597     34347     36014     33365     30296     36936     37202     36104     37372     48144     45247
dram[5]:      40003     37514     37786     40235     42146     40171     31953     33848     29261     29960     35658     35733     36147     34549     47045     46581
dram[6]:      42953     40552     41648     38128     43236     42983     33327     32259     34477     32765     36291     37759     35150     37553     46928     46134
dram[7]:      42885     39256     38228     38863     41694     39367     32513     35939     31068     31964     37046     35500     36368     34747     46505     45885
dram[8]:      39965     40537     37210     37878     44017     45478     33257     34673     31235     31057     37363     34806     48278     34972     46151     46786
dram[9]:      38394     42417     35715     35114     40907     41538     33458     31401     30711     30995     36875     36334     34805     35806     50067     48901
dram[10]:      40811     40040     36349     37660     43954     42790     33948     32553     32258     31066     37447     36971     35244     35482     48411     49390
maximum mf latency per bank:
dram[0]:      83547    118704     83415    118728     83569     83495     51546    118419    128076     83315    128129     83318     59323    102400     59927    125130
dram[1]:      57439     43073     43663     43326    118704    118497     60019     60125     51656     51642    128049    105439     59311    123528     59781    124804
dram[2]:      44043     44052    118503    118723    118498     52920     60015     51702     51644    171978    133148    102363    112866    125302    118675     58248
dram[3]:      44353     44337    118390     43349    118718     83472     83234     83377     59815     59952    128007     59660    125339    109406     83410     78755
dram[4]:      83534     42162     83501     83444     53113     43391     97160     60122    171972     59933     83471    109439    125091    121673    125466     59817
dram[5]:      42072     41965    118610     87138     97374     53147     60108     97382     59793     59838     59500     83378    123491    124458    121157    123505
dram[6]:      83374     83530     57573     43320     53267     53239     75289     51626    184845    184846     59247    128124    133176    125254    125346     83376
dram[7]:     138302     43228     93852     87135     43432     43618     83360     97285     83436     83447     59373     72119    125338    102398     58253     58297
dram[8]:      83522     83476     43331     87058    118322     97287     60121    181972     60031     59782    128010    128096     57504    125255     58365     58338
dram[9]:      43215     83476     43370     83490     97375     83501     83445     83334     59772     83540     59211    133127    102294    109456    138099    125020
dram[10]:      83542     63901     43456     43777    118713     83479    182753     60125    118708     60090    109349    128125    115397    123553    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2491182 n_nop=2482443 n_act=645 n_pre=629 n_req=2014 n_rd=7268 n_write=197 bw_util=0.005993
n_activity=33481 dram_eff=0.4459
bk0: 388a 2487077i bk1: 384a 2486618i bk2: 388a 2487545i bk3: 388a 2487610i bk4: 448a 2486531i bk5: 448a 2486515i bk6: 488a 2486378i bk7: 488a 2486325i bk8: 512a 2486083i bk9: 512a 2486543i bk10: 512a 2486745i bk11: 512a 2486428i bk12: 468a 2486949i bk13: 468a 2486236i bk14: 432a 2487071i bk15: 432a 2486709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0471407
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2491182 n_nop=2482434 n_act=654 n_pre=638 n_req=2008 n_rd=7264 n_write=192 bw_util=0.005986
n_activity=34323 dram_eff=0.4345
bk0: 384a 2487308i bk1: 384a 2487216i bk2: 388a 2487514i bk3: 388a 2487083i bk4: 448a 2486896i bk5: 448a 2487143i bk6: 488a 2486849i bk7: 488a 2486723i bk8: 512a 2486565i bk9: 512a 2486290i bk10: 512a 2486291i bk11: 512a 2486167i bk12: 468a 2486351i bk13: 468a 2486278i bk14: 432a 2486913i bk15: 432a 2487029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0461973
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2491182 n_nop=2482470 n_act=635 n_pre=619 n_req=2010 n_rd=7264 n_write=194 bw_util=0.005988
n_activity=33821 dram_eff=0.441
bk0: 384a 2486502i bk1: 384a 2487118i bk2: 388a 2486986i bk3: 388a 2487021i bk4: 448a 2486697i bk5: 448a 2486066i bk6: 488a 2486092i bk7: 488a 2486194i bk8: 512a 2486047i bk9: 512a 2485762i bk10: 512a 2486216i bk11: 512a 2486068i bk12: 468a 2486482i bk13: 468a 2486286i bk14: 432a 2486461i bk15: 432a 2486373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0563777
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2491182 n_nop=2482423 n_act=660 n_pre=644 n_req=2007 n_rd=7264 n_write=191 bw_util=0.005985
n_activity=34703 dram_eff=0.4296
bk0: 384a 2487382i bk1: 384a 2487146i bk2: 388a 2487272i bk3: 388a 2487084i bk4: 448a 2487383i bk5: 448a 2487328i bk6: 488a 2487205i bk7: 488a 2486629i bk8: 512a 2486426i bk9: 512a 2486369i bk10: 512a 2486172i bk11: 512a 2486341i bk12: 468a 2486558i bk13: 468a 2486208i bk14: 432a 2486673i bk15: 432a 2486799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0488832
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2491182 n_nop=2482425 n_act=659 n_pre=643 n_req=2007 n_rd=7264 n_write=191 bw_util=0.005985
n_activity=34124 dram_eff=0.4369
bk0: 384a 2487072i bk1: 384a 2486671i bk2: 388a 2486796i bk3: 388a 2486848i bk4: 448a 2487041i bk5: 448a 2486960i bk6: 488a 2487165i bk7: 488a 2486377i bk8: 512a 2486387i bk9: 512a 2486548i bk10: 512a 2486248i bk11: 512a 2486324i bk12: 464a 2486867i bk13: 464a 2486549i bk14: 436a 2487526i bk15: 436a 2486764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0488447
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2491182 n_nop=2482444 n_act=649 n_pre=633 n_req=2008 n_rd=7264 n_write=192 bw_util=0.005986
n_activity=34309 dram_eff=0.4346
bk0: 384a 2487482i bk1: 384a 2486965i bk2: 388a 2487741i bk3: 388a 2487190i bk4: 448a 2486781i bk5: 448a 2487014i bk6: 488a 2486633i bk7: 488a 2486555i bk8: 512a 2486449i bk9: 512a 2486427i bk10: 512a 2486746i bk11: 512a 2486576i bk12: 464a 2486869i bk13: 464a 2486265i bk14: 436a 2487031i bk15: 436a 2486928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0427982
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2491182 n_nop=2482533 n_act=600 n_pre=584 n_req=2011 n_rd=7272 n_write=193 bw_util=0.005993
n_activity=32529 dram_eff=0.459
bk0: 384a 2487069i bk1: 384a 2487353i bk2: 392a 2488166i bk3: 392a 2487640i bk4: 448a 2487510i bk5: 448a 2487583i bk6: 488a 2487245i bk7: 488a 2486540i bk8: 512a 2486457i bk9: 512a 2486375i bk10: 512a 2486394i bk11: 512a 2486326i bk12: 464a 2486171i bk13: 464a 2486405i bk14: 436a 2487026i bk15: 436a 2486934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0482807
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2491182 n_nop=2482423 n_act=662 n_pre=646 n_req=2009 n_rd=7256 n_write=195 bw_util=0.005982
n_activity=34115 dram_eff=0.4368
bk0: 384a 2487588i bk1: 384a 2487218i bk2: 392a 2487154i bk3: 392a 2487556i bk4: 448a 2487206i bk5: 448a 2486777i bk6: 488a 2486774i bk7: 488a 2486669i bk8: 512a 2486933i bk9: 512a 2486669i bk10: 512a 2486745i bk11: 512a 2486659i bk12: 464a 2486887i bk13: 464a 2486489i bk14: 428a 2487350i bk15: 428a 2487135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0361025
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2491182 n_nop=2482410 n_act=662 n_pre=646 n_req=2019 n_rd=7260 n_write=204 bw_util=0.005992
n_activity=35046 dram_eff=0.426
bk0: 384a 2487651i bk1: 384a 2488042i bk2: 392a 2487947i bk3: 392a 2487925i bk4: 448a 2487348i bk5: 448a 2487683i bk6: 488a 2487166i bk7: 488a 2486792i bk8: 512a 2486644i bk9: 512a 2486136i bk10: 512a 2486635i bk11: 512a 2486307i bk12: 468a 2486577i bk13: 464a 2486781i bk14: 428a 2487424i bk15: 428a 2487147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0407405
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2491182 n_nop=2482467 n_act=637 n_pre=621 n_req=2009 n_rd=7264 n_write=193 bw_util=0.005987
n_activity=34505 dram_eff=0.4322
bk0: 384a 2487919i bk1: 384a 2486814i bk2: 392a 2487361i bk3: 392a 2487079i bk4: 448a 2487104i bk5: 448a 2486330i bk6: 492a 2486715i bk7: 492a 2486424i bk8: 512a 2486503i bk9: 512a 2486598i bk10: 512a 2486441i bk11: 512a 2486637i bk12: 464a 2486908i bk13: 464a 2486517i bk14: 428a 2487080i bk15: 428a 2487042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0425059
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2491182 n_nop=2482418 n_act=663 n_pre=647 n_req=2006 n_rd=7264 n_write=190 bw_util=0.005984
n_activity=34856 dram_eff=0.4277
bk0: 384a 2486832i bk1: 384a 2486753i bk2: 392a 2486745i bk3: 392a 2486551i bk4: 448a 2486361i bk5: 448a 2486220i bk6: 492a 2486233i bk7: 492a 2485848i bk8: 512a 2485831i bk9: 512a 2485775i bk10: 512a 2486291i bk11: 512a 2485975i bk12: 464a 2486883i bk13: 464a 2486664i bk14: 428a 2486836i bk15: 428a 2486870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0543894

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53495, Miss = 909, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 53212, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 53534, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[7]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 53042, Miss = 908, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 53644, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 52753, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 53459, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[12]: Access = 54454, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 53918, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[15]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 62060, Miss = 908, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3421
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.99469
	minimum = 6
	maximum = 40
Network latency average = 7.90251
	minimum = 6
	maximum = 24
Slowest packet = 2363025
Flit latency average = 7.6176
	minimum = 6
	maximum = 23
Slowest flit = 4065287
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0380183
	minimum = 0.0293578 (at node 0)
	maximum = 0.0449541 (at node 44)
Accepted packet rate average = 0.0380183
	minimum = 0.0293578 (at node 0)
	maximum = 0.0449541 (at node 44)
Injected flit rate average = 0.0570275
	minimum = 0.0293578 (at node 0)
	maximum = 0.0885321 (at node 34)
Accepted flit rate average= 0.0570275
	minimum = 0.0422018 (at node 31)
	maximum = 0.0770642 (at node 8)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.4627 (18 samples)
	minimum = 6 (18 samples)
	maximum = 353.944 (18 samples)
Network latency average = 21.6562 (18 samples)
	minimum = 6 (18 samples)
	maximum = 247.944 (18 samples)
Flit latency average = 22.7434 (18 samples)
	minimum = 6 (18 samples)
	maximum = 247.056 (18 samples)
Fragmentation average = 0.00776509 (18 samples)
	minimum = 0 (18 samples)
	maximum = 92.8333 (18 samples)
Injected packet rate average = 0.0216151 (18 samples)
	minimum = 0.0159966 (18 samples)
	maximum = 0.0454051 (18 samples)
Accepted packet rate average = 0.0216151 (18 samples)
	minimum = 0.0159966 (18 samples)
	maximum = 0.0454051 (18 samples)
Injected flit rate average = 0.0352703 (18 samples)
	minimum = 0.0194977 (18 samples)
	maximum = 0.0712863 (18 samples)
Accepted flit rate average = 0.0352703 (18 samples)
	minimum = 0.0260981 (18 samples)
	maximum = 0.0884907 (18 samples)
Injected packet size average = 1.63174 (18 samples)
Accepted packet size average = 1.63174 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 37 sec (3097 sec)
gpgpu_simulation_rate = 9425 (inst/sec)
gpgpu_simulation_rate = 1738 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 11795
gpu_sim_insn = 1245371
gpu_ipc =     105.5847
gpu_tot_sim_cycle = 5622456
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       5.4133
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 829674
gpu_stall_icnt2sh    = 2860781
partiton_reqs_in_parallel = 259490
partiton_reqs_in_parallel_total    = 28686120
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.1482
partiton_reqs_in_parallel_util = 259490
partiton_reqs_in_parallel_util_total    = 28686120
gpu_sim_cycle_parition_util = 11795
gpu_tot_sim_cycle_parition_util    = 1340596
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4033
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      16.7148 GB/Sec
L2_BW_total  =      19.9808 GB/Sec
gpu_total_sim_rate=9796

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2256, 1865, 2197, 1912, 1882, 1736, 1885, 2256, 2071, 1962, 1880, 1744, 1980, 2281, 1997, 1966, 2207, 1659, 1888, 2094, 2308, 2110, 2200, 1874, 1905, 2008, 2161, 1898, 1912, 1881, 1919, 2158, 1204, 1200, 1461, 1177, 1514, 1327, 1307, 1487, 1336, 1189, 1343, 1388, 1256, 1797, 1224, 1408, 1604, 1476, 1427, 1385, 1784, 1173, 1416, 1706, 1457, 1110, 1476, 1547, 1581, 1142, 1413, 1300, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3278058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3230048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 43124
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3672645	W0_Idle:37733617	W0_Scoreboard:24377862	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 814 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 705 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 5611822 
mrq_lat_table:14404 	366 	511 	1423 	983 	1149 	1452 	1136 	602 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	892532 	249481 	7017 	5334 	3405 	2878 	10016 	9371 	4849 	156 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	268306 	58236 	360528 	201448 	111394 	133658 	13372 	4424 	3523 	3180 	2887 	9944 	9486 	4661 	156 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	204755 	220604 	402415 	55572 	6363 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	18139 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	901 	136 	90 	39 	21 	15 	34 	19 	13 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        16        16        15        13        15        16        12        16        16 
dram[1]:        17        16        15        16        17        11        22        18        14        18        12        14        14        11        16        16 
dram[2]:        16        16        17        15        10        11        15        10        16        16        12        12        18        12        16        16 
dram[3]:        16        16        16        15        13        12        12        12        10        16        14        16        15        12        16        17 
dram[4]:        16        16        16        15        18        10        11        14        15        20        11        18        14        12        16        16 
dram[5]:        16        16        15        15        10        15        14        12        16        18        16        12        16        12        16        11 
dram[6]:        16        16        15        15        19        19        14        16        22        14        20        20        20        17        16        16 
dram[7]:        17        16        15        14        12        15        11        12         9        18        14        14        14        18        16        16 
dram[8]:        16        16        15        14        21        10        17        13        20        14        12        14        20        17        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        12        16        14        16        16 
dram[10]:        17        16        14        14        10        11        12        16        18        26        18        12        20        16        16        16 
maximum service time to same row:
dram[0]:     83348    108483     83733     64575    227018    213477    262041    115556    127708     83418    103762    141447     32413    226900    113776     95224 
dram[1]:     63148     22359    119004    297730    117601    136203    160754     46748    239195    127300    247615     82793     47298    114551     35625     72949 
dram[2]:     25293     24660     64573    118994     99855    156071    137073    179467     84581     51640     95323    101245    238434    106749    116675     17515 
dram[3]:     23813     17886    118989    135940    109607    227144    116924    160843    225370     84582    122079    246013    101055    105481     57432    226900 
dram[4]:     83174     22124     83669     87087     45758    184566     34670    219956    274806     63019    131814    126103    108582    125758     66695     26660 
dram[5]:     25079     22348    118985    246695    240332    107588    247977    265321     88186     50049     72132    119000    233802    245757     58497    122493 
dram[6]:     83876     82938    145554     26846     70442     49221    136704    114074     66461     85138    264000    100730    132695    101362    140304    244637 
dram[7]:    118971     23419     34536     83291    181524    141784    138032    128376     80326     49143     43944     92819    101340    101384     32095     36324 
dram[8]:     87300     83793     27175     82874    114923    256402     60361     89373    189526    202711    125555    127624     32957    244154     18110    267872 
dram[9]:     22402     76088     27415     82004     82036    161615     49268     54277     76376    266458     39614    132725    131078    115018    267655    277544 
dram[10]:     72997     57374     81233     43921    116220    126904    142196    233425     84979     63215    245674    125074    112203    122613    133972    250717 
average row accesses per activate:
dram[0]:  3.730769  3.730769  3.666667  3.703704  3.200000  4.062500  2.760000  3.021739  2.440678  2.543860  2.843137  3.085106  2.791667  2.660000  4.615385  3.750000 
dram[1]:  4.041667  3.310345  2.969697  3.629630  2.866667  3.071429  2.875000  3.136364  3.000000  2.666667  2.440678  2.716981  3.022727  3.375000  3.558824  4.000000 
dram[2]:  3.692308  3.428571  3.666667  3.629630  3.583333  3.047619  2.895833  2.836735  2.735849  3.085106  3.085106  2.716981  3.828571  2.714286  3.428571  3.636364 
dram[3]:  3.692308  3.555556  3.161290  2.800000  2.782609  2.909091  3.136364  2.705882  3.130435  2.900000  2.716981  3.200000  2.851064  3.410256  2.951220  3.485714 
dram[4]:  3.555556  3.555556  3.629630  3.379310  4.000000  2.666667  2.574074  3.000000  2.561404  2.416667  2.440678  2.823529  2.808511  3.300000  4.653846  4.206897 
dram[5]:  4.800000  4.000000  3.769231  3.062500  2.909091  3.421053  3.209302  2.705882  2.880000  2.769231  2.807692  2.920000  3.000000  2.444444  3.781250  3.270270 
dram[6]:  2.823529  3.096774  3.535714  4.347826  3.486486  3.909091  3.021739  3.450000  3.512195  3.085106  3.600000  3.085106  2.693877  3.500000  3.666667  3.666667 
dram[7]:  3.880000  3.840000  2.941176  3.258065  3.047619  3.146342  2.978723  2.936170  2.654546  2.769231  3.130435  2.880000  2.808511  2.557692  2.902439  4.370370 
dram[8]:  3.310345  3.310345  3.333333  2.777778  3.000000  3.146342  3.159091  3.111111  2.666667  2.474576  2.716981  2.843137  3.021739  3.292683  4.103448  3.687500 
dram[9]:  3.692308  3.200000  3.703704  3.060606  2.976744  3.047619  3.021739  3.390244  2.589286  2.862745  3.020833  3.428571  3.219512  2.791667  3.575758  3.933333 
dram[10]:  3.129032  3.096774  3.333333  3.333333  2.723404  2.976744  2.957447  3.181818  2.589286  2.636364  3.200000  2.880000  2.808511  3.142857  4.214286  3.189189 
average row locality = 22108/7125 = 3.102877
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         3        16        18        16        17        16        17        17        17        17        16        12        12 
dram[1]:         1         0         1         1        17        17        16        16        16        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        17        16        17        17        17        17        17        16        17        16        12        12 
dram[3]:         0         0         1         1        16        16        16        16        16        17        16        16        17        16        13        14 
dram[4]:         0         0         1         1        16        16        17        16        18        17        16        16        16        16        12        13 
dram[5]:         0         0         1         1        16        18        16        16        16        16        18        18        16        16        12        12 
dram[6]:         0         0         1         2        17        17        17        16        16        17        16        17        16        17        12        12 
dram[7]:         1         0         2         3        16        17        18        16        18        16        16        16        16        17        12        11 
dram[8]:         0         0         2         2        17        17        17        18        16        18        16        17        22        19        12        11 
dram[9]:         0         0         2         3        16        16        16        16        17        18        17        16        16        18        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        17        16        16        16        16        11        11 
total reads: 2132
min_bank_accesses = 0!
chip skew: 204/190 = 1.07
average mf latency per bank:
dram[0]:      42302     39735     35580     36880     42849     40785     34206     36541     29590     30360     37106     36461     34602     36985     46079     46495
dram[1]:      42670     41872     36990     35223     45582     41568     33067     33290     29128     30521     37110     37284     34643     35330     46197     47435
dram[2]:      40104     40485     35882     38049     41147     42080     36077     32120     29787     33483     37554     35921     34944     37119     46321     47105
dram[3]:      41200     40141     36108     35957     42424     42315     35214     34183     28113     31257     37253     35334     35909     35694     46890     46115
dram[4]:      43067     39587     35826     38120     40713     39599     34347     36016     33365     30296     36936     37202     36104     37372     48228     45328
dram[5]:      40048     37559     37786     40235     42146     40171     31953     33848     29261     29960     35658     35736     36147     34549     47127     46662
dram[6]:      42995     40592     41648     38128     43236     42983     33327     32259     34477     32765     36291     37759     35150     37553     47010     46214
dram[7]:      42930     39300     38228     38863     41694     39400     32513     35939     31068     31964     37046     35500     36368     34747     46588     45967
dram[8]:      40012     40581     37210     37878     44017     45478     33257     34674     31235     31057     37363     34806     48278     34972     46234     46868
dram[9]:      38440     42462     35715     35114     40907     41538     33458     31401     30711     30995     36875     36334     34805     35806     50152     48983
dram[10]:      40855     40084     36349     37660     43954     42790     33948     32553     32258     31069     37447     36972     35244     35484     48495     49472
maximum mf latency per bank:
dram[0]:      83547    118704     83415    118728     83569     83495     51546    118419    128076     83315    128129     83318     59323    102400     59927    125130
dram[1]:      57439     43073     43663     43326    118704    118497     60019     60125     51656     51642    128049    105439     59311    123528     59781    124804
dram[2]:      44043     44052    118503    118723    118498     52920     60015     51702     51644    171978    133148    102363    112866    125302    118675     58248
dram[3]:      44353     44337    118390     43349    118718     83472     83234     83377     59815     59952    128007     59660    125339    109406     83410     78755
dram[4]:      83534     42162     83501     83444     53113     43391     97160     60122    171972     59933     83471    109439    125091    121673    125466     59817
dram[5]:      42072     41965    118610     87138     97374     53147     60108     97382     59793     59838     59500     83378    123491    124458    121157    123505
dram[6]:      83374     83530     57573     43320     53267     53239     75289     51626    184845    184846     59247    128124    133176    125254    125346     83376
dram[7]:     138302     43228     93852     87135     43432     43618     83360     97285     83436     83447     59373     72119    125338    102398     58253     58297
dram[8]:      83522     83476     43331     87058    118322     97287     60121    181972     60031     59782    128010    128096     57504    125255     58365     58338
dram[9]:      43215     83476     43370     83490     97375     83501     83445     83334     59772     83540     59211    133127    102294    109456    138099    125020
dram[10]:      83542     63901     43456     43777    118713     83479    182753     60125    118708     60090    109349    128125    115397    123553    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2513082 n_nop=2504343 n_act=645 n_pre=629 n_req=2014 n_rd=7268 n_write=197 bw_util=0.005941
n_activity=33481 dram_eff=0.4459
bk0: 388a 2508977i bk1: 384a 2508518i bk2: 388a 2509445i bk3: 388a 2509510i bk4: 448a 2508431i bk5: 448a 2508415i bk6: 488a 2508278i bk7: 488a 2508225i bk8: 512a 2507983i bk9: 512a 2508443i bk10: 512a 2508645i bk11: 512a 2508328i bk12: 468a 2508849i bk13: 468a 2508136i bk14: 432a 2508971i bk15: 432a 2508609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0467299
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2513082 n_nop=2504334 n_act=654 n_pre=638 n_req=2008 n_rd=7264 n_write=192 bw_util=0.005934
n_activity=34323 dram_eff=0.4345
bk0: 384a 2509208i bk1: 384a 2509116i bk2: 388a 2509414i bk3: 388a 2508983i bk4: 448a 2508796i bk5: 448a 2509043i bk6: 488a 2508749i bk7: 488a 2508623i bk8: 512a 2508465i bk9: 512a 2508190i bk10: 512a 2508191i bk11: 512a 2508067i bk12: 468a 2508251i bk13: 468a 2508178i bk14: 432a 2508813i bk15: 432a 2508929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0457948
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2513082 n_nop=2504370 n_act=635 n_pre=619 n_req=2010 n_rd=7264 n_write=194 bw_util=0.005935
n_activity=33821 dram_eff=0.441
bk0: 384a 2508402i bk1: 384a 2509018i bk2: 388a 2508886i bk3: 388a 2508921i bk4: 448a 2508597i bk5: 448a 2507966i bk6: 488a 2507992i bk7: 488a 2508094i bk8: 512a 2507947i bk9: 512a 2507662i bk10: 512a 2508116i bk11: 512a 2507968i bk12: 468a 2508382i bk13: 468a 2508186i bk14: 432a 2508361i bk15: 432a 2508273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0558864
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2513082 n_nop=2504323 n_act=660 n_pre=644 n_req=2007 n_rd=7264 n_write=191 bw_util=0.005933
n_activity=34703 dram_eff=0.4296
bk0: 384a 2509282i bk1: 384a 2509046i bk2: 388a 2509172i bk3: 388a 2508984i bk4: 448a 2509283i bk5: 448a 2509228i bk6: 488a 2509105i bk7: 488a 2508529i bk8: 512a 2508326i bk9: 512a 2508269i bk10: 512a 2508072i bk11: 512a 2508241i bk12: 468a 2508458i bk13: 468a 2508108i bk14: 432a 2508573i bk15: 432a 2508699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0484572
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2513082 n_nop=2504325 n_act=659 n_pre=643 n_req=2007 n_rd=7264 n_write=191 bw_util=0.005933
n_activity=34124 dram_eff=0.4369
bk0: 384a 2508972i bk1: 384a 2508571i bk2: 388a 2508696i bk3: 388a 2508748i bk4: 448a 2508941i bk5: 448a 2508860i bk6: 488a 2509065i bk7: 488a 2508277i bk8: 512a 2508287i bk9: 512a 2508448i bk10: 512a 2508148i bk11: 512a 2508224i bk12: 464a 2508767i bk13: 464a 2508449i bk14: 436a 2509426i bk15: 436a 2508664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.048419
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2513082 n_nop=2504344 n_act=649 n_pre=633 n_req=2008 n_rd=7264 n_write=192 bw_util=0.005934
n_activity=34309 dram_eff=0.4346
bk0: 384a 2509382i bk1: 384a 2508865i bk2: 388a 2509641i bk3: 388a 2509090i bk4: 448a 2508681i bk5: 448a 2508914i bk6: 488a 2508533i bk7: 488a 2508455i bk8: 512a 2508349i bk9: 512a 2508327i bk10: 512a 2508646i bk11: 512a 2508476i bk12: 464a 2508769i bk13: 464a 2508165i bk14: 436a 2508931i bk15: 436a 2508828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0424252
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2513082 n_nop=2504433 n_act=600 n_pre=584 n_req=2011 n_rd=7272 n_write=193 bw_util=0.005941
n_activity=32529 dram_eff=0.459
bk0: 384a 2508969i bk1: 384a 2509253i bk2: 392a 2510066i bk3: 392a 2509540i bk4: 448a 2509410i bk5: 448a 2509483i bk6: 488a 2509145i bk7: 488a 2508440i bk8: 512a 2508357i bk9: 512a 2508275i bk10: 512a 2508294i bk11: 512a 2508226i bk12: 464a 2508071i bk13: 464a 2508305i bk14: 436a 2508926i bk15: 436a 2508834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.04786
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2513082 n_nop=2504323 n_act=662 n_pre=646 n_req=2009 n_rd=7256 n_write=195 bw_util=0.00593
n_activity=34115 dram_eff=0.4368
bk0: 384a 2509488i bk1: 384a 2509118i bk2: 392a 2509054i bk3: 392a 2509456i bk4: 448a 2509106i bk5: 448a 2508677i bk6: 488a 2508674i bk7: 488a 2508569i bk8: 512a 2508833i bk9: 512a 2508569i bk10: 512a 2508645i bk11: 512a 2508559i bk12: 464a 2508787i bk13: 464a 2508389i bk14: 428a 2509250i bk15: 428a 2509035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0357879
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2513082 n_nop=2504310 n_act=662 n_pre=646 n_req=2019 n_rd=7260 n_write=204 bw_util=0.00594
n_activity=35046 dram_eff=0.426
bk0: 384a 2509551i bk1: 384a 2509942i bk2: 392a 2509847i bk3: 392a 2509825i bk4: 448a 2509248i bk5: 448a 2509583i bk6: 488a 2509066i bk7: 488a 2508692i bk8: 512a 2508544i bk9: 512a 2508036i bk10: 512a 2508535i bk11: 512a 2508207i bk12: 468a 2508477i bk13: 464a 2508681i bk14: 428a 2509324i bk15: 428a 2509047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0403855
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2513082 n_nop=2504367 n_act=637 n_pre=621 n_req=2009 n_rd=7264 n_write=193 bw_util=0.005935
n_activity=34505 dram_eff=0.4322
bk0: 384a 2509819i bk1: 384a 2508714i bk2: 392a 2509261i bk3: 392a 2508979i bk4: 448a 2509004i bk5: 448a 2508230i bk6: 492a 2508615i bk7: 492a 2508324i bk8: 512a 2508403i bk9: 512a 2508498i bk10: 512a 2508341i bk11: 512a 2508537i bk12: 464a 2508808i bk13: 464a 2508417i bk14: 428a 2508980i bk15: 428a 2508942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0421355
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2513082 n_nop=2504318 n_act=663 n_pre=647 n_req=2006 n_rd=7264 n_write=190 bw_util=0.005932
n_activity=34856 dram_eff=0.4277
bk0: 384a 2508732i bk1: 384a 2508653i bk2: 392a 2508645i bk3: 392a 2508451i bk4: 448a 2508261i bk5: 448a 2508120i bk6: 492a 2508133i bk7: 492a 2507748i bk8: 512a 2507731i bk9: 512a 2507675i bk10: 512a 2508191i bk11: 512a 2507875i bk12: 464a 2508783i bk13: 464a 2508564i bk14: 428a 2508736i bk15: 428a 2508770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0539155

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53595, Miss = 909, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 53300, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 53629, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[7]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 53134, Miss = 908, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 53738, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 52845, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 53554, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[12]: Access = 54547, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 54010, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[15]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 62152, Miss = 908, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3421
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11562
	minimum = 6
	maximum = 23
Network latency average = 7.11322
	minimum = 6
	maximum = 22
Slowest packet = 2367420
Flit latency average = 6.72067
	minimum = 6
	maximum = 21
Slowest flit = 4069647
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00352707
	minimum = 0.00271313 (at node 3)
	maximum = 0.00423926 (at node 28)
Accepted packet rate average = 0.00352707
	minimum = 0.00271313 (at node 3)
	maximum = 0.00423926 (at node 28)
Injected flit rate average = 0.0052906
	minimum = 0.00271313 (at node 3)
	maximum = 0.00843614 (at node 28)
Accepted flit rate average= 0.0052906
	minimum = 0.00390012 (at node 35)
	maximum = 0.00754589 (at node 17)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.9708 (19 samples)
	minimum = 6 (19 samples)
	maximum = 336.526 (19 samples)
Network latency average = 20.8908 (19 samples)
	minimum = 6 (19 samples)
	maximum = 236.053 (19 samples)
Flit latency average = 21.9001 (19 samples)
	minimum = 6 (19 samples)
	maximum = 235.158 (19 samples)
Fragmentation average = 0.0073564 (19 samples)
	minimum = 0 (19 samples)
	maximum = 87.9474 (19 samples)
Injected packet rate average = 0.0206631 (19 samples)
	minimum = 0.0152975 (19 samples)
	maximum = 0.0432385 (19 samples)
Accepted packet rate average = 0.0206631 (19 samples)
	minimum = 0.0152975 (19 samples)
	maximum = 0.0432385 (19 samples)
Injected flit rate average = 0.0336925 (19 samples)
	minimum = 0.0186143 (19 samples)
	maximum = 0.0679784 (19 samples)
Accepted flit rate average = 0.0336925 (19 samples)
	minimum = 0.0249298 (19 samples)
	maximum = 0.0842305 (19 samples)
Injected packet size average = 1.63056 (19 samples)
Accepted packet size average = 1.63056 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 47 sec (3107 sec)
gpgpu_simulation_rate = 9796 (inst/sec)
gpgpu_simulation_rate = 1809 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 971
gpu_sim_insn = 1114112
gpu_ipc =    1147.3862
gpu_tot_sim_cycle = 5845577
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       5.3973
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 829674
gpu_stall_icnt2sh    = 2860784
partiton_reqs_in_parallel = 21362
partiton_reqs_in_parallel_total    = 28945610
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.9554
partiton_reqs_in_parallel_util = 21362
partiton_reqs_in_parallel_util_total    = 28945610
gpu_sim_cycle_parition_util = 971
gpu_tot_sim_cycle_parition_util    = 1352391
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4037
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     199.9152 GB/Sec
L2_BW_total  =      19.2513 GB/Sec
gpu_total_sim_rate=10131

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315594
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2298, 1907, 2239, 1954, 1924, 1778, 1927, 2298, 2113, 2004, 1922, 1786, 2022, 2323, 2039, 2008, 2228, 1680, 1909, 2115, 2329, 2131, 2221, 1895, 1926, 2029, 2182, 1919, 1933, 1902, 1940, 2179, 1225, 1221, 1482, 1198, 1535, 1348, 1328, 1508, 1357, 1210, 1364, 1409, 1277, 1818, 1245, 1429, 1625, 1497, 1448, 1406, 1805, 1194, 1437, 1727, 1478, 1131, 1497, 1568, 1602, 1163, 1434, 1321, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3278058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3230048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 43124
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3676976	W0_Idle:37736765	W0_Scoreboard:24389371	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 814 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 704 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 5611822 
mrq_lat_table:14404 	366 	511 	1423 	983 	1149 	1452 	1136 	602 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	894580 	249481 	7017 	5334 	3405 	2878 	10016 	9371 	4849 	156 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	270296 	58294 	360528 	201448 	111394 	133658 	13372 	4424 	3523 	3180 	2887 	9944 	9486 	4661 	156 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	206538 	220869 	402415 	55572 	6363 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	18139 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	902 	136 	90 	39 	21 	15 	34 	19 	13 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        10        18        12        16        16        15        13        15        16        12        16        16 
dram[1]:        17        16        15        16        17        11        22        18        14        18        12        14        14        11        16        16 
dram[2]:        16        16        17        15        10        11        15        10        16        16        12        12        18        12        16        16 
dram[3]:        16        16        16        15        13        12        12        12        10        16        14        16        15        12        16        17 
dram[4]:        16        16        16        15        18        10        11        14        15        20        11        18        14        12        16        16 
dram[5]:        16        16        15        15        10        15        14        12        16        18        16        12        16        12        16        11 
dram[6]:        16        16        15        15        19        19        14        16        22        14        20        20        20        17        16        16 
dram[7]:        17        16        15        14        12        15        11        12         9        18        14        14        14        18        16        16 
dram[8]:        16        16        15        14        21        10        17        13        20        14        12        14        20        17        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        12        16        14        16        16 
dram[10]:        17        16        14        14        10        11        12        16        18        26        18        12        20        16        16        16 
maximum service time to same row:
dram[0]:     83348    108483     83733     64575    227018    213477    262041    115556    127708     83418    103762    141447     32413    226900    113776     95224 
dram[1]:     63148     22359    119004    297730    117601    136203    160754     46748    239195    127300    247615     82793     47298    114551     35625     72949 
dram[2]:     25293     24660     64573    118994     99855    156071    137073    179467     84581     51640     95323    101245    238434    106749    116675     17515 
dram[3]:     23813     17886    118989    135940    109607    227144    116924    160843    225370     84582    122079    246013    101055    105481     57432    226900 
dram[4]:     83174     22124     83669     87087     45758    184566     34670    219956    274806     63019    131814    126103    108582    125758     66695     26660 
dram[5]:     25079     22348    118985    246695    240332    107588    247977    265321     88186     50049     72132    119000    233802    245757     58497    122493 
dram[6]:     83876     82938    145554     26846     70442     49221    136704    114074     66461     85138    264000    100730    132695    101362    140304    244637 
dram[7]:    118971     23419     34536     83291    181524    141784    138032    128376     80326     49143     43944     92819    101340    101384     32095     36324 
dram[8]:     87300     83793     27175     82874    114923    256402     60361     89373    189526    202711    125555    127624     32957    244154     18110    267872 
dram[9]:     22402     76088     27415     82004     82036    161615     49268     54277     76376    266458     39614    132725    131078    115018    267655    277544 
dram[10]:     72997     57374     81233     43921    116220    126904    142196    233425     84979     63215    245674    125074    112203    122613    133972    250717 
average row accesses per activate:
dram[0]:  3.730769  3.730769  3.666667  3.703704  3.200000  4.062500  2.760000  3.021739  2.440678  2.543860  2.843137  3.085106  2.791667  2.660000  4.615385  3.750000 
dram[1]:  4.041667  3.310345  2.969697  3.629630  2.866667  3.071429  2.875000  3.136364  3.000000  2.666667  2.440678  2.716981  3.022727  3.375000  3.558824  4.000000 
dram[2]:  3.692308  3.428571  3.666667  3.629630  3.583333  3.047619  2.895833  2.836735  2.735849  3.085106  3.085106  2.716981  3.828571  2.714286  3.428571  3.636364 
dram[3]:  3.692308  3.555556  3.161290  2.800000  2.782609  2.909091  3.136364  2.705882  3.130435  2.900000  2.716981  3.200000  2.851064  3.410256  2.951220  3.485714 
dram[4]:  3.555556  3.555556  3.629630  3.379310  4.000000  2.666667  2.574074  3.000000  2.561404  2.416667  2.440678  2.823529  2.808511  3.300000  4.653846  4.206897 
dram[5]:  4.800000  4.000000  3.769231  3.062500  2.909091  3.421053  3.209302  2.705882  2.880000  2.769231  2.807692  2.920000  3.000000  2.444444  3.781250  3.270270 
dram[6]:  2.823529  3.096774  3.535714  4.347826  3.486486  3.909091  3.021739  3.450000  3.512195  3.085106  3.600000  3.085106  2.693877  3.500000  3.666667  3.666667 
dram[7]:  3.880000  3.840000  2.941176  3.258065  3.047619  3.146342  2.978723  2.936170  2.654546  2.769231  3.130435  2.880000  2.808511  2.557692  2.902439  4.370370 
dram[8]:  3.310345  3.310345  3.333333  2.777778  3.000000  3.146342  3.159091  3.111111  2.666667  2.474576  2.716981  2.843137  3.021739  3.292683  4.103448  3.687500 
dram[9]:  3.692308  3.200000  3.703704  3.060606  2.976744  3.047619  3.021739  3.390244  2.589286  2.862745  3.020833  3.428571  3.219512  2.791667  3.575758  3.933333 
dram[10]:  3.129032  3.096774  3.333333  3.333333  2.723404  2.976744  2.957447  3.181818  2.589286  2.636364  3.200000  2.880000  2.808511  3.142857  4.214286  3.189189 
average row locality = 22108/7125 = 3.102877
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         3        16        18        16        17        16        17        17        17        17        16        12        12 
dram[1]:         1         0         1         1        17        17        16        16        16        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        17        16        17        17        17        17        17        16        17        16        12        12 
dram[3]:         0         0         1         1        16        16        16        16        16        17        16        16        17        16        13        14 
dram[4]:         0         0         1         1        16        16        17        16        18        17        16        16        16        16        12        13 
dram[5]:         0         0         1         1        16        18        16        16        16        16        18        18        16        16        12        12 
dram[6]:         0         0         1         2        17        17        17        16        16        17        16        17        16        17        12        12 
dram[7]:         1         0         2         3        16        17        18        16        18        16        16        16        16        17        12        11 
dram[8]:         0         0         2         2        17        17        17        18        16        18        16        17        22        19        12        11 
dram[9]:         0         0         2         3        16        16        16        16        17        18        17        16        16        18        11        11 
dram[10]:         1         0         2         2        16        16        16        17        17        17        16        16        16        16        11        11 
total reads: 2132
min_bank_accesses = 0!
chip skew: 204/190 = 1.07
average mf latency per bank:
dram[0]:      42346     39779     35660     36959     42849     40785     34206     36541     29590     30360     37106     36461     34602     36985     46079     46495
dram[1]:      42714     41916     37071     35304     45582     41568     33067     33290     29128     30521     37110     37284     34643     35330     46197     47435
dram[2]:      40148     40529     35962     38130     41147     42080     36077     32120     29787     33483     37554     35921     34944     37119     46321     47105
dram[3]:      41251     40191     36189     36038     42424     42315     35214     34183     28113     31257     37253     35334     35909     35694     46890     46115
dram[4]:      43117     39637     35906     38201     40713     39599     34347     36016     33365     30296     36936     37202     36104     37372     48228     45328
dram[5]:      40097     37608     37867     40316     42146     40171     31953     33848     29261     29960     35658     35736     36147     34549     47127     46662
dram[6]:      43045     40641     41723     38202     43236     42983     33327     32259     34477     32765     36291     37759     35150     37553     47010     46214
dram[7]:      42980     39349     38302     38937     41694     39400     32513     35939     31068     31964     37046     35500     36368     34747     46588     45967
dram[8]:      40061     40631     37284     37952     44017     45478     33257     34674     31235     31057     37363     34806     48278     34972     46234     46868
dram[9]:      38490     42512     35789     35187     40907     41538     33458     31401     30711     30995     36875     36334     34805     35806     50152     48983
dram[10]:      40905     40134     36423     37734     43954     42790     33948     32553     32258     31069     37447     36972     35244     35484     48495     49472
maximum mf latency per bank:
dram[0]:      83547    118704     83415    118728     83569     83495     51546    118419    128076     83315    128129     83318     59323    102400     59927    125130
dram[1]:      57439     43073     43663     43326    118704    118497     60019     60125     51656     51642    128049    105439     59311    123528     59781    124804
dram[2]:      44043     44052    118503    118723    118498     52920     60015     51702     51644    171978    133148    102363    112866    125302    118675     58248
dram[3]:      44353     44337    118390     43349    118718     83472     83234     83377     59815     59952    128007     59660    125339    109406     83410     78755
dram[4]:      83534     42162     83501     83444     53113     43391     97160     60122    171972     59933     83471    109439    125091    121673    125466     59817
dram[5]:      42072     41965    118610     87138     97374     53147     60108     97382     59793     59838     59500     83378    123491    124458    121157    123505
dram[6]:      83374     83530     57573     43320     53267     53239     75289     51626    184845    184846     59247    128124    133176    125254    125346     83376
dram[7]:     138302     43228     93852     87135     43432     43618     83360     97285     83436     83447     59373     72119    125338    102398     58253     58297
dram[8]:      83522     83476     43331     87058    118322     97287     60121    181972     60031     59782    128010    128096     57504    125255     58365     58338
dram[9]:      43215     83476     43370     83490     97375     83501     83445     83334     59772     83540     59211    133127    102294    109456    138099    125020
dram[10]:      83542     63901     43456     43777    118713     83479    182753     60125    118708     60090    109349    128125    115397    123553    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2514884 n_nop=2506145 n_act=645 n_pre=629 n_req=2014 n_rd=7268 n_write=197 bw_util=0.005937
n_activity=33481 dram_eff=0.4459
bk0: 388a 2510779i bk1: 384a 2510320i bk2: 388a 2511247i bk3: 388a 2511312i bk4: 448a 2510233i bk5: 448a 2510217i bk6: 488a 2510080i bk7: 488a 2510027i bk8: 512a 2509785i bk9: 512a 2510245i bk10: 512a 2510447i bk11: 512a 2510130i bk12: 468a 2510651i bk13: 468a 2509938i bk14: 432a 2510773i bk15: 432a 2510411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0466964
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2514884 n_nop=2506136 n_act=654 n_pre=638 n_req=2008 n_rd=7264 n_write=192 bw_util=0.005929
n_activity=34323 dram_eff=0.4345
bk0: 384a 2511010i bk1: 384a 2510918i bk2: 388a 2511216i bk3: 388a 2510785i bk4: 448a 2510598i bk5: 448a 2510845i bk6: 488a 2510551i bk7: 488a 2510425i bk8: 512a 2510267i bk9: 512a 2509992i bk10: 512a 2509993i bk11: 512a 2509869i bk12: 468a 2510053i bk13: 468a 2509980i bk14: 432a 2510615i bk15: 432a 2510731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.045762
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2514884 n_nop=2506172 n_act=635 n_pre=619 n_req=2010 n_rd=7264 n_write=194 bw_util=0.005931
n_activity=33821 dram_eff=0.441
bk0: 384a 2510204i bk1: 384a 2510820i bk2: 388a 2510688i bk3: 388a 2510723i bk4: 448a 2510399i bk5: 448a 2509768i bk6: 488a 2509794i bk7: 488a 2509896i bk8: 512a 2509749i bk9: 512a 2509464i bk10: 512a 2509918i bk11: 512a 2509770i bk12: 468a 2510184i bk13: 468a 2509988i bk14: 432a 2510163i bk15: 432a 2510075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0558463
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2514884 n_nop=2506125 n_act=660 n_pre=644 n_req=2007 n_rd=7264 n_write=191 bw_util=0.005929
n_activity=34703 dram_eff=0.4296
bk0: 384a 2511084i bk1: 384a 2510848i bk2: 388a 2510974i bk3: 388a 2510786i bk4: 448a 2511085i bk5: 448a 2511030i bk6: 488a 2510907i bk7: 488a 2510331i bk8: 512a 2510128i bk9: 512a 2510071i bk10: 512a 2509874i bk11: 512a 2510043i bk12: 468a 2510260i bk13: 468a 2509910i bk14: 432a 2510375i bk15: 432a 2510501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0484225
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2514884 n_nop=2506127 n_act=659 n_pre=643 n_req=2007 n_rd=7264 n_write=191 bw_util=0.005929
n_activity=34124 dram_eff=0.4369
bk0: 384a 2510774i bk1: 384a 2510373i bk2: 388a 2510498i bk3: 388a 2510550i bk4: 448a 2510743i bk5: 448a 2510662i bk6: 488a 2510867i bk7: 488a 2510079i bk8: 512a 2510089i bk9: 512a 2510250i bk10: 512a 2509950i bk11: 512a 2510026i bk12: 464a 2510569i bk13: 464a 2510251i bk14: 436a 2511228i bk15: 436a 2510466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0483843
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2514884 n_nop=2506146 n_act=649 n_pre=633 n_req=2008 n_rd=7264 n_write=192 bw_util=0.005929
n_activity=34309 dram_eff=0.4346
bk0: 384a 2511184i bk1: 384a 2510667i bk2: 388a 2511443i bk3: 388a 2510892i bk4: 448a 2510483i bk5: 448a 2510716i bk6: 488a 2510335i bk7: 488a 2510257i bk8: 512a 2510151i bk9: 512a 2510129i bk10: 512a 2510448i bk11: 512a 2510278i bk12: 464a 2510571i bk13: 464a 2509967i bk14: 436a 2510733i bk15: 436a 2510630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0423948
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2514884 n_nop=2506235 n_act=600 n_pre=584 n_req=2011 n_rd=7272 n_write=193 bw_util=0.005937
n_activity=32529 dram_eff=0.459
bk0: 384a 2510771i bk1: 384a 2511055i bk2: 392a 2511868i bk3: 392a 2511342i bk4: 448a 2511212i bk5: 448a 2511285i bk6: 488a 2510947i bk7: 488a 2510242i bk8: 512a 2510159i bk9: 512a 2510077i bk10: 512a 2510096i bk11: 512a 2510028i bk12: 464a 2509873i bk13: 464a 2510107i bk14: 436a 2510728i bk15: 436a 2510636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0478257
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2514884 n_nop=2506125 n_act=662 n_pre=646 n_req=2009 n_rd=7256 n_write=195 bw_util=0.005926
n_activity=34115 dram_eff=0.4368
bk0: 384a 2511290i bk1: 384a 2510920i bk2: 392a 2510856i bk3: 392a 2511258i bk4: 448a 2510908i bk5: 448a 2510479i bk6: 488a 2510476i bk7: 488a 2510371i bk8: 512a 2510635i bk9: 512a 2510371i bk10: 512a 2510447i bk11: 512a 2510361i bk12: 464a 2510589i bk13: 464a 2510191i bk14: 428a 2511052i bk15: 428a 2510837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0357623
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2514884 n_nop=2506112 n_act=662 n_pre=646 n_req=2019 n_rd=7260 n_write=204 bw_util=0.005936
n_activity=35046 dram_eff=0.426
bk0: 384a 2511353i bk1: 384a 2511744i bk2: 392a 2511649i bk3: 392a 2511627i bk4: 448a 2511050i bk5: 448a 2511385i bk6: 488a 2510868i bk7: 488a 2510494i bk8: 512a 2510346i bk9: 512a 2509838i bk10: 512a 2510337i bk11: 512a 2510009i bk12: 468a 2510279i bk13: 464a 2510483i bk14: 428a 2511126i bk15: 428a 2510849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0403565
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2514884 n_nop=2506169 n_act=637 n_pre=621 n_req=2009 n_rd=7264 n_write=193 bw_util=0.00593
n_activity=34505 dram_eff=0.4322
bk0: 384a 2511621i bk1: 384a 2510516i bk2: 392a 2511063i bk3: 392a 2510781i bk4: 448a 2510806i bk5: 448a 2510032i bk6: 492a 2510417i bk7: 492a 2510126i bk8: 512a 2510205i bk9: 512a 2510300i bk10: 512a 2510143i bk11: 512a 2510339i bk12: 464a 2510610i bk13: 464a 2510219i bk14: 428a 2510782i bk15: 428a 2510744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0421053
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2514884 n_nop=2506120 n_act=663 n_pre=647 n_req=2006 n_rd=7264 n_write=190 bw_util=0.005928
n_activity=34856 dram_eff=0.4277
bk0: 384a 2510534i bk1: 384a 2510455i bk2: 392a 2510447i bk3: 392a 2510253i bk4: 448a 2510063i bk5: 448a 2509922i bk6: 492a 2509935i bk7: 492a 2509550i bk8: 512a 2509533i bk9: 512a 2509477i bk10: 512a 2509993i bk11: 512a 2509677i bk12: 464a 2510585i bk13: 464a 2510366i bk14: 428a 2510538i bk15: 428a 2510572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0538768

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53687, Miss = 909, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 53402, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 53392, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 53725, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[7]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 53230, Miss = 908, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 53834, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 52941, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 53650, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[12]: Access = 54639, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 54102, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[15]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 62244, Miss = 908, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3421
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.47656
	minimum = 6
	maximum = 28
Network latency average = 8.37695
	minimum = 6
	maximum = 26
Slowest packet = 2371285
Flit latency average = 8.11328
	minimum = 6
	maximum = 25
Slowest flit = 4078771
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0422268
	minimum = 0.0329897 (at node 2)
	maximum = 0.0494845 (at node 34)
Accepted packet rate average = 0.0422268
	minimum = 0.0329897 (at node 2)
	maximum = 0.0494845 (at node 34)
Injected flit rate average = 0.0633402
	minimum = 0.0329897 (at node 2)
	maximum = 0.0989691 (at node 34)
Accepted flit rate average= 0.0633402
	minimum = 0.0474227 (at node 28)
	maximum = 0.0824742 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.696 (20 samples)
	minimum = 6 (20 samples)
	maximum = 321.1 (20 samples)
Network latency average = 20.2651 (20 samples)
	minimum = 6 (20 samples)
	maximum = 225.55 (20 samples)
Flit latency average = 21.2107 (20 samples)
	minimum = 6 (20 samples)
	maximum = 224.65 (20 samples)
Fragmentation average = 0.00698858 (20 samples)
	minimum = 0 (20 samples)
	maximum = 83.55 (20 samples)
Injected packet rate average = 0.0217413 (20 samples)
	minimum = 0.0161821 (20 samples)
	maximum = 0.0435508 (20 samples)
Accepted packet rate average = 0.0217413 (20 samples)
	minimum = 0.0161821 (20 samples)
	maximum = 0.0435508 (20 samples)
Injected flit rate average = 0.0351748 (20 samples)
	minimum = 0.0193331 (20 samples)
	maximum = 0.069528 (20 samples)
Accepted flit rate average = 0.0351748 (20 samples)
	minimum = 0.0260545 (20 samples)
	maximum = 0.0841426 (20 samples)
Injected packet size average = 1.61788 (20 samples)
Accepted packet size average = 1.61788 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 54 sec (3114 sec)
gpgpu_simulation_rate = 10131 (inst/sec)
gpgpu_simulation_rate = 1877 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 49422 Tlb_hit: 46946 Tlb_miss: 2476 Tlb_hit_rate: 0.949901
Shader1: Tlb_access: 43403 Tlb_hit: 41142 Tlb_miss: 2261 Tlb_hit_rate: 0.947907
Shader2: Tlb_access: 44558 Tlb_hit: 42238 Tlb_miss: 2320 Tlb_hit_rate: 0.947933
Shader3: Tlb_access: 39457 Tlb_hit: 37262 Tlb_miss: 2195 Tlb_hit_rate: 0.944370
Shader4: Tlb_access: 43629 Tlb_hit: 41276 Tlb_miss: 2353 Tlb_hit_rate: 0.946068
Shader5: Tlb_access: 45255 Tlb_hit: 42901 Tlb_miss: 2354 Tlb_hit_rate: 0.947984
Shader6: Tlb_access: 41554 Tlb_hit: 39241 Tlb_miss: 2313 Tlb_hit_rate: 0.944337
Shader7: Tlb_access: 42658 Tlb_hit: 40297 Tlb_miss: 2361 Tlb_hit_rate: 0.944653
Shader8: Tlb_access: 41641 Tlb_hit: 39321 Tlb_miss: 2320 Tlb_hit_rate: 0.944286
Shader9: Tlb_access: 42475 Tlb_hit: 40087 Tlb_miss: 2388 Tlb_hit_rate: 0.943779
Shader10: Tlb_access: 40981 Tlb_hit: 38518 Tlb_miss: 2463 Tlb_hit_rate: 0.939899
Shader11: Tlb_access: 40711 Tlb_hit: 38351 Tlb_miss: 2360 Tlb_hit_rate: 0.942030
Shader12: Tlb_access: 43786 Tlb_hit: 41303 Tlb_miss: 2483 Tlb_hit_rate: 0.943292
Shader13: Tlb_access: 40074 Tlb_hit: 37669 Tlb_miss: 2405 Tlb_hit_rate: 0.939986
Shader14: Tlb_access: 38535 Tlb_hit: 36264 Tlb_miss: 2271 Tlb_hit_rate: 0.941067
Shader15: Tlb_access: 37619 Tlb_hit: 35312 Tlb_miss: 2307 Tlb_hit_rate: 0.938675
Shader16: Tlb_access: 42535 Tlb_hit: 40141 Tlb_miss: 2394 Tlb_hit_rate: 0.943717
Shader17: Tlb_access: 38252 Tlb_hit: 35883 Tlb_miss: 2369 Tlb_hit_rate: 0.938069
Shader18: Tlb_access: 37855 Tlb_hit: 35636 Tlb_miss: 2219 Tlb_hit_rate: 0.941382
Shader19: Tlb_access: 38902 Tlb_hit: 36623 Tlb_miss: 2279 Tlb_hit_rate: 0.941417
Shader20: Tlb_access: 39192 Tlb_hit: 36920 Tlb_miss: 2272 Tlb_hit_rate: 0.942029
Shader21: Tlb_access: 42581 Tlb_hit: 40188 Tlb_miss: 2393 Tlb_hit_rate: 0.943801
Shader22: Tlb_access: 41617 Tlb_hit: 39381 Tlb_miss: 2236 Tlb_hit_rate: 0.946272
Shader23: Tlb_access: 42297 Tlb_hit: 40065 Tlb_miss: 2232 Tlb_hit_rate: 0.947230
Shader24: Tlb_access: 41705 Tlb_hit: 39378 Tlb_miss: 2327 Tlb_hit_rate: 0.944203
Shader25: Tlb_access: 42224 Tlb_hit: 39890 Tlb_miss: 2334 Tlb_hit_rate: 0.944723
Shader26: Tlb_access: 45955 Tlb_hit: 43488 Tlb_miss: 2467 Tlb_hit_rate: 0.946317
Shader27: Tlb_access: 49854 Tlb_hit: 47323 Tlb_miss: 2531 Tlb_hit_rate: 0.949232
Tlb_tot_access: 1178727 Tlb_tot_hit: 1113044, Tlb_tot_miss: 65683, Tlb_tot_hit_rate: 0.944276
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 281 Tlb_invalidate: 271 Tlb_evict: 0 Tlb_page_evict: 271
Shader1: Tlb_validate: 287 Tlb_invalidate: 277 Tlb_evict: 0 Tlb_page_evict: 277
Shader2: Tlb_validate: 290 Tlb_invalidate: 278 Tlb_evict: 0 Tlb_page_evict: 278
Shader3: Tlb_validate: 276 Tlb_invalidate: 266 Tlb_evict: 0 Tlb_page_evict: 266
Shader4: Tlb_validate: 278 Tlb_invalidate: 269 Tlb_evict: 0 Tlb_page_evict: 269
Shader5: Tlb_validate: 281 Tlb_invalidate: 271 Tlb_evict: 0 Tlb_page_evict: 271
Shader6: Tlb_validate: 282 Tlb_invalidate: 271 Tlb_evict: 0 Tlb_page_evict: 271
Shader7: Tlb_validate: 288 Tlb_invalidate: 277 Tlb_evict: 0 Tlb_page_evict: 277
Shader8: Tlb_validate: 280 Tlb_invalidate: 269 Tlb_evict: 0 Tlb_page_evict: 269
Shader9: Tlb_validate: 281 Tlb_invalidate: 273 Tlb_evict: 0 Tlb_page_evict: 273
Shader10: Tlb_validate: 287 Tlb_invalidate: 270 Tlb_evict: 0 Tlb_page_evict: 270
Shader11: Tlb_validate: 289 Tlb_invalidate: 268 Tlb_evict: 0 Tlb_page_evict: 268
Shader12: Tlb_validate: 294 Tlb_invalidate: 271 Tlb_evict: 0 Tlb_page_evict: 271
Shader13: Tlb_validate: 273 Tlb_invalidate: 248 Tlb_evict: 0 Tlb_page_evict: 248
Shader14: Tlb_validate: 281 Tlb_invalidate: 254 Tlb_evict: 0 Tlb_page_evict: 254
Shader15: Tlb_validate: 274 Tlb_invalidate: 245 Tlb_evict: 0 Tlb_page_evict: 245
Shader16: Tlb_validate: 303 Tlb_invalidate: 276 Tlb_evict: 0 Tlb_page_evict: 276
Shader17: Tlb_validate: 282 Tlb_invalidate: 253 Tlb_evict: 0 Tlb_page_evict: 253
Shader18: Tlb_validate: 274 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Shader19: Tlb_validate: 288 Tlb_invalidate: 263 Tlb_evict: 0 Tlb_page_evict: 263
Shader20: Tlb_validate: 284 Tlb_invalidate: 262 Tlb_evict: 0 Tlb_page_evict: 262
Shader21: Tlb_validate: 285 Tlb_invalidate: 262 Tlb_evict: 0 Tlb_page_evict: 262
Shader22: Tlb_validate: 283 Tlb_invalidate: 263 Tlb_evict: 0 Tlb_page_evict: 263
Shader23: Tlb_validate: 288 Tlb_invalidate: 271 Tlb_evict: 0 Tlb_page_evict: 271
Shader24: Tlb_validate: 282 Tlb_invalidate: 267 Tlb_evict: 0 Tlb_page_evict: 267
Shader25: Tlb_validate: 283 Tlb_invalidate: 267 Tlb_evict: 0 Tlb_page_evict: 267
Shader26: Tlb_validate: 290 Tlb_invalidate: 276 Tlb_evict: 0 Tlb_page_evict: 276
Shader27: Tlb_validate: 293 Tlb_invalidate: 277 Tlb_evict: 0 Tlb_page_evict: 277
Tlb_tot_valiate: 7957 Tlb_invalidate: 7462, Tlb_tot_evict: 0, Tlb_tot_evict page: 7462
========================================TLB statistics(thrashing)==============================
Shader0: Page: 524887 Trashed: 1 | Page: 524903 Trashed: 1 | Page: 524915 Trashed: 1 | Page: 524971 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 5 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 5 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 5 | Page: 525012 Trashed: 1 | Page: 525149 Trashed: 1 | Page: 525184 Trashed: 1 | Page: 525269 Trashed: 1 | Total 57
Shader1: Page: 524876 Trashed: 1 | Page: 524888 Trashed: 1 | Page: 524916 Trashed: 1 | Page: 524960 Trashed: 2 | Page: 524972 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524999 Trashed: 5 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 4 | Page: 525006 Trashed: 5 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 6 | Page: 525067 Trashed: 1 | Page: 525102 Trashed: 1 | Page: 525103 Trashed: 1 | Page: 525186 Trashed: 1 | Page: 525188 Trashed: 1 | Page: 525270 Trashed: 1 | Page: 525271 Trashed: 1 | Page: 525273 Trashed: 1 | Page: 525318 Trashed: 1 | Page: 525616 Trashed: 1 | Page: 525619 Trashed: 1 | Total 65
Shader2: Page: 524889 Trashed: 1 | Page: 524917 Trashed: 1 | Page: 524933 Trashed: 1 | Page: 524973 Trashed: 1 | Page: 524989 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 1 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 4 | Page: 525105 Trashed: 1 | Page: 525106 Trashed: 1 | Page: 525189 Trashed: 1 | Page: 525190 Trashed: 1 | Page: 525191 Trashed: 1 | Page: 525238 Trashed: 1 | Page: 525273 Trashed: 1 | Page: 525275 Trashed: 1 | Page: 525405 Trashed: 1 | Page: 525406 Trashed: 1 | Page: 525407 Trashed: 1 | Page: 525408 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525608 Trashed: 1 | Page: 525613 Trashed: 1 | Page: 525617 Trashed: 1 | Page: 525618 Trashed: 1 | Total 68
Shader3: Page: 524890 Trashed: 1 | Page: 524918 Trashed: 1 | Page: 524974 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 1 | Page: 525003 Trashed: 5 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 1 | Page: 525010 Trashed: 5 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 2 | Page: 525108 Trashed: 1 | Page: 525109 Trashed: 1 | Page: 525193 Trashed: 1 | Page: 525277 Trashed: 1 | Page: 525278 Trashed: 1 | Page: 525614 Trashed: 1 | Page: 525616 Trashed: 1 | Total 57
Shader4: Page: 524891 Trashed: 1 | Page: 524919 Trashed: 1 | Page: 524975 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 1 | Page: 525003 Trashed: 5 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 1 | Page: 525010 Trashed: 5 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525112 Trashed: 1 | Page: 525196 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525609 Trashed: 1 | Page: 525613 Trashed: 1 | Page: 525620 Trashed: 1 | Total 58
Shader5: Page: 524880 Trashed: 1 | Page: 524892 Trashed: 1 | Page: 524920 Trashed: 1 | Page: 524964 Trashed: 2 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 4 | Page: 525003 Trashed: 5 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 4 | Page: 525010 Trashed: 5 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525080 Trashed: 2 | Page: 525116 Trashed: 1 | Page: 525198 Trashed: 1 | Page: 525199 Trashed: 1 | Page: 525283 Trashed: 1 | Page: 525284 Trashed: 1 | Page: 525331 Trashed: 1 | Page: 525608 Trashed: 1 | Total 61
Shader6: Page: 524921 Trashed: 1 | Page: 524949 Trashed: 2 | Page: 524977 Trashed: 1 | Page: 524982 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 4 | Page: 525203 Trashed: 1 | Page: 525285 Trashed: 1 | Page: 525287 Trashed: 1 | Page: 525288 Trashed: 1 | Page: 525369 Trashed: 1 | Total 59
Shader7: Page: 524882 Trashed: 1 | Page: 524894 Trashed: 1 | Page: 524922 Trashed: 1 | Page: 524950 Trashed: 2 | Page: 524978 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 1 | Page: 525000 Trashed: 5 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 5 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 4 | Page: 525060 Trashed: 1 | Page: 525085 Trashed: 2 | Page: 525121 Trashed: 1 | Page: 525204 Trashed: 1 | Page: 525288 Trashed: 1 | Page: 525290 Trashed: 1 | Page: 525372 Trashed: 1 | Page: 525374 Trashed: 1 | Total 65
Shader8: Page: 524883 Trashed: 1 | Page: 524895 Trashed: 1 | Page: 524923 Trashed: 1 | Page: 524939 Trashed: 1 | Page: 524951 Trashed: 2 | Page: 524979 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 1 | Page: 525000 Trashed: 5 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 5 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525087 Trashed: 2 | Page: 525124 Trashed: 1 | Page: 525255 Trashed: 1 | Page: 525292 Trashed: 1 | Page: 525376 Trashed: 1 | Page: 525613 Trashed: 1 | Total 64
Shader9: Page: 524896 Trashed: 1 | Page: 524924 Trashed: 1 | Page: 524952 Trashed: 2 | Page: 524980 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 1 | Page: 525000 Trashed: 5 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 4 | Page: 525007 Trashed: 5 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 5 | Page: 525128 Trashed: 1 | Page: 525295 Trashed: 1 | Page: 525378 Trashed: 1 | Page: 525379 Trashed: 1 | Page: 525380 Trashed: 1 | Page: 525608 Trashed: 1 | Total 62
Shader10: Page: 524869 Trashed: 1 | Page: 524897 Trashed: 1 | Page: 524925 Trashed: 1 | Page: 524953 Trashed: 2 | Page: 524969 Trashed: 2 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 3 | Page: 525045 Trashed: 1 | Page: 525046 Trashed: 1 | Page: 525047 Trashed: 1 | Page: 525129 Trashed: 1 | Page: 525141 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525143 Trashed: 1 | Page: 525297 Trashed: 1 | Page: 525298 Trashed: 1 | Page: 525346 Trashed: 1 | Page: 525605 Trashed: 1 | Page: 525616 Trashed: 1 | Total 68
Shader11: Page: 524870 Trashed: 1 | Page: 524898 Trashed: 1 | Page: 524954 Trashed: 2 | Page: 524997 Trashed: 5 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 1 | Page: 525004 Trashed: 5 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 2 | Page: 525049 Trashed: 1 | Page: 525132 Trashed: 1 | Page: 525133 Trashed: 1 | Page: 525134 Trashed: 1 | Page: 525143 Trashed: 1 | Page: 525144 Trashed: 1 | Page: 525145 Trashed: 1 | Page: 525146 Trashed: 1 | Page: 525300 Trashed: 1 | Total 64
Shader12: Page: 524871 Trashed: 1 | Page: 524899 Trashed: 1 | Page: 524915 Trashed: 1 | Page: 524927 Trashed: 1 | Page: 524955 Trashed: 2 | Page: 524971 Trashed: 2 | Page: 524987 Trashed: 1 | Page: 524997 Trashed: 5 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 1 | Page: 525004 Trashed: 5 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 1 | Page: 525053 Trashed: 1 | Page: 525134 Trashed: 1 | Page: 525135 Trashed: 1 | Page: 525136 Trashed: 1 | Page: 525183 Trashed: 1 | Page: 525185 Trashed: 1 | Page: 525221 Trashed: 1 | Page: 525399 Trashed: 1 | Page: 525400 Trashed: 1 | Page: 525401 Trashed: 1 | Page: 525402 Trashed: 1 | Page: 525609 Trashed: 1 | Page: 525611 Trashed: 1 | Page: 525612 Trashed: 1 | Page: 525617 Trashed: 1 | Page: 525619 Trashed: 1 | Total 74
Shader13: Page: 524872 Trashed: 1 | Page: 524888 Trashed: 1 | Page: 524900 Trashed: 1 | Page: 524997 Trashed: 5 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525004 Trashed: 5 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 4 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525055 Trashed: 1 | Page: 525102 Trashed: 1 | Page: 525139 Trashed: 1 | Page: 525605 Trashed: 1 | Page: 525606 Trashed: 1 | Total 55
Shader14: Page: 524873 Trashed: 1 | Page: 524917 Trashed: 2 | Page: 524957 Trashed: 2 | Page: 524981 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 4 | Page: 525057 Trashed: 1 | Page: 525189 Trashed: 1 | Page: 525191 Trashed: 1 | Total 59
Shader15: Page: 524874 Trashed: 1 | Page: 524930 Trashed: 1 | Page: 524958 Trashed: 2 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 5 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 1 | Page: 525008 Trashed: 5 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 2 | Page: 525062 Trashed: 1 | Page: 525228 Trashed: 1 | Page: 525399 Trashed: 1 | Total 58
Shader16: Page: 524875 Trashed: 1 | Page: 524919 Trashed: 2 | Page: 524931 Trashed: 1 | Page: 524947 Trashed: 1 | Page: 524959 Trashed: 2 | Page: 524975 Trashed: 2 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 5 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 3 | Page: 525008 Trashed: 5 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 5 | Page: 525012 Trashed: 2 | Page: 525063 Trashed: 1 | Page: 525064 Trashed: 1 | Page: 525195 Trashed: 1 | Page: 525232 Trashed: 1 | Page: 525233 Trashed: 1 | Page: 525280 Trashed: 1 | Page: 525281 Trashed: 1 | Page: 525399 Trashed: 1 | Page: 525609 Trashed: 1 | Page: 525611 Trashed: 1 | Page: 525612 Trashed: 1 | Page: 525613 Trashed: 1 | Page: 525614 Trashed: 1 | Page: 525615 Trashed: 1 | Page: 525616 Trashed: 1 | Page: 525617 Trashed: 1 | Page: 525619 Trashed: 1 | Total 76
Shader17: Page: 524876 Trashed: 1 | Page: 524904 Trashed: 1 | Page: 524948 Trashed: 1 | Page: 524960 Trashed: 2 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 4 | Page: 525001 Trashed: 5 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 4 | Page: 525008 Trashed: 5 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 4 | Page: 525066 Trashed: 1 | Page: 525067 Trashed: 1 | Page: 525150 Trashed: 1 | Page: 525285 Trashed: 1 | Page: 525405 Trashed: 1 | Page: 525619 Trashed: 1 | Total 60
Shader18: Page: 524877 Trashed: 1 | Page: 524905 Trashed: 1 | Page: 524977 Trashed: 2 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 4 | Page: 525069 Trashed: 1 | Page: 525070 Trashed: 1 | Page: 525071 Trashed: 1 | Page: 525153 Trashed: 1 | Page: 525154 Trashed: 1 | Page: 525155 Trashed: 1 | Page: 525238 Trashed: 1 | Page: 525371 Trashed: 1 | Total 59
Shader19: Page: 524878 Trashed: 1 | Page: 524894 Trashed: 1 | Page: 524906 Trashed: 1 | Page: 524950 Trashed: 2 | Page: 524962 Trashed: 2 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 5 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 5 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525073 Trashed: 1 | Page: 525074 Trashed: 1 | Page: 525121 Trashed: 1 | Page: 525156 Trashed: 1 | Page: 525157 Trashed: 1 | Page: 525240 Trashed: 1 | Page: 525241 Trashed: 1 | Page: 525242 Trashed: 1 | Page: 525289 Trashed: 1 | Page: 525290 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525609 Trashed: 1 | Page: 525616 Trashed: 1 | Total 69
Shader20: Page: 524879 Trashed: 1 | Page: 524963 Trashed: 2 | Page: 524979 Trashed: 2 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 5 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 3 | Page: 525005 Trashed: 5 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 4 | Page: 525075 Trashed: 1 | Page: 525076 Trashed: 1 | Page: 525376 Trashed: 1 | Page: 525614 Trashed: 1 | Page: 525615 Trashed: 1 | Page: 525620 Trashed: 1 | Total 60
Shader21: Page: 524908 Trashed: 1 | Page: 524952 Trashed: 2 | Page: 524964 Trashed: 2 | Page: 524988 Trashed: 1 | Page: 524998 Trashed: 5 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525005 Trashed: 5 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 4 | Page: 525163 Trashed: 1 | Page: 525164 Trashed: 1 | Page: 525247 Trashed: 1 | Page: 525248 Trashed: 1 | Page: 525294 Trashed: 1 | Page: 525402 Trashed: 1 | Page: 525613 Trashed: 1 | Page: 525618 Trashed: 1 | Total 62
Shader22: Page: 524881 Trashed: 1 | Page: 524909 Trashed: 1 | Page: 524949 Trashed: 1 | Page: 524965 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 4 | Page: 525083 Trashed: 1 | Page: 525165 Trashed: 1 | Page: 525249 Trashed: 1 | Page: 525250 Trashed: 1 | Page: 525335 Trashed: 1 | Page: 525612 Trashed: 1 | Page: 525616 Trashed: 1 | Page: 525617 Trashed: 1 | Total 61
Shader23: Page: 524882 Trashed: 1 | Page: 524910 Trashed: 1 | Page: 524926 Trashed: 2 | Page: 524950 Trashed: 1 | Page: 524954 Trashed: 2 | Page: 524966 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525002 Trashed: 5 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 5 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525084 Trashed: 1 | Page: 525085 Trashed: 1 | Page: 525168 Trashed: 1 | Page: 525217 Trashed: 1 | Page: 525252 Trashed: 1 | Page: 525300 Trashed: 1 | Page: 525337 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525610 Trashed: 1 | Page: 525612 Trashed: 1 | Total 66
Shader24: Page: 524871 Trashed: 1 | Page: 524883 Trashed: 1 | Page: 524899 Trashed: 1 | Page: 524911 Trashed: 1 | Page: 524951 Trashed: 1 | Page: 524967 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 1 | Page: 525002 Trashed: 5 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 5 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525053 Trashed: 2 | Page: 525089 Trashed: 1 | Page: 525136 Trashed: 1 | Page: 525137 Trashed: 1 | Page: 525171 Trashed: 1 | Page: 525340 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525611 Trashed: 1 | Page: 525613 Trashed: 1 | Page: 525615 Trashed: 1 | Total 66
Shader25: Page: 524872 Trashed: 1 | Page: 524884 Trashed: 1 | Page: 524912 Trashed: 1 | Page: 524952 Trashed: 1 | Page: 524968 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 4 | Page: 525002 Trashed: 5 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 4 | Page: 525009 Trashed: 5 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 3 | Page: 525055 Trashed: 2 | Page: 525091 Trashed: 1 | Page: 525174 Trashed: 1 | Page: 525175 Trashed: 1 | Page: 525176 Trashed: 1 | Page: 525343 Trashed: 1 | Page: 525344 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525612 Trashed: 1 | Page: 525618 Trashed: 1 | Page: 525619 Trashed: 1 | Page: 525620 Trashed: 1 | Total 64
Shader26: Page: 524901 Trashed: 1 | Page: 524913 Trashed: 1 | Page: 524953 Trashed: 1 | Page: 524969 Trashed: 1 | Page: 524984 Trashed: 1 | Page: 524994 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 3 | Page: 525141 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525177 Trashed: 1 | Page: 525178 Trashed: 1 | Page: 525346 Trashed: 1 | Page: 525347 Trashed: 1 | Page: 525420 Trashed: 1 | Page: 525421 Trashed: 1 | Page: 525608 Trashed: 1 | Page: 525615 Trashed: 1 | Page: 525616 Trashed: 1 | Page: 525618 Trashed: 1 | Total 67
Shader27: Page: 524886 Trashed: 1 | Page: 524954 Trashed: 1 | Page: 524970 Trashed: 1 | Page: 524982 Trashed: 1 | Page: 524986 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 5 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 5 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525095 Trashed: 1 | Page: 525096 Trashed: 1 | Page: 525097 Trashed: 1 | Page: 525385 Trashed: 1 | Page: 525397 Trashed: 1 | Page: 525398 Trashed: 1 | Page: 525608 Trashed: 1 | Page: 525613 Trashed: 1 | Page: 525618 Trashed: 1 | Total 63
Tlb_tot_thrash: 1767
========================================Page fault statistics==============================
Shader0: Page_table_access:2476 Page_hit: 1933 Page_miss: 543 Page_hit_rate: 0.780695
Shader1: Page_table_access:2261 Page_hit: 1788 Page_miss: 473 Page_hit_rate: 0.790801
Shader2: Page_table_access:2320 Page_hit: 1778 Page_miss: 542 Page_hit_rate: 0.766379
Shader3: Page_table_access:2195 Page_hit: 1748 Page_miss: 447 Page_hit_rate: 0.796355
Shader4: Page_table_access:2353 Page_hit: 1895 Page_miss: 458 Page_hit_rate: 0.805355
Shader5: Page_table_access:2354 Page_hit: 1884 Page_miss: 470 Page_hit_rate: 0.800340
Shader6: Page_table_access:2313 Page_hit: 1758 Page_miss: 555 Page_hit_rate: 0.760052
Shader7: Page_table_access:2361 Page_hit: 1725 Page_miss: 636 Page_hit_rate: 0.730623
Shader8: Page_table_access:2320 Page_hit: 1657 Page_miss: 663 Page_hit_rate: 0.714224
Shader9: Page_table_access:2388 Page_hit: 1676 Page_miss: 712 Page_hit_rate: 0.701843
Shader10: Page_table_access:2463 Page_hit: 1659 Page_miss: 804 Page_hit_rate: 0.673569
Shader11: Page_table_access:2360 Page_hit: 1594 Page_miss: 766 Page_hit_rate: 0.675424
Shader12: Page_table_access:2483 Page_hit: 1530 Page_miss: 953 Page_hit_rate: 0.616190
Shader13: Page_table_access:2405 Page_hit: 1512 Page_miss: 893 Page_hit_rate: 0.628690
Shader14: Page_table_access:2271 Page_hit: 1502 Page_miss: 769 Page_hit_rate: 0.661383
Shader15: Page_table_access:2307 Page_hit: 1548 Page_miss: 759 Page_hit_rate: 0.671001
Shader16: Page_table_access:2394 Page_hit: 1529 Page_miss: 865 Page_hit_rate: 0.638680
Shader17: Page_table_access:2369 Page_hit: 1584 Page_miss: 785 Page_hit_rate: 0.668637
Shader18: Page_table_access:2219 Page_hit: 1536 Page_miss: 683 Page_hit_rate: 0.692204
Shader19: Page_table_access:2279 Page_hit: 1622 Page_miss: 657 Page_hit_rate: 0.711716
Shader20: Page_table_access:2272 Page_hit: 1672 Page_miss: 600 Page_hit_rate: 0.735915
Shader21: Page_table_access:2393 Page_hit: 1681 Page_miss: 712 Page_hit_rate: 0.702466
Shader22: Page_table_access:2236 Page_hit: 1750 Page_miss: 486 Page_hit_rate: 0.782648
Shader23: Page_table_access:2232 Page_hit: 1635 Page_miss: 597 Page_hit_rate: 0.732527
Shader24: Page_table_access:2327 Page_hit: 1730 Page_miss: 597 Page_hit_rate: 0.743446
Shader25: Page_table_access:2334 Page_hit: 1726 Page_miss: 608 Page_hit_rate: 0.739503
Shader26: Page_table_access:2467 Page_hit: 1804 Page_miss: 663 Page_hit_rate: 0.731253
Shader27: Page_table_access:2531 Page_hit: 1838 Page_miss: 693 Page_hit_rate: 0.726195
Page_table_tot_access: 65683 Page_tot_hit: 47294, Page_tot_miss 18389, Page_tot_hit_rate: 0.720034 Page_tot_fault: 68 Page_tot_pending: 18321
Total_memory_access_page_fault: 68, Average_latency: 4222569.500000
========================================Page thrashing statistics==============================
Page_validate: 2160 Page_evict_dirty: 688 Page_evict_not_dirty: 896
Page: 524869 Thrashed: 2
Page: 524870 Thrashed: 2
Page: 524871 Thrashed: 2
Page: 524872 Thrashed: 2
Page: 524873 Thrashed: 2
Page: 524874 Thrashed: 2
Page: 524875 Thrashed: 2
Page: 524876 Thrashed: 2
Page: 524877 Thrashed: 2
Page: 524878 Thrashed: 2
Page: 524879 Thrashed: 2
Page: 524880 Thrashed: 2
Page: 524881 Thrashed: 2
Page: 524882 Thrashed: 2
Page: 524883 Thrashed: 2
Page: 524884 Thrashed: 2
Page: 524885 Thrashed: 4
Page: 524886 Thrashed: 4
Page: 524887 Thrashed: 4
Page: 524888 Thrashed: 4
Page: 524889 Thrashed: 4
Page: 524890 Thrashed: 4
Page: 524891 Thrashed: 4
Page: 524892 Thrashed: 4
Page: 524893 Thrashed: 4
Page: 524894 Thrashed: 4
Page: 524895 Thrashed: 4
Page: 524896 Thrashed: 4
Page: 524897 Thrashed: 4
Page: 524898 Thrashed: 4
Page: 524899 Thrashed: 4
Page: 524900 Thrashed: 4
Page: 524901 Thrashed: 2
Page: 524902 Thrashed: 2
Page: 524903 Thrashed: 2
Page: 524904 Thrashed: 2
Page: 524905 Thrashed: 2
Page: 524906 Thrashed: 2
Page: 524907 Thrashed: 2
Page: 524908 Thrashed: 2
Page: 524909 Thrashed: 2
Page: 524910 Thrashed: 2
Page: 524911 Thrashed: 2
Page: 524912 Thrashed: 2
Page: 524913 Thrashed: 2
Page: 524914 Thrashed: 2
Page: 524915 Thrashed: 2
Page: 524916 Thrashed: 2
Page: 524917 Thrashed: 3
Page: 524918 Thrashed: 3
Page: 524919 Thrashed: 3
Page: 524920 Thrashed: 3
Page: 524921 Thrashed: 3
Page: 524922 Thrashed: 3
Page: 524923 Thrashed: 3
Page: 524924 Thrashed: 3
Page: 524925 Thrashed: 3
Page: 524926 Thrashed: 3
Page: 524927 Thrashed: 3
Page: 524928 Thrashed: 3
Page: 524929 Thrashed: 3
Page: 524930 Thrashed: 3
Page: 524931 Thrashed: 3
Page: 524932 Thrashed: 3
Page: 524933 Thrashed: 1
Page: 524934 Thrashed: 1
Page: 524935 Thrashed: 1
Page: 524936 Thrashed: 1
Page: 524937 Thrashed: 1
Page: 524938 Thrashed: 1
Page: 524939 Thrashed: 1
Page: 524940 Thrashed: 1
Page: 524941 Thrashed: 1
Page: 524942 Thrashed: 1
Page: 524943 Thrashed: 1
Page: 524944 Thrashed: 1
Page: 524945 Thrashed: 1
Page: 524946 Thrashed: 1
Page: 524947 Thrashed: 1
Page: 524948 Thrashed: 1
Page: 524949 Thrashed: 3
Page: 524950 Thrashed: 3
Page: 524951 Thrashed: 3
Page: 524952 Thrashed: 3
Page: 524953 Thrashed: 3
Page: 524954 Thrashed: 3
Page: 524955 Thrashed: 3
Page: 524956 Thrashed: 3
Page: 524957 Thrashed: 3
Page: 524958 Thrashed: 3
Page: 524959 Thrashed: 3
Page: 524960 Thrashed: 3
Page: 524961 Thrashed: 3
Page: 524962 Thrashed: 3
Page: 524963 Thrashed: 3
Page: 524964 Thrashed: 3
Page: 524965 Thrashed: 2
Page: 524966 Thrashed: 2
Page: 524967 Thrashed: 2
Page: 524968 Thrashed: 2
Page: 524969 Thrashed: 2
Page: 524970 Thrashed: 2
Page: 524971 Thrashed: 2
Page: 524972 Thrashed: 2
Page: 524973 Thrashed: 2
Page: 524974 Thrashed: 2
Page: 524975 Thrashed: 2
Page: 524976 Thrashed: 2
Page: 524977 Thrashed: 2
Page: 524978 Thrashed: 2
Page: 524979 Thrashed: 2
Page: 524980 Thrashed: 2
Page: 524981 Thrashed: 6
Page: 524982 Thrashed: 6
Page: 524983 Thrashed: 6
Page: 524984 Thrashed: 6
Page: 524985 Thrashed: 6
Page: 524986 Thrashed: 6
Page: 524987 Thrashed: 6
Page: 524988 Thrashed: 6
Page: 524989 Thrashed: 6
Page: 524990 Thrashed: 6
Page: 524991 Thrashed: 6
Page: 524992 Thrashed: 6
Page: 524993 Thrashed: 6
Page: 524994 Thrashed: 6
Page: 524995 Thrashed: 6
Page: 524996 Thrashed: 6
Page: 524997 Thrashed: 6
Page: 524998 Thrashed: 6
Page: 524999 Thrashed: 6
Page: 525000 Thrashed: 6
Page: 525001 Thrashed: 6
Page: 525002 Thrashed: 6
Page: 525003 Thrashed: 6
Page: 525004 Thrashed: 6
Page: 525005 Thrashed: 6
Page: 525006 Thrashed: 6
Page: 525007 Thrashed: 6
Page: 525008 Thrashed: 6
Page: 525009 Thrashed: 6
Page: 525010 Thrashed: 6
Page: 525011 Thrashed: 6
Page: 525012 Thrashed: 6
Page: 525045 Thrashed: 5
Page: 525046 Thrashed: 5
Page: 525047 Thrashed: 5
Page: 525048 Thrashed: 5
Page: 525049 Thrashed: 5
Page: 525050 Thrashed: 5
Page: 525051 Thrashed: 5
Page: 525052 Thrashed: 5
Page: 525053 Thrashed: 5
Page: 525054 Thrashed: 5
Page: 525055 Thrashed: 5
Page: 525056 Thrashed: 5
Page: 525057 Thrashed: 5
Page: 525058 Thrashed: 5
Page: 525059 Thrashed: 5
Page: 525060 Thrashed: 5
Page: 525061 Thrashed: 3
Page: 525062 Thrashed: 3
Page: 525063 Thrashed: 3
Page: 525064 Thrashed: 3
Page: 525065 Thrashed: 3
Page: 525066 Thrashed: 3
Page: 525067 Thrashed: 3
Page: 525068 Thrashed: 3
Page: 525069 Thrashed: 3
Page: 525070 Thrashed: 3
Page: 525071 Thrashed: 3
Page: 525072 Thrashed: 3
Page: 525073 Thrashed: 3
Page: 525074 Thrashed: 3
Page: 525075 Thrashed: 3
Page: 525076 Thrashed: 3
Page: 525077 Thrashed: 3
Page: 525078 Thrashed: 3
Page: 525079 Thrashed: 3
Page: 525080 Thrashed: 3
Page: 525081 Thrashed: 3
Page: 525082 Thrashed: 3
Page: 525083 Thrashed: 3
Page: 525084 Thrashed: 3
Page: 525085 Thrashed: 3
Page: 525086 Thrashed: 3
Page: 525087 Thrashed: 3
Page: 525088 Thrashed: 3
Page: 525089 Thrashed: 3
Page: 525090 Thrashed: 3
Page: 525091 Thrashed: 3
Page: 525092 Thrashed: 3
Page: 525093 Thrashed: 2
Page: 525094 Thrashed: 2
Page: 525095 Thrashed: 2
Page: 525096 Thrashed: 2
Page: 525097 Thrashed: 2
Page: 525098 Thrashed: 2
Page: 525099 Thrashed: 2
Page: 525100 Thrashed: 2
Page: 525101 Thrashed: 2
Page: 525102 Thrashed: 2
Page: 525103 Thrashed: 2
Page: 525104 Thrashed: 2
Page: 525105 Thrashed: 2
Page: 525106 Thrashed: 2
Page: 525107 Thrashed: 2
Page: 525108 Thrashed: 2
Page: 525109 Thrashed: 4
Page: 525110 Thrashed: 4
Page: 525111 Thrashed: 4
Page: 525112 Thrashed: 4
Page: 525113 Thrashed: 4
Page: 525114 Thrashed: 4
Page: 525115 Thrashed: 4
Page: 525116 Thrashed: 4
Page: 525117 Thrashed: 4
Page: 525118 Thrashed: 4
Page: 525119 Thrashed: 4
Page: 525120 Thrashed: 4
Page: 525121 Thrashed: 4
Page: 525122 Thrashed: 4
Page: 525123 Thrashed: 4
Page: 525124 Thrashed: 4
Page: 525125 Thrashed: 2
Page: 525126 Thrashed: 2
Page: 525127 Thrashed: 2
Page: 525128 Thrashed: 2
Page: 525129 Thrashed: 2
Page: 525130 Thrashed: 2
Page: 525131 Thrashed: 2
Page: 525132 Thrashed: 2
Page: 525133 Thrashed: 2
Page: 525134 Thrashed: 2
Page: 525135 Thrashed: 2
Page: 525136 Thrashed: 2
Page: 525137 Thrashed: 2
Page: 525138 Thrashed: 2
Page: 525139 Thrashed: 2
Page: 525140 Thrashed: 2
Page: 525141 Thrashed: 2
Page: 525142 Thrashed: 2
Page: 525143 Thrashed: 2
Page: 525144 Thrashed: 2
Page: 525145 Thrashed: 2
Page: 525146 Thrashed: 2
Page: 525147 Thrashed: 2
Page: 525148 Thrashed: 2
Page: 525149 Thrashed: 2
Page: 525150 Thrashed: 2
Page: 525151 Thrashed: 2
Page: 525152 Thrashed: 2
Page: 525153 Thrashed: 2
Page: 525154 Thrashed: 2
Page: 525155 Thrashed: 2
Page: 525156 Thrashed: 2
Page: 525157 Thrashed: 2
Page: 525158 Thrashed: 2
Page: 525159 Thrashed: 2
Page: 525160 Thrashed: 2
Page: 525161 Thrashed: 2
Page: 525162 Thrashed: 2
Page: 525163 Thrashed: 2
Page: 525164 Thrashed: 2
Page: 525165 Thrashed: 2
Page: 525166 Thrashed: 2
Page: 525167 Thrashed: 2
Page: 525168 Thrashed: 2
Page: 525169 Thrashed: 2
Page: 525170 Thrashed: 2
Page: 525171 Thrashed: 2
Page: 525172 Thrashed: 2
Page: 525173 Thrashed: 2
Page: 525174 Thrashed: 2
Page: 525175 Thrashed: 2
Page: 525176 Thrashed: 2
Page: 525177 Thrashed: 2
Page: 525178 Thrashed: 2
Page: 525179 Thrashed: 2
Page: 525180 Thrashed: 2
Page: 525181 Thrashed: 2
Page: 525182 Thrashed: 2
Page: 525183 Thrashed: 2
Page: 525184 Thrashed: 2
Page: 525185 Thrashed: 2
Page: 525186 Thrashed: 2
Page: 525187 Thrashed: 2
Page: 525188 Thrashed: 2
Page: 525189 Thrashed: 3
Page: 525190 Thrashed: 3
Page: 525191 Thrashed: 3
Page: 525192 Thrashed: 3
Page: 525193 Thrashed: 3
Page: 525194 Thrashed: 3
Page: 525195 Thrashed: 3
Page: 525196 Thrashed: 3
Page: 525197 Thrashed: 3
Page: 525198 Thrashed: 3
Page: 525199 Thrashed: 3
Page: 525200 Thrashed: 3
Page: 525201 Thrashed: 3
Page: 525202 Thrashed: 3
Page: 525203 Thrashed: 3
Page: 525204 Thrashed: 3
Page: 525205 Thrashed: 1
Page: 525206 Thrashed: 1
Page: 525207 Thrashed: 1
Page: 525208 Thrashed: 1
Page: 525209 Thrashed: 1
Page: 525210 Thrashed: 1
Page: 525211 Thrashed: 1
Page: 525212 Thrashed: 1
Page: 525213 Thrashed: 1
Page: 525214 Thrashed: 1
Page: 525215 Thrashed: 1
Page: 525216 Thrashed: 1
Page: 525217 Thrashed: 1
Page: 525218 Thrashed: 1
Page: 525219 Thrashed: 1
Page: 525220 Thrashed: 1
Page: 525221 Thrashed: 2
Page: 525222 Thrashed: 2
Page: 525223 Thrashed: 2
Page: 525224 Thrashed: 2
Page: 525225 Thrashed: 2
Page: 525226 Thrashed: 2
Page: 525227 Thrashed: 2
Page: 525228 Thrashed: 2
Page: 525229 Thrashed: 2
Page: 525230 Thrashed: 2
Page: 525231 Thrashed: 2
Page: 525232 Thrashed: 2
Page: 525233 Thrashed: 2
Page: 525234 Thrashed: 2
Page: 525235 Thrashed: 2
Page: 525236 Thrashed: 2
Page: 525237 Thrashed: 2
Page: 525238 Thrashed: 2
Page: 525239 Thrashed: 2
Page: 525240 Thrashed: 2
Page: 525241 Thrashed: 2
Page: 525242 Thrashed: 2
Page: 525243 Thrashed: 2
Page: 525244 Thrashed: 2
Page: 525245 Thrashed: 2
Page: 525246 Thrashed: 2
Page: 525247 Thrashed: 2
Page: 525248 Thrashed: 2
Page: 525249 Thrashed: 2
Page: 525250 Thrashed: 2
Page: 525251 Thrashed: 2
Page: 525252 Thrashed: 2
Page: 525253 Thrashed: 1
Page: 525254 Thrashed: 1
Page: 525255 Thrashed: 1
Page: 525256 Thrashed: 1
Page: 525257 Thrashed: 1
Page: 525258 Thrashed: 1
Page: 525259 Thrashed: 1
Page: 525260 Thrashed: 1
Page: 525261 Thrashed: 1
Page: 525262 Thrashed: 1
Page: 525263 Thrashed: 1
Page: 525264 Thrashed: 1
Page: 525265 Thrashed: 1
Page: 525266 Thrashed: 1
Page: 525267 Thrashed: 1
Page: 525268 Thrashed: 1
Page: 525269 Thrashed: 2
Page: 525270 Thrashed: 2
Page: 525271 Thrashed: 2
Page: 525272 Thrashed: 2
Page: 525273 Thrashed: 2
Page: 525274 Thrashed: 2
Page: 525275 Thrashed: 2
Page: 525276 Thrashed: 2
Page: 525277 Thrashed: 2
Page: 525278 Thrashed: 2
Page: 525279 Thrashed: 2
Page: 525280 Thrashed: 2
Page: 525281 Thrashed: 2
Page: 525282 Thrashed: 2
Page: 525283 Thrashed: 2
Page: 525284 Thrashed: 2
Page: 525285 Thrashed: 2
Page: 525286 Thrashed: 2
Page: 525287 Thrashed: 2
Page: 525288 Thrashed: 2
Page: 525289 Thrashed: 2
Page: 525290 Thrashed: 2
Page: 525291 Thrashed: 2
Page: 525292 Thrashed: 2
Page: 525293 Thrashed: 2
Page: 525294 Thrashed: 2
Page: 525295 Thrashed: 2
Page: 525296 Thrashed: 2
Page: 525297 Thrashed: 2
Page: 525298 Thrashed: 2
Page: 525299 Thrashed: 2
Page: 525300 Thrashed: 2
Page: 525301 Thrashed: 1
Page: 525302 Thrashed: 1
Page: 525303 Thrashed: 1
Page: 525304 Thrashed: 1
Page: 525305 Thrashed: 1
Page: 525306 Thrashed: 1
Page: 525307 Thrashed: 1
Page: 525308 Thrashed: 1
Page: 525309 Thrashed: 1
Page: 525310 Thrashed: 1
Page: 525311 Thrashed: 1
Page: 525312 Thrashed: 1
Page: 525313 Thrashed: 1
Page: 525314 Thrashed: 1
Page: 525315 Thrashed: 1
Page: 525316 Thrashed: 1
Page: 525317 Thrashed: 1
Page: 525318 Thrashed: 1
Page: 525319 Thrashed: 1
Page: 525320 Thrashed: 1
Page: 525321 Thrashed: 1
Page: 525322 Thrashed: 1
Page: 525323 Thrashed: 1
Page: 525324 Thrashed: 1
Page: 525325 Thrashed: 1
Page: 525326 Thrashed: 1
Page: 525327 Thrashed: 1
Page: 525328 Thrashed: 1
Page: 525329 Thrashed: 1
Page: 525330 Thrashed: 1
Page: 525331 Thrashed: 1
Page: 525332 Thrashed: 1
Page: 525333 Thrashed: 2
Page: 525334 Thrashed: 2
Page: 525335 Thrashed: 2
Page: 525336 Thrashed: 2
Page: 525337 Thrashed: 2
Page: 525338 Thrashed: 2
Page: 525339 Thrashed: 2
Page: 525340 Thrashed: 2
Page: 525341 Thrashed: 2
Page: 525342 Thrashed: 2
Page: 525343 Thrashed: 2
Page: 525344 Thrashed: 2
Page: 525345 Thrashed: 2
Page: 525346 Thrashed: 2
Page: 525347 Thrashed: 2
Page: 525348 Thrashed: 2
Page: 525365 Thrashed: 1
Page: 525366 Thrashed: 1
Page: 525367 Thrashed: 1
Page: 525368 Thrashed: 1
Page: 525369 Thrashed: 1
Page: 525370 Thrashed: 1
Page: 525371 Thrashed: 1
Page: 525372 Thrashed: 1
Page: 525373 Thrashed: 1
Page: 525374 Thrashed: 1
Page: 525375 Thrashed: 1
Page: 525376 Thrashed: 1
Page: 525377 Thrashed: 1
Page: 525378 Thrashed: 1
Page: 525379 Thrashed: 1
Page: 525380 Thrashed: 1
Page: 525381 Thrashed: 2
Page: 525382 Thrashed: 2
Page: 525383 Thrashed: 2
Page: 525384 Thrashed: 2
Page: 525385 Thrashed: 2
Page: 525386 Thrashed: 2
Page: 525387 Thrashed: 2
Page: 525388 Thrashed: 2
Page: 525389 Thrashed: 2
Page: 525390 Thrashed: 2
Page: 525391 Thrashed: 2
Page: 525392 Thrashed: 2
Page: 525393 Thrashed: 2
Page: 525394 Thrashed: 2
Page: 525395 Thrashed: 2
Page: 525396 Thrashed: 2
Page: 525397 Thrashed: 6
Page: 525398 Thrashed: 6
Page: 525399 Thrashed: 6
Page: 525400 Thrashed: 6
Page: 525401 Thrashed: 6
Page: 525402 Thrashed: 6
Page: 525403 Thrashed: 6
Page: 525404 Thrashed: 6
Page: 525405 Thrashed: 6
Page: 525406 Thrashed: 6
Page: 525407 Thrashed: 6
Page: 525408 Thrashed: 6
Page: 525409 Thrashed: 6
Page: 525410 Thrashed: 6
Page: 525411 Thrashed: 6
Page: 525412 Thrashed: 6
Page: 525413 Thrashed: 5
Page: 525414 Thrashed: 5
Page: 525415 Thrashed: 5
Page: 525416 Thrashed: 5
Page: 525417 Thrashed: 5
Page: 525418 Thrashed: 5
Page: 525419 Thrashed: 5
Page: 525420 Thrashed: 5
Page: 525421 Thrashed: 5
Page: 525422 Thrashed: 5
Page: 525423 Thrashed: 5
Page: 525424 Thrashed: 5
Page: 525425 Thrashed: 5
Page: 525426 Thrashed: 5
Page: 525427 Thrashed: 5
Page: 525428 Thrashed: 5
Page: 525557 Thrashed: 1
Page: 525558 Thrashed: 1
Page: 525559 Thrashed: 1
Page: 525560 Thrashed: 1
Page: 525561 Thrashed: 1
Page: 525562 Thrashed: 1
Page: 525563 Thrashed: 1
Page: 525564 Thrashed: 1
Page: 525565 Thrashed: 1
Page: 525566 Thrashed: 1
Page: 525567 Thrashed: 1
Page: 525568 Thrashed: 1
Page: 525569 Thrashed: 1
Page: 525570 Thrashed: 1
Page: 525571 Thrashed: 1
Page: 525572 Thrashed: 1
Page: 525605 Thrashed: 2
Page: 525606 Thrashed: 2
Page: 525607 Thrashed: 2
Page: 525608 Thrashed: 2
Page: 525609 Thrashed: 2
Page: 525610 Thrashed: 2
Page: 525611 Thrashed: 2
Page: 525612 Thrashed: 2
Page: 525613 Thrashed: 2
Page: 525614 Thrashed: 2
Page: 525615 Thrashed: 2
Page: 525616 Thrashed: 2
Page: 525617 Thrashed: 2
Page: 525618 Thrashed: 2
Page: 525619 Thrashed: 2
Page: 525620 Thrashed: 2
Page_tot_thrash: 1408
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.925635
[0-25]: 0.025180, [26-50]: 0.013532, [51-75]: 0.071010, [76-100]: 0.890278
Pcie_write_utilization: 0.982698
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317771 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.852802)
F:   225609----T:   229039 	 St: 802c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: 802c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: 80246000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: 802f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: 802e5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: 802e9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: 804f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: 802d5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: 802d9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: 80525000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: 80505000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: 80516000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539921----T:   541849 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.301823)
F:   541849----T:   544384 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544385----T:   546920 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   769071----T:   912259 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(96.683319)
F:   769709----T:   773521 	 St: 80255000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   773521----T:   779933 	 St: 8025a000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   779933----T:   785448 	 St: 80265000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   785448----T:   797402 	 St: 8026e000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   797402----T:   802043 	 St: 80285000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   802043----T:   829945 	 St: 8028c000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   829945----T:   837725 	 St: 80325000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   837725----T:   840525 	 St: 80333000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   840525----T:   849227 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   849227----T:   855188 	 St: 80365000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   855188----T:   859407 	 St: 8036f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   859407----T:   867647 	 St: 80375000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   867647----T:   870252 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870252----T:   874471 	 St: 803b5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   874471----T:   880432 	 St: 803bb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   880432----T:   883862 	 St: 803c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   883862----T:   890727 	 St: 803c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   890727----T:   894946 	 St: 80465000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   894946----T:   900907 	 St: 8046b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   900907----T:   905548 	 St: 80455000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   905548----T:   911063 	 St: 8045c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1134409----T:  1135718 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.883862)
F:  1135718----T:  1138253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1138254----T:  1140789 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1362940----T:  1665317 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(204.170837)
F:  1364041----T:  1368682 	 St: 80305000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1364041----T:  1372743 	 St: 80245000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1368682----T:  1381570 	 St: 8030c000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  1372743----T:  1381445 	 St: 80365000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1381445----T:  1390147 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1381570----T:  1397733 	 St: 80345000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1390147----T:  1398849 	 St: 80295000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1397733----T:  1421405 	 St: 80385000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1398849----T:  1407551 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1407551----T:  1416253 	 St: 80275000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1416253----T:  1424955 	 St: 802a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1421405----T:  1482712 	 St: 803d5000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1424955----T:  1433657 	 St: 803c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1433657----T:  1442359 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1442359----T:  1451061 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1451061----T:  1467224 	 St: 80305000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  1467224----T:  1475926 	 St: 80525000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1475926----T:  1484628 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1482712----T:  1544019 	 St: 80475000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1484628----T:  1493330 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1493330----T:  1502032 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1502032----T:  1510734 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1510735----T:  1519437 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1544019----T:  1547449 	 St: 80245000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1547449----T:  1554314 	 St: 80249000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1554314----T:  1560275 	 St: 80275000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1554593----T:  1563295 	 St: 80285000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1560275----T:  1564494 	 St: 8027f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1563295----T:  1571997 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1564494----T:  1580657 	 St: 80295000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1571997----T:  1580699 	 St: 80265000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1580657----T:  1589359 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1580699----T:  1589401 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1589359----T:  1598061 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1589401----T:  1598103 	 St: 80355000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1598061----T:  1601147 	 St: 80525000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1598104----T:  1606806 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1601147----T:  1608469 	 St: 80528000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1608469----T:  1617171 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1617171----T:  1625873 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1625873----T:  1629303 	 St: 80315000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1629303----T:  1633115 	 St: 80319000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1633115----T:  1637756 	 St: 8031e000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1637756----T:  1646458 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1646458----T:  1655160 	 St: 80285000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1655160----T:  1659801 	 St: 80305000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1659801----T:  1665316 	 St: 8030c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1887467----T:  1948423 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(41.158676)
F:  1888062----T:  1896764 	 St: 80265000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1888062----T:  1896764 	 St: 80395000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1896764----T:  1900983 	 St: 802c5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1896764----T:  1905466 	 St: 803a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1900983----T:  1906944 	 St: 802cb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1905466----T:  1914168 	 St: 803d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1914168----T:  1930331 	 St: 80345000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1914168----T:  1922870 	 St: 803e5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1922870----T:  1931572 	 St: 803f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1930331----T:  1939033 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1931573----T:  1940275 	 St: 80405000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1939033----T:  1947735 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1948423----T:  1950958 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1950959----T:  1953494 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2175645----T:  2339596 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(110.702904)
F:  2176684----T:  2184006 	 St: 80325000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2176684----T:  2185386 	 St: 80415000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2184006----T:  2187092 	 St: 80332000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2185386----T:  2194088 	 St: 80475000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2194088----T:  2210251 	 St: 80395000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2194088----T:  2202790 	 St: 80485000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2202790----T:  2211492 	 St: 80495000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2211492----T:  2220194 	 St: 804a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2220194----T:  2228896 	 St: 804b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2228896----T:  2260089 	 St: 803d5000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2228896----T:  2237598 	 St: 804c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2237598----T:  2246300 	 St: 804d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2246300----T:  2255002 	 St: 804e5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2255002----T:  2263704 	 St: 80295000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2260089----T:  2263519 	 St: 80335000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2263519----T:  2270384 	 St: 80339000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2263704----T:  2272406 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2270384----T:  2279086 	 St: 80415000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2272406----T:  2281108 	 St: 80275000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2279086----T:  2285951 	 St: 80365000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2281109----T:  2289811 	 St: 802a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2285951----T:  2289381 	 St: 80371000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2289381----T:  2291986 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2289811----T:  2298513 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2291986----T:  2300226 	 St: 803c6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2298514----T:  2307216 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2300226----T:  2305300 	 St: 80465000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2305300----T:  2310374 	 St: 8046d000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2310374----T:  2313804 	 St: 80295000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2313804----T:  2320669 	 St: 80299000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2320669----T:  2329371 	 St: 80275000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2329371----T:  2333183 	 St: 802a5000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2333183----T:  2339595 	 St: 802aa000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2561746----T:  2591318 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(19.967590)
F:  2562353----T:  2564958 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2562353----T:  2571055 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2564958----T:  2573198 	 St: 802c6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2571055----T:  2579757 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2573198----T:  2581900 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2579758----T:  2588460 	 St: 80435000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2581900----T:  2590602 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2591318----T:  2593853 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2593854----T:  2596389 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2818540----T:  2903447 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(57.330856)
F:  2819143----T:  2823784 	 St: 80255000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2819143----T:  2827845 	 St: 80315000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2823784----T:  2829299 	 St: 8025c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2827845----T:  2836547 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2829299----T:  2838001 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2836547----T:  2845249 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2838001----T:  2846703 	 St: 80435000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2845249----T:  2853951 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2846703----T:  2851777 	 St: 80315000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2851777----T:  2856851 	 St: 8031d000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2853952----T:  2862654 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2856851----T:  2864173 	 St: 80345000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2864173----T:  2867259 	 St: 80352000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2868205----T:  2876907 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2868205----T:  2876907 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2876907----T:  2886999 	 St: 80455000 Sz: 77824 	 Sm: 0 	 T: memcpy_h2d(6.814315)
F:  2876907----T:  2885609 	 St: 803d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2885610----T:  2894312 	 St: 80415000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2886999----T:  2894321 	 St: 80468000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3125597----T:  3154677 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(19.635382)
F:  3126208----T:  3130020 	 St: 802c5000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3126208----T:  3134910 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3130020----T:  3136432 	 St: 802ca000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3134910----T:  3143612 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3136432----T:  3145134 	 St: 803d5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3143613----T:  3152315 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3145134----T:  3153836 	 St: 80415000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3154677----T:  3157212 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3157213----T:  3159748 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3381899----T:  3479499 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(65.901421)
F:  3383175----T:  3385975 	 St: 802f5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3383175----T:  3391877 	 St: 803e5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3385975----T:  3393755 	 St: 802f7000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3391877----T:  3400579 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3400579----T:  3416742 	 St: 80375000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3400579----T:  3409281 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3409282----T:  3417984 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3416742----T:  3420172 	 St: 803e5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3420172----T:  3427037 	 St: 803e9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3427504----T:  3430934 	 St: 802b5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3427504----T:  3436206 	 St: 80295000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3430934----T:  3434746 	 St: 802b9000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3434746----T:  3438558 	 St: 802be000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3436206----T:  3444908 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3438558----T:  3441358 	 St: 802c3000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3444908----T:  3461071 	 St: 80455000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3444908----T:  3453610 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3453611----T:  3462313 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3461071----T:  3464501 	 St: 80295000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3464501----T:  3471366 	 St: 80299000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3701649----T:  3722399 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(14.010803)
F:  3702269----T:  3705069 	 St: 802c5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3702269----T:  3710971 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3705069----T:  3712849 	 St: 802c7000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3710972----T:  3719674 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3712849----T:  3721551 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3722399----T:  3724934 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3724935----T:  3727470 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3949621----T:  4053905 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(70.414581)
F:  3950224----T:  3955739 	 St: 80255000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3950224----T:  3958926 	 St: 80315000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3955739----T:  3960380 	 St: 8025e000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3958926----T:  3967628 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3960380----T:  3969082 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3967629----T:  3976331 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3969082----T:  3975494 	 St: 80315000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3975494----T:  3979306 	 St: 80320000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3984477----T:  3988696 	 St: 802b5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3984477----T:  3993179 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3988696----T:  3994657 	 St: 802bb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3993179----T:  4001881 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3994657----T:  4003359 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4001881----T:  4010583 	 St: 80365000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4003359----T:  4005964 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4005964----T:  4014204 	 St: 80336000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4010583----T:  4019285 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4014204----T:  4022906 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4019286----T:  4027988 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4022906----T:  4031608 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4031800----T:  4040502 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4031800----T:  4040502 	 St: 80275000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4040503----T:  4049205 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4040503----T:  4049205 	 St: 80265000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4276055----T:  4280471 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(2.981769)
F:  4280471----T:  4283006 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4283007----T:  4285542 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4507693----T:  4617564 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(74.187035)
F:  4508251----T:  4511051 	 St: 80265000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4508251----T:  4516953 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4516953----T:  4532179 	 St: 80267000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  4516953----T:  4525655 	 St: 803a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4525656----T:  4534358 	 St: 80355000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4532179----T:  4536820 	 St: 803b5000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4534358----T:  4543060 	 St: 80445000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4536820----T:  4542335 	 St: 803bc000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4542335----T:  4544940 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4543060----T:  4551762 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4544940----T:  4548370 	 St: 80356000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4548370----T:  4554782 	 St: 8035a000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4551763----T:  4560465 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4554782----T:  4563484 	 St: 803a5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4563484----T:  4568558 	 St: 80365000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4568558----T:  4573632 	 St: 8036d000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4574001----T:  4578220 	 St: 802b5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4574001----T:  4582703 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4578220----T:  4584181 	 St: 802bb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4582703----T:  4591405 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4584181----T:  4592883 	 St: 80445000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4591405----T:  4600107 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4592883----T:  4601585 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4600108----T:  4608810 	 St: 80245000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4601585----T:  4604385 	 St: 80455000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4604385----T:  4612165 	 St: 80457000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4839714----T:  4861983 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(15.036462)
F:  4840329----T:  4849031 	 St: 80245000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4840329----T:  4849031 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4849032----T:  4853251 	 St: 802c5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4849032----T:  4857734 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4853251----T:  4855856 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4855856----T:  4861371 	 St: 802cc000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4861983----T:  4864518 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4864519----T:  4867054 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5089205----T:  5160198 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(47.935856)
F:  5089803----T:  5096215 	 St: 80255000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5089803----T:  5098505 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5096215----T:  5100027 	 St: 80260000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5098505----T:  5107207 	 St: 804f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5100027----T:  5108729 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5107207----T:  5115909 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5108729----T:  5117431 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5115910----T:  5124612 	 St: 80515000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5117431----T:  5120036 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5120036----T:  5128276 	 St: 802f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5128742----T:  5131347 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5128742----T:  5137444 	 St: 80505000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5131347----T:  5139587 	 St: 802b6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5137444----T:  5146146 	 St: 80525000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5141081----T:  5149783 	 St: 80525000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5150041----T:  5154682 	 St: 804f5000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5150041----T:  5158743 	 St: 80445000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5154682----T:  5160197 	 St: 804fc000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5382348----T:  5383439 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.736664)
F:  5383439----T:  5385974 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5385975----T:  5388510 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5610661----T:  5622456 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(7.964213)
F:  5612231----T:  5616043 	 St: 80445000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5612231----T:  5620933 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5616043----T:  5622455 	 St: 8044a000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5844606----T:  5845577 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.655638)
F:  5845577----T:  5848112 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5848113----T:  5850718 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5848113----T:  5856353 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5858958----T:  5861563 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5858958----T:  5867198 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5869803----T:  5872408 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5869803----T:  5885498 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  5888103----T:  5890708 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5888103----T:  5918826 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  5921431----T:  5924036 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5921431----T:  5982267 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  5984872----T:  5987477 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5984872----T:  6009014 	 St: 0 Sz: 200704 	 Sm: 0 	 T: device_sync(16.301147)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1354393(cycle), 914.512512(us)
Tot_kernel_exec_time_and_fault_time: 5886253(cycle), 3974.512451(us)
Tot_memcpy_h2d_time: 1266809(cycle), 855.374084(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 1292159(cycle), 872.490906(us)
Tot_devicesync_time: 163506(cycle), 110.402428(us)
Tot_writeback_time: 860257(cycle), 580.862244(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 1049113(cycle), 708.381470(us)
GPGPU-Sim: *** exit detected ***
