Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May 17 17:43:32 2024
| Host         : LAPTOP-7A0336VO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Traffic_control_system_control_sets_placed.rpt
| Design       : Traffic_control_system
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |              39 |           13 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              31 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+--------------------------------+-----------------------------+------------------+----------------+
|                 Clock Signal                |          Enable Signal         |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------------------------------+--------------------------------+-----------------------------+------------------+----------------+
|  data_path/signal_5sec/cnt_reg[2]_0[0]      |                                |                             |                1 |              3 |
| ~pstate[3]                                  |                                |                             |                1 |              3 |
|  data_path/signal_1min15sec/cnt_reg[4]_0[0] |                                | at_IBUF                     |                1 |              4 |
|  cnt_reg[2]_i_2_n_0                         | controlpath/E[0]               | data_path/signal_4sec/AR[0] |                1 |              4 |
|  cnt_reg[2]_i_2_n_0                         | controlpath/pstate_reg[2]_0[0] | data_path/signal_4sec/AR[0] |                1 |              4 |
|  cnt_reg[2]_i_2_n_0                         | controlpath/pstate_reg[3]_3[0] | data_path/signal_4sec/AR[0] |                2 |              5 |
|  cnt_reg[2]_i_2_n_0                         | controlpath/pstate_reg[3]_6[0] | data_path/signal_4sec/AR[0] |                2 |              5 |
|  cnt_reg[2]_i_2_n_0                         | controlpath/pstate_reg[3]_5[0] | data_path/signal_4sec/AR[0] |                2 |              6 |
|  cnt_reg[2]_i_2_n_0                         | controlpath/pstate_reg[3]_2[0] | data_path/signal_4sec/AR[0] |                2 |              7 |
|  cnt_reg[2]_i_2_n_0                         |                                | data_path/signal_4sec/AR[0] |                4 |              8 |
|  clk_IBUF_BUFG                              |                                | reset_IBUF                  |                9 |             31 |
+---------------------------------------------+--------------------------------+-----------------------------+------------------+----------------+


