
<-- Full Verilog code goes here; truncated here for brevity -->
