
*** Running vivado
    with args -log design_1_ALU_control_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ALU_control_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_ALU_control_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_ALU_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_ALU_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_PC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_Registers_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_instruction_memory_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado18.3/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 350.609 ; gain = 31.199
Command: synth_design -top design_1_ALU_control_0_0 -part xc7a35tftg256-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5620 
WARNING: [Synth 8-2611] redeclaration of ansi port ALU_func is not allowed [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/41bd/CPU_1/CPU_1.srcs/sources_1/new/ALU_control.v:28]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 478.074 ; gain = 111.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ALU_control_0_0' [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALU_control_0_0/synth/design_1_ALU_control_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/41bd/CPU_1/CPU_1.srcs/sources_1/new/ALU_control.v:23]
	Parameter ADD bound to: 2 - type: integer 
	Parameter SUB bound to: 6 - type: integer 
	Parameter AND bound to: 0 - type: integer 
	Parameter OR bound to: 1 - type: integer 
WARNING: [Synth 8-151] case item 32'b00000000000000011000011010100000 is unreachable [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/41bd/CPU_1/CPU_1.srcs/sources_1/new/ALU_control.v:38]
WARNING: [Synth 8-151] case item 32'b00000000000000011000011010101010 is unreachable [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/41bd/CPU_1/CPU_1.srcs/sources_1/new/ALU_control.v:39]
WARNING: [Synth 8-151] case item 32'b00000000000000011000011100000100 is unreachable [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/41bd/CPU_1/CPU_1.srcs/sources_1/new/ALU_control.v:40]
WARNING: [Synth 8-151] case item 32'b00000000000000011000011100000101 is unreachable [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/41bd/CPU_1/CPU_1.srcs/sources_1/new/ALU_control.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/41bd/CPU_1/CPU_1.srcs/sources_1/new/ALU_control.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000001111101000 is unreachable [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/41bd/CPU_1/CPU_1.srcs/sources_1/new/ALU_control.v:47]
WARNING: [Synth 8-151] case item 32'b00000000000000000000010001001100 is unreachable [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/41bd/CPU_1/CPU_1.srcs/sources_1/new/ALU_control.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/41bd/CPU_1/CPU_1.srcs/sources_1/new/ALU_control.v:46]
WARNING: [Synth 8-3848] Net ALU_func in module/entity ALU_control does not have driver. [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/41bd/CPU_1/CPU_1.srcs/sources_1/new/ALU_control.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (1#1) [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/41bd/CPU_1/CPU_1.srcs/sources_1/new/ALU_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ALU_control_0_0' (2#1) [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALU_control_0_0/synth/design_1_ALU_control_0_0.v:58]
WARNING: [Synth 8-3331] design ALU_control has unconnected port ALU_func[3]
WARNING: [Synth 8-3331] design ALU_control has unconnected port ALU_func[2]
WARNING: [Synth 8-3331] design ALU_control has unconnected port ALU_func[1]
WARNING: [Synth 8-3331] design ALU_control has unconnected port ALU_func[0]
WARNING: [Synth 8-3331] design ALU_control has unconnected port op[5]
WARNING: [Synth 8-3331] design ALU_control has unconnected port op[4]
WARNING: [Synth 8-3331] design ALU_control has unconnected port op[3]
WARNING: [Synth 8-3331] design ALU_control has unconnected port op[2]
WARNING: [Synth 8-3331] design ALU_control has unconnected port op[1]
WARNING: [Synth 8-3331] design ALU_control has unconnected port op[0]
WARNING: [Synth 8-3331] design ALU_control has unconnected port func[5]
WARNING: [Synth 8-3331] design ALU_control has unconnected port func[4]
WARNING: [Synth 8-3331] design ALU_control has unconnected port func[3]
WARNING: [Synth 8-3331] design ALU_control has unconnected port func[2]
WARNING: [Synth 8-3331] design ALU_control has unconnected port func[1]
WARNING: [Synth 8-3331] design ALU_control has unconnected port func[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.789 ; gain = 143.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.789 ; gain = 143.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.789 ; gain = 143.895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.789 ; gain = 143.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design design_1_ALU_control_0_0 has an empty top module
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port ALU_func[3]
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port ALU_func[2]
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port ALU_func[1]
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port ALU_func[0]
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port op[5]
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port op[4]
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port op[3]
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port op[2]
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port op[1]
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port op[0]
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port func[5]
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port func[4]
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port func[3]
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port func[2]
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port func[1]
WARNING: [Synth 8-3331] design design_1_ALU_control_0_0 has unconnected port func[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 621.840 ; gain = 254.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 621.840 ; gain = 254.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 630.539 ; gain = 263.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 630.539 ; gain = 263.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 630.539 ; gain = 263.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 630.539 ; gain = 263.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 630.539 ; gain = 263.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 630.539 ; gain = 263.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 630.539 ; gain = 263.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 630.539 ; gain = 263.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 630.539 ; gain = 263.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 630.539 ; gain = 263.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 737.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 737.238 ; gain = 381.863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 737.238 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/Ex5_CPU/CPU/project_1.runs/design_1_ALU_control_0_0_synth_1/design_1_ALU_control_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1161.918 ; gain = 424.680
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_ALU_control_0_0, cache-ID = 0fa170bb7e05f3e7
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.918 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Ex5_CPU/CPU/project_1.runs/design_1_ALU_control_0_0_synth_1/design_1_ALU_control_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ALU_control_0_0_utilization_synth.rpt -pb design_1_ALU_control_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 31 17:25:58 2020...
