#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024beafffca0 .scope module, "ALU_tb" "ALU_tb" 2 4;
 .timescale 0 0;
v0000024beb05ad40_0 .var "a", 31 0;
v0000024beb05a200_0 .var "b", 31 0;
v0000024beb05a2a0_0 .var "control", 4 0;
v0000024beb05ae80_0 .net "out", 31 0, v0000024beaff4e50_0;  1 drivers
v0000024beb05a340_0 .var "si", 3 0;
v0000024beb05a3e0_0 .net "so", 3 0, L_0000024beb05b670;  1 drivers
S_0000024beaff9b10 .scope module, "alu" "ALU" 2 11, 3 28 0, S_0000024beafffca0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "control";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 4 "statusIn";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /OUTPUT 4 "statusOut";
P_0000024beafeca30 .param/l "DATA_WIDTH" 0 3 29, +C4<00000000000000000000000000100000>;
v0000024beaffa680_0 .net *"_ivl_3", 0 0, L_0000024beb05b3f0;  1 drivers
v0000024beaffa720_0 .net "a", 31 0, v0000024beb05ad40_0;  1 drivers
v0000024beaff4d10_0 .net "b", 31 0, v0000024beb05a200_0;  1 drivers
v0000024beaff4db0_0 .net "control", 4 0, v0000024beb05a2a0_0;  1 drivers
v0000024beaff4e50_0 .var "out", 31 0;
v0000024beaff4ef0_0 .var "result", 32 0;
v0000024beb05a520_0 .net "statusIn", 3 0, v0000024beb05a340_0;  1 drivers
v0000024beb05ade0_0 .net "statusOut", 3 0, L_0000024beb05b670;  alias, 1 drivers
E_0000024beafed0b0 .event anyedge, v0000024beb05a520_0, v0000024beaff4d10_0, v0000024beaffa720_0, v0000024beaff4db0_0;
L_0000024beb05b670 .part/pv L_0000024beb05b3f0, 0, 1, 4;
L_0000024beb05b3f0 .part v0000024beaff4ef0_0, 32, 1;
S_0000024beafffe30 .scope module, "Register" "Register" 3 81;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 32 "Q";
P_0000024beafed5b0 .param/l "DATA_WIDTH" 0 3 82, +C4<00000000000000000000000000100000>;
o0000024beb009238 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024beb05af20_0 .net "D", 31 0, o0000024beb009238;  0 drivers
v0000024beb05afc0_0 .var "Q", 31 0;
o0000024beb009298 .functor BUFZ 1, C4<z>; HiZ drive
v0000024beb05a8e0_0 .net "clock", 0 0, o0000024beb009298;  0 drivers
S_0000024beaffa360 .scope module, "RegisterFile" "RegisterFile" 3 96;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "address1";
    .port_info 2 /INPUT 5 "address2";
    .port_info 3 /INPUT 5 "writeAddress";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /INPUT 1 "regWrite";
    .port_info 6 /OUTPUT 32 "outData1";
    .port_info 7 /OUTPUT 32 "outData2";
P_0000024beafefa50 .param/l "ADDRESS_WIDTH" 0 3 97, +C4<00000000000000000000000000000101>;
P_0000024beafefa88 .param/l "DATA_WIDTH" 0 3 97, +C4<00000000000000000000000000100000>;
L_0000024beb005c60 .functor BUFZ 32, L_0000024beb05b850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024beb005d40 .functor BUFZ 32, L_0000024beb05bfd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024beb05a7a0_0 .net *"_ivl_0", 31 0, L_0000024beb05b850;  1 drivers
v0000024beb05a0c0_0 .net *"_ivl_10", 6 0, L_0000024beb05b0d0;  1 drivers
L_0000024beb05d900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024beb05aca0_0 .net *"_ivl_13", 1 0, L_0000024beb05d900;  1 drivers
v0000024beb05a840_0 .net *"_ivl_2", 6 0, L_0000024beb05b7b0;  1 drivers
L_0000024beb05d8b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024beb05ac00_0 .net *"_ivl_5", 1 0, L_0000024beb05d8b8;  1 drivers
v0000024beb05aa20_0 .net *"_ivl_8", 31 0, L_0000024beb05bfd0;  1 drivers
o0000024beb009478 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000024beb05a160_0 .net "address1", 4 0, o0000024beb009478;  0 drivers
o0000024beb0094a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000024beb05ab60_0 .net "address2", 4 0, o0000024beb0094a8;  0 drivers
o0000024beb0094d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024beb05a480_0 .net "clock", 0 0, o0000024beb0094d8;  0 drivers
v0000024beb05a980 .array "data", 0 32, 31 0;
v0000024beb05a700_0 .net "outData1", 31 0, L_0000024beb005c60;  1 drivers
v0000024beb05a5c0_0 .net "outData2", 31 0, L_0000024beb005d40;  1 drivers
o0000024beb009568 .functor BUFZ 1, C4<z>; HiZ drive
v0000024beb05a660_0 .net "regWrite", 0 0, o0000024beb009568;  0 drivers
o0000024beb009598 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000024beb05aac0_0 .net "writeAddress", 4 0, o0000024beb009598;  0 drivers
o0000024beb0095c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024beb05b490_0 .net "writeData", 31 0, o0000024beb0095c8;  0 drivers
E_0000024beafed870 .event posedge, v0000024beb05a480_0;
L_0000024beb05b850 .array/port v0000024beb05a980, L_0000024beb05b7b0;
L_0000024beb05b7b0 .concat [ 5 2 0 0], o0000024beb009478, L_0000024beb05d8b8;
L_0000024beb05bfd0 .array/port v0000024beb05a980, L_0000024beb05b0d0;
L_0000024beb05b0d0 .concat [ 5 2 0 0], o0000024beb0094a8, L_0000024beb05d900;
S_0000024beaffa4f0 .scope module, "SignExtend" "SignExtend" 3 119;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "unextended";
    .port_info 1 /OUTPUT 32 "extended";
P_0000024beafc32d0 .param/l "FROM_WIDTH" 0 3 120, +C4<00000000000000000000000000010000>;
P_0000024beafc3308 .param/l "TO_WIDTH" 0 3 120, +C4<00000000000000000000000000100000>;
v0000024beb05bdf0_0 .net "extended", 31 0, L_0000024beb05b2b0;  1 drivers
o0000024beb0097a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000024beb05b170_0 .net "unextended", 15 0, o0000024beb0097a8;  0 drivers
L_0000024beb05b2b0 .extend/s 32, o0000024beb0097a8;
    .scope S_0000024beaff9b10;
T_0 ;
    %wait E_0000024beafed0b0;
    %load/vec4 v0000024beaff4db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000024beaff4e50_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0000024beaffa720_0;
    %pad/u 33;
    %load/vec4 v0000024beaff4d10_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000024beaff4ef0_0, 0, 33;
    %load/vec4 v0000024beaff4ef0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000024beaff4e50_0, 0, 32;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0000024beaffa720_0;
    %pad/u 33;
    %load/vec4 v0000024beaff4d10_0;
    %pad/u 33;
    %or;
    %assign/vec4 v0000024beaff4ef0_0, 0;
    %load/vec4 v0000024beaff4ef0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000024beaff4e50_0, 0, 32;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0000024beaffa720_0;
    %pad/u 33;
    %load/vec4 v0000024beaff4d10_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000024beb05a520_0;
    %parti/s 1, 0, 2;
    %pad/u 33;
    %add;
    %store/vec4 v0000024beaff4ef0_0, 0, 33;
    %load/vec4 v0000024beaff4ef0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000024beaff4e50_0, 0, 32;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0000024beaffa720_0;
    %pad/u 33;
    %load/vec4 v0000024beaff4d10_0;
    %pad/u 33;
    %sub;
    %assign/vec4 v0000024beaff4ef0_0, 0;
    %load/vec4 v0000024beaff4ef0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000024beaff4e50_0, 0, 32;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0000024beaffa720_0;
    %load/vec4 v0000024beaff4d10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0000024beaff4ef0_0, 0;
    %load/vec4 v0000024beaff4ef0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000024beaff4e50_0, 0, 32;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0000024beaffa720_0;
    %load/vec4 v0000024beaff4d10_0;
    %or;
    %nor/r;
    %pad/u 33;
    %assign/vec4 v0000024beaff4ef0_0, 0;
    %load/vec4 v0000024beaff4ef0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000024beaff4e50_0, 0, 32;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024beafffca0;
T_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024beb05a2a0_0, 0, 5;
    %pushi/vec4 4026531855, 0, 32;
    %store/vec4 v0000024beb05ad40_0, 0, 32;
    %pushi/vec4 4026532080, 0, 32;
    %store/vec4 v0000024beb05a200_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024beb05a340_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 19 "$display", "%0h & %0h = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v0000024beb05ad40_0, v0000024beb05a200_0, v0000024beb05ae80_0, &PV<v0000024beb05a3e0_0, 3, 1>, &PV<v0000024beb05a3e0_0, 2, 1>, &PV<v0000024beb05a3e0_0, 1, 1>, &PV<v0000024beb05a3e0_0, 0, 1> {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024beb05a2a0_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 23 "$display", "%0h | %0h = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v0000024beb05ad40_0, v0000024beb05a200_0, v0000024beb05ae80_0, &PV<v0000024beb05a3e0_0, 3, 1>, &PV<v0000024beb05a3e0_0, 2, 1>, &PV<v0000024beb05a3e0_0, 1, 1>, &PV<v0000024beb05a3e0_0, 0, 1> {0 0 0};
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0000024beb05a2a0_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 27 "$display", "!(%0h | %0h) = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v0000024beb05ad40_0, v0000024beb05a200_0, v0000024beb05ae80_0, &PV<v0000024beb05a3e0_0, 3, 1>, &PV<v0000024beb05a3e0_0, 2, 1>, &PV<v0000024beb05a3e0_0, 1, 1>, &PV<v0000024beb05a3e0_0, 0, 1> {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000024beb05a2a0_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 33 "$display", "%0h + %0h = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v0000024beb05ad40_0, v0000024beb05a200_0, v0000024beb05ae80_0, &PV<v0000024beb05a3e0_0, 3, 1>, &PV<v0000024beb05a3e0_0, 2, 1>, &PV<v0000024beb05a3e0_0, 1, 1>, &PV<v0000024beb05a3e0_0, 0, 1> {0 0 0};
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0000024beb05ad40_0, 0, 32;
    %pushi/vec4 291, 0, 32;
    %store/vec4 v0000024beb05a200_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024beb05a340_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 39 "$display", "%0h + %0h + 1 = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v0000024beb05ad40_0, v0000024beb05a200_0, v0000024beb05ae80_0, &PV<v0000024beb05a3e0_0, 3, 1>, &PV<v0000024beb05a3e0_0, 2, 1>, &PV<v0000024beb05a3e0_0, 1, 1>, &PV<v0000024beb05a3e0_0, 0, 1> {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000024beb05a2a0_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 43 "$display", "%0h - %0h = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v0000024beb05ad40_0, v0000024beb05a200_0, v0000024beb05ae80_0, &PV<v0000024beb05a3e0_0, 3, 1>, &PV<v0000024beb05a3e0_0, 2, 1>, &PV<v0000024beb05a3e0_0, 1, 1>, &PV<v0000024beb05a3e0_0, 0, 1> {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000024beaffa360;
T_2 ;
    %wait E_0000024beafed870;
    %load/vec4 v0000024beb05a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000024beb05b490_0;
    %load/vec4 v0000024beb05aac0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024beb05a980, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "MIPSComponents_ALU_tb.v";
    "./MIPSComponents.v";
