Running in Lattice mode

Starting:    C:\lscc\diamond\3.11_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.11_x64\synpbase
Hostname:    DESKTOP-VE269NP
Date:        Mon Oct  5 20:30:20 2020
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch ejemplo_Top_impl1_synplify.tcl
ProductType: synplify_pro




log file: "D:\Semestre 2-2020\DSD\Ejercicios\Top\impl1\ejemplo_Top_impl1.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Mon Oct  5 20:30:21 2020

Return Code: 0
Run Time:00h:00m:01s
log file: "D:\Semestre 2-2020\DSD\Ejercicios\Top\impl1\ejemplo_Top_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running Flow: compile (Compile) on proj_1|impl1
# Mon Oct  5 20:30:22 2020

Running Flow: compile_flow (Compile Process) on proj_1|impl1
# Mon Oct  5 20:30:22 2020

Running: compiler (Compile Input) on proj_1|impl1
# Mon Oct  5 20:30:22 2020
Copied D:\Semestre 2-2020\DSD\Ejercicios\Top\impl1\synwork\ejemplo_Top_impl1_comp.srs to D:\Semestre 2-2020\DSD\Ejercicios\Top\impl1\ejemplo_Top_impl1.srs

compiler completed
# Mon Oct  5 20:30:27 2020

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Mon Oct  5 20:30:27 2020

multi_srs_gen completed
# Mon Oct  5 20:30:27 2020

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Semestre 2-2020\DSD\Ejercicios\Top\impl1\synwork\ejemplo_Top_impl1_mult.srs to D:\Semestre 2-2020\DSD\Ejercicios\Top\impl1\ejemplo_Top_impl1.srs
Copied D:\Semestre 2-2020\DSD\Ejercicios\Top\impl1\ejemplo_Top_impl1.srr to D:\Semestre 2-2020\DSD\Ejercicios\Top\impl1\ejemplo_Top_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Premap) on proj_1|impl1
# Mon Oct  5 20:30:27 2020

premap completed with warnings
# Mon Oct  5 20:30:30 2020

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on proj_1|impl1

Running Flow: map (Map) on proj_1|impl1
# Mon Oct  5 20:30:30 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Mon Oct  5 20:30:30 2020
Copied D:\Semestre 2-2020\DSD\Ejercicios\Top\impl1\synwork\ejemplo_Top_impl1_m.srm to D:\Semestre 2-2020\DSD\Ejercicios\Top\impl1\ejemplo_Top_impl1.srm

fpga_mapper completed with warnings
# Mon Oct  5 20:30:35 2020

Return Code: 1
Run Time:00h:00m:05s
Complete: Map on proj_1|impl1
Copied D:\Semestre 2-2020\DSD\Ejercicios\Top\impl1\ejemplo_Top_impl1.srr to D:\Semestre 2-2020\DSD\Ejercicios\Top\impl1\ejemplo_Top_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "ejemplo_Top_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\Semestre 2-2020\DSD\Ejercicios\Top\impl1\proj_1.prj
batch mode default:no
