$date
	Tue Oct  8 22:41:54 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module xtop_tb $end
$var wire 32 ! C [31:0] $end
$var reg 16 " A [15:0] $end
$var reg 16 # B [15:0] $end
$var reg 1 $ clk $end
$var reg 32 % data_out_ref [31:0] $end
$var integer 32 & i [31:0] $end
$scope module nultiplier $end
$var wire 16 ' A [15:0] $end
$var wire 16 ( B [15:0] $end
$var reg 32 ) C [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
bx &
bx %
x$
bx #
bx "
bx !
$end
#50100
b0 !
b0 )
b100 %
b0 &
b0 #
b0 (
b10 "
b10 '
#60100
b100 !
b100 )
b110 %
b1 &
b10 #
b10 (
#70100
b110 !
b110 )
b1000 %
b10 &
b11 #
b11 (
#80100
b1000 !
b1000 )
b1010 %
b11 &
b100 #
b100 (
#90100
b1010 !
b1010 )
b1100 %
b100 &
b101 #
b101 (
#100100
b1100 !
b1100 )
b1110 %
b101 &
b110 #
b110 (
#110100
b1110 !
b1110 )
b10000 %
b110 &
b111 #
b111 (
#120100
b10000 !
b10000 )
b10010 %
b111 &
b1000 #
b1000 (
#130100
b10010 !
b10010 )
b10100 %
b1000 &
b1001 #
b1001 (
#140100
b10100 !
b10100 )
b10110 %
b1001 &
b1010 #
b1010 (
#150100
b10110 !
b10110 )
b1010 &
b1011 #
b1011 (
