
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4245 (git sha1 2e421feb, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: ./Ulx3sMinimal.v
Parsing Verilog input from `./Ulx3sMinimal.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (./Ulx3sMinimal.v:751)
Warning: Yosys has only limited support for tri-state logic at the moment. (./Ulx3sMinimal.v:752)
Warning: Yosys has only limited support for tri-state logic at the moment. (./Ulx3sMinimal.v:753)
Warning: Yosys has only limited support for tri-state logic at the moment. (./Ulx3sMinimal.v:754)
Warning: Yosys has only limited support for tri-state logic at the moment. (./Ulx3sMinimal.v:755)
Warning: Yosys has only limited support for tri-state logic at the moment. (./Ulx3sMinimal.v:756)
Warning: Yosys has only limited support for tri-state logic at the moment. (./Ulx3sMinimal.v:757)
Warning: Yosys has only limited support for tri-state logic at the moment. (./Ulx3sMinimal.v:758)
Storing AST representation for module `$abstract\Ulx3sMinimal'.
Storing AST representation for module `$abstract\BmbUartCtrl'.
Storing AST representation for module `$abstract\BmbGpio2'.
Storing AST representation for module `$abstract\BmbClint'.
Storing AST representation for module `$abstract\BmbDecoder_2'.
Storing AST representation for module `$abstract\BmbArbiter'.
Storing AST representation for module `$abstract\BmbOnChipRam'.
Storing AST representation for module `$abstract\BmbDecoder_1'.
Storing AST representation for module `$abstract\BufferCC_4'.
Storing AST representation for module `$abstract\BmbDecoder'.
Storing AST representation for module `$abstract\SystemDebugger'.
Storing AST representation for module `$abstract\JtagBridge'.
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\BufferCC_3'.
Storing AST representation for module `$abstract\BufferCC_2'.
Storing AST representation for module `$abstract\StreamFifo'.
Storing AST representation for module `$abstract\UartCtrl'.
Storing AST representation for module `$abstract\StreamArbiter'.
Storing AST representation for module `$abstract\FlowCCByToggle'.
Storing AST representation for module `$abstract\StreamFifoLowLatency'.
Storing AST representation for module `$abstract\UartCtrlRx'.
Storing AST representation for module `$abstract\UartCtrlTx'.
Storing AST representation for module `$abstract\BufferCC_1'.
Storing AST representation for module `$abstract\BufferCC'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./top.v
Parsing Verilog input from `./top.v' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.
Warning: wire '\reset' is assigned in a block at ./top.v:83.5-83.18.
Warning: wire '\reset' is assigned in a block at ./top.v:88.7-88.20.
./top.v:74: Warning: Identifier `\clk' is implicitly declared.
./top.v:75: Warning: Identifier `\sdram_clock' is implicitly declared.
./top.v:83: Warning: Identifier `\reset' is implicitly declared.
./top.v:95: Warning: Identifier `\LCD_CLK' is implicitly declared.

4.4.1. Analyzing design hierarchy..
Top module:  \top

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\Ulx3sMinimal'.
Generating RTLIL representation for module `\Ulx3sMinimal'.

4.4.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \Ulx3sMinimal

4.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbUartCtrl'.
Generating RTLIL representation for module `\BmbUartCtrl'.

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbGpio2'.
Generating RTLIL representation for module `\BmbGpio2'.

4.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbClint'.
Generating RTLIL representation for module `\BmbClint'.

4.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder_2'.
Generating RTLIL representation for module `\BmbDecoder_2'.

4.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbArbiter'.
Generating RTLIL representation for module `\BmbArbiter'.

4.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbOnChipRam'.
Generating RTLIL representation for module `\BmbOnChipRam'.

4.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder_1'.
Generating RTLIL representation for module `\BmbDecoder_1'.

4.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_4'.
Generating RTLIL representation for module `\BufferCC_4'.

4.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder'.
Generating RTLIL representation for module `\BmbDecoder'.

4.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\SystemDebugger'.
Generating RTLIL representation for module `\SystemDebugger'.

4.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\JtagBridge'.
Generating RTLIL representation for module `\JtagBridge'.

4.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

4.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_3'.
Generating RTLIL representation for module `\BufferCC_3'.

4.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_2'.
Generating RTLIL representation for module `\BufferCC_2'.

4.4.18. Analyzing design hierarchy..
Top module:  \top
Used module:     \Ulx3sMinimal
Used module:         \BmbUartCtrl
Used module:         \BmbGpio2
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbArbiter
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BufferCC_4
Used module:         \BmbDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:         \VexRiscv
Used module:         \BufferCC_3
Used module:         \BufferCC_2

4.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency'.
Generating RTLIL representation for module `\StreamFifoLowLatency'.

4.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\FlowCCByToggle'.
Generating RTLIL representation for module `\FlowCCByToggle'.

4.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamArbiter'.
Generating RTLIL representation for module `\StreamArbiter'.

4.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifo'.
Generating RTLIL representation for module `\StreamFifo'.

4.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrl'.
Generating RTLIL representation for module `\UartCtrl'.

4.4.24. Analyzing design hierarchy..
Top module:  \top
Used module:     \Ulx3sMinimal
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:         \BmbGpio2
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BufferCC_4
Used module:         \BmbDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:         \VexRiscv
Used module:             \StreamFifoLowLatency
Used module:         \BufferCC_3
Used module:         \BufferCC_2

4.4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrlRx'.
Generating RTLIL representation for module `\UartCtrlRx'.

4.4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrlTx'.
Generating RTLIL representation for module `\UartCtrlTx'.

4.4.27. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_1'.
Generating RTLIL representation for module `\BufferCC_1'.

4.4.28. Analyzing design hierarchy..
Top module:  \top
Used module:     \Ulx3sMinimal
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BufferCC_4
Used module:         \BmbDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:             \StreamFifoLowLatency
Used module:         \BufferCC_3
Used module:         \BufferCC_2

4.4.29. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC'.
Generating RTLIL representation for module `\BufferCC'.

4.4.30. Analyzing design hierarchy..
Top module:  \top
Used module:     \Ulx3sMinimal
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BufferCC_4
Used module:         \BmbDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:             \StreamFifoLowLatency
Used module:         \BufferCC_3
Used module:         \BufferCC_2

4.4.31. Analyzing design hierarchy..
Top module:  \top
Used module:     \Ulx3sMinimal
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BufferCC_4
Used module:         \BmbDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:             \StreamFifoLowLatency
Used module:         \BufferCC_3
Used module:         \BufferCC_2
Removing unused module `$abstract\top'.
Removing unused module `$abstract\BufferCC'.
Removing unused module `$abstract\BufferCC_1'.
Removing unused module `$abstract\UartCtrlTx'.
Removing unused module `$abstract\UartCtrlRx'.
Removing unused module `$abstract\StreamFifoLowLatency'.
Removing unused module `$abstract\FlowCCByToggle'.
Removing unused module `$abstract\StreamArbiter'.
Removing unused module `$abstract\UartCtrl'.
Removing unused module `$abstract\StreamFifo'.
Removing unused module `$abstract\BufferCC_2'.
Removing unused module `$abstract\BufferCC_3'.
Removing unused module `$abstract\VexRiscv'.
Removing unused module `$abstract\JtagBridge'.
Removing unused module `$abstract\SystemDebugger'.
Removing unused module `$abstract\BmbDecoder'.
Removing unused module `$abstract\BufferCC_4'.
Removing unused module `$abstract\BmbDecoder_1'.
Removing unused module `$abstract\BmbOnChipRam'.
Removing unused module `$abstract\BmbArbiter'.
Removing unused module `$abstract\BmbDecoder_2'.
Removing unused module `$abstract\BmbClint'.
Removing unused module `$abstract\BmbGpio2'.
Removing unused module `$abstract\BmbUartCtrl'.
Removing unused module `$abstract\Ulx3sMinimal'.
Removed 25 unused modules.
Warning: Resizing cell port top.u_saxon.system_gpioA_gpio from 3 bits to 8 bits.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:0$1047'.
Removing empty process `BmbOnChipRam.$proc$./Ulx3sMinimal.v:0$513'.
Cleaned up 1 empty switch.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6906$1189 in module BufferCC.
Marked 3 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6794$1180 in module UartCtrlTx.
Marked 3 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6768$1173 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6749$1171 in module UartCtrlTx.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6738$1169 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6728$1166 in module UartCtrlTx.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6599$1144 in module UartCtrlRx.
Marked 6 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6520$1131 in module UartCtrlRx.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6498$1116 in module UartCtrlRx.
Marked 5 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6469$1114 in module UartCtrlRx.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6063$1108 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6049$1107 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6042$1106 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5928$1103 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5913$1100 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6153$1098 in module StreamArbiter.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6231$1076 in module FlowCCByToggle.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6350$1070 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6340$1067 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6332$1066 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6323$1065 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6307$1056 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6300$1055 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6291$1053 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6284$1052 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:6277$1051 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5877$1049 in module BufferCC_2.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5853$1048 in module BufferCC_3.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5774$1045 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5536$1034 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5523$1031 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5445$980 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5433$978 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5418$977 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5396$965 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5384$964 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5365$957 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5285$951 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5268$948 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5253$943 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5239$931 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5222$930 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5157$927 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5143$926 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5129$922 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5119$919 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5081$898 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:5013$891 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4996$882 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4980$874 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4970$864 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4942$853 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4907$834 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4884$823 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4862$812 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4848$806 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4839$804 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4829$799 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4820$796 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4807$793 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4792$792 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4776$791 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4767$790 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4760$789 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4747$788 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4732$787 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4723$786 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4711$785 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4690$784 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4683$783 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4676$782 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4647$781 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:4128$767 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./Ulx3sMinimal.v:3315$646 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:3301$645 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:3247$628 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:3079$624 in module SystemDebugger.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:3053$622 in module SystemDebugger.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2978$608 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2968$602 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2961$601 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2954$597 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2934$577 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2922$575 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2836$567 in module BufferCC_4.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2794$563 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2784$555 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2776$554 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2769$553 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2761$549 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2741$528 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2726$526 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2710$522 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2682$517 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2560$507 in module BmbOnChipRam.
Marked 5 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2527$456 in module BmbOnChipRam.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2449$447 in module BmbArbiter.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2289$443 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2278$433 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2270$432 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2263$431 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2255$427 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2235$405 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2220$403 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2204$399 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2188$395 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:2151$386 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1994$379 in module BmbClint.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1979$374 in module BmbClint.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1955$362 in module BmbClint.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1838$356 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1766$336 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1742$324 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1529$313 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1514$312 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1500$311 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1486$310 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1470$305 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1456$304 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1440$299 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1432$298 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1425$297 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1409$296 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1376$293 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1352$281 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1105$271 in module Ulx3sMinimal.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:1097$270 in module Ulx3sMinimal.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:903$260 in module Ulx3sMinimal.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:877$254 in module Ulx3sMinimal.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:862$253 in module Ulx3sMinimal.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:841$249 in module Ulx3sMinimal.
Marked 2 switch rules as full_case in process $proc$./Ulx3sMinimal.v:831$248 in module Ulx3sMinimal.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:822$246 in module Ulx3sMinimal.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:815$245 in module Ulx3sMinimal.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:808$244 in module Ulx3sMinimal.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:801$243 in module Ulx3sMinimal.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:794$242 in module Ulx3sMinimal.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:787$241 in module Ulx3sMinimal.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:780$240 in module Ulx3sMinimal.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:773$239 in module Ulx3sMinimal.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:766$238 in module Ulx3sMinimal.
Marked 1 switch rules as full_case in process $proc$./Ulx3sMinimal.v:759$237 in module Ulx3sMinimal.
Marked 2 switch rules as full_case in process $proc$./top.v:80$224 in module top.
Removed a total of 0 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 26 redundant assignments.
Promoted 372 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\FlowCCByToggle.$proc$./Ulx3sMinimal.v:6190$1077'.
  Set init value: \inputArea_target = 1'0
Found init rule in `\JtagBridge.$proc$./Ulx3sMinimal.v:3138$666'.
  Set init value: \jtag_tap_fsm_state = 4'0000
Found init rule in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:184$275'.
  Set init value: \debugCdCtrl_logic_outputReset = 1'1
Found init rule in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:182$274'.
  Set init value: \debugCdCtrl_logic_holdingLogic_resetCounter = 12'000000000000

4.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \debugCdCtrl_external_reset in `\BufferCC_2.$proc$./Ulx3sMinimal.v:5877$1049'.
Found async reset \debugCdCtrl_logic_outputReset in `\BufferCC_3.$proc$./Ulx3sMinimal.v:5853$1048'.
Found async reset \system_cpu_debugReset in `\BufferCC_4.$proc$./Ulx3sMinimal.v:2836$567'.

4.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
     1/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN[3:0]$184
     2/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA[3:0]$183
     3/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR[3:0]$182
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
     1/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN[3:0]$126
     2/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA[3:0]$125
     3/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR[3:0]$124
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Creating decoders for process `\BufferCC.$proc$./Ulx3sMinimal.v:6906$1189'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BufferCC_1.$proc$./Ulx3sMinimal.v:6887$1188'.
Creating decoders for process `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6840$1184'.
     1/2: $0\tickCounter_value[2:0]
     2/2: $0\stateMachine_parity[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6794$1180'.
     1/3: $0\_zz_io_txd[0:0]
     2/3: $0\clockDivider_counter_value[2:0]
     3/3: $0\stateMachine_state[2:0]
Creating decoders for process `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6768$1173'.
     1/3: $3\io_write_ready[0:0]
     2/3: $2\io_write_ready[0:0]
     3/3: $1\io_write_ready[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6749$1171'.
     1/1: $1\stateMachine_txd[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6738$1169'.
     1/2: $2\clockDivider_counter_valueNext[2:0]
     2/2: $1\clockDivider_counter_valueNext[2:0]
Creating decoders for process `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6728$1166'.
     1/1: $1\clockDivider_counter_willIncrement[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6599$1144'.
     1/9: $2$lookahead\stateMachine_shifter$1143[7:0]$1157
     2/9: $2$bitselwrite$data$./Ulx3sMinimal.v:6626$1111[7:0]$1156
     3/9: $2$bitselwrite$mask$./Ulx3sMinimal.v:6626$1110[7:0]$1155
     4/9: $1$lookahead\stateMachine_shifter$1143[7:0]$1153
     5/9: $1$bitselwrite$data$./Ulx3sMinimal.v:6626$1111[7:0]$1152
     6/9: $1$bitselwrite$mask$./Ulx3sMinimal.v:6626$1110[7:0]$1151
     7/9: $0\stateMachine_parity[0:0]
     8/9: $0\bitCounter_value[2:0]
     9/9: $0\bitTimer_counter[2:0]
Creating decoders for process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6520$1131'.
     1/8: $0\stateMachine_validReg[0:0]
     2/8: $0\sampler_tick[0:0]
     3/8: $0\sampler_value[0:0]
     4/8: $0\_zz_io_rts[0:0]
     5/8: $0\stateMachine_state[2:0]
     6/8: $0\break_counter[6:0]
     7/8: $0\sampler_samples_2[0:0]
     8/8: $0\sampler_samples_1[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6498$1116'.
     1/2: $2\bitTimer_tick[0:0]
     2/2: $1\bitTimer_tick[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6469$1114'.
     1/5: $5\io_error[0:0]
     2/5: $4\io_error[0:0]
     3/5: $3\io_error[0:0]
     4/5: $2\io_error[0:0]
     5/5: $1\io_error[0:0]
Creating decoders for process `\UartCtrl.$proc$./Ulx3sMinimal.v:6063$1108'.
     1/2: $0\clockDivider_tickReg[0:0]
     2/2: $0\clockDivider_counter[11:0]
Creating decoders for process `\UartCtrl.$proc$./Ulx3sMinimal.v:6049$1107'.
     1/1: $1\io_write_ready[0:0]
Creating decoders for process `\UartCtrl.$proc$./Ulx3sMinimal.v:6042$1106'.
     1/1: $1\io_write_thrown_valid[0:0]
Creating decoders for process `\StreamFifo.$proc$./Ulx3sMinimal.v:5941$1104'.
     1/1: $0\io_push_rData[7:0]
Creating decoders for process `\StreamFifo.$proc$./Ulx3sMinimal.v:5928$1103'.
     1/1: $0\io_push_rValid[0:0]
Creating decoders for process `\StreamFifo.$proc$./Ulx3sMinimal.v:5913$1100'.
     1/1: $1\io_push_ready[0:0]
Creating decoders for process `\StreamArbiter.$proc$./Ulx3sMinimal.v:6166$1099'.
     1/2: $0\maskLocked_1[0:0]
     2/2: $0\maskLocked_0[0:0]
Creating decoders for process `\StreamArbiter.$proc$./Ulx3sMinimal.v:6153$1098'.
     1/1: $0\locked[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./Ulx3sMinimal.v:6190$1077'.
Creating decoders for process `\FlowCCByToggle.$proc$./Ulx3sMinimal.v:6231$1076'.
     1/1: $0\outputArea_flow_m2sPipe_valid[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./Ulx3sMinimal.v:6223$1075'.
     1/2: $0\outputArea_flow_m2sPipe_payload_fragment[0:0]
     2/2: $0\outputArea_flow_m2sPipe_payload_last[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./Ulx3sMinimal.v:6215$1073'.
     1/3: $0\inputArea_data_fragment[0:0]
     2/3: $0\inputArea_data_last[0:0]
     3/3: $0\inputArea_target[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6363$1071'.
     1/1: $0\_zz_io_pop_payload_error_1[32:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6350$1070'.
     1/1: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6340$1067'.
     1/1: $1\io_pop_payload_inst[31:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6332$1066'.
     1/1: $1\io_pop_payload_error[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6323$1065'.
     1/1: $1\io_pop_valid[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6307$1056'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6300$1055'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6291$1053'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6284$1052'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6277$1051'.
     1/1: $1\when_Phase_l623[0:0]
Creating decoders for process `\BufferCC_2.$proc$./Ulx3sMinimal.v:5877$1049'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BufferCC_3.$proc$./Ulx3sMinimal.v:5853$1048'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5774$1045'.
     1/7: $0\DebugPlugin_disableEbreak[0:0]
     2/7: $0\DebugPlugin_debugUsed[0:0]
     3/7: $0\DebugPlugin_haltedByBreak[0:0]
     4/7: $0\DebugPlugin_godmode[0:0]
     5/7: $0\DebugPlugin_stepIt[0:0]
     6/7: $0\DebugPlugin_haltIt[0:0]
     7/7: $0\DebugPlugin_resetIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5757$1042'.
     1/2: $0\DebugPlugin_firstCycle[0:0]
     2/2: $0\DebugPlugin_busReadDataReg[31:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
     1/27: $0\decode_to_execute_DO_EBREAK[0:0]
     2/27: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
     3/27: $0\decode_to_execute_IS_FENCEI[0:0]
     4/27: $0\decode_to_execute_BRANCH_CTRL[1:0]
     5/27: $0\decode_to_execute_SHIFT_CTRL[1:0]
     6/27: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
     7/27: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
     8/27: $0\decode_to_execute_ALU_CTRL[1:0]
     9/27: $0\decode_to_execute_RS2_USE[0:0]
    10/27: $0\decode_to_execute_MEMORY_STORE[0:0]
    11/27: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    12/27: $0\decode_to_execute_SRC2_CTRL[1:0]
    13/27: $0\decode_to_execute_RS1_USE[0:0]
    14/27: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    15/27: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    16/27: $0\decode_to_execute_SRC1_CTRL[1:0]
    17/27: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    18/27: $0\decode_to_execute_INSTRUCTION[31:0]
    19/27: $0\decode_to_execute_PC[31:0]
    20/27: $0\execute_LightShifterPlugin_shiftReg[31:0]
    21/27: $0\execute_LightShifterPlugin_amplitudeReg[4:0]
    22/27: $0\IBusSimplePlugin_cmd_rData_pc[31:0]
    23/27: $0\IBusSimplePlugin_injector_formal_rawInDecode[31:0]
    24/27: $0\_zz_IBusSimplePlugin_injector_decodeInput_payload_isRvc[0:0]
    25/27: $0\_zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[31:0]
    26/27: $0\_zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_error[0:0]
    27/27: $0\_zz_IBusSimplePlugin_injector_decodeInput_payload_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
     1/17: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
     2/17: $0\IBusSimplePlugin_rspJoin_rspBuffer_discardCounter[2:0]
     3/17: $0\IBusSimplePlugin_pending_value[2:0]
     4/17: $0\IBusSimplePlugin_fetchPc_booted[0:0]
     5/17: $0\switch_Fetcher_l362[2:0]
     6/17: $0\execute_LightShifterPlugin_isActive[0:0]
     7/17: $0\_zz_dBus_cmd_valid[0:0]
     8/17: $0\IBusSimplePlugin_cmd_rValid[0:0]
     9/17: $0\IBusSimplePlugin_injector_nextPcCalc_valids_2[0:0]
    10/17: $0\IBusSimplePlugin_injector_nextPcCalc_valids_1[0:0]
    11/17: $0\IBusSimplePlugin_injector_nextPcCalc_valids_0[0:0]
    12/17: $0\_zz_IBusSimplePlugin_injector_decodeInput_valid[0:0]
    13/17: $0\_zz_IBusSimplePlugin_iBusRsp_stages_0_output_ready_2[0:0]
    14/17: $0\IBusSimplePlugin_fetchPc_inc[0:0]
    15/17: $0\IBusSimplePlugin_fetchPc_correctionReg[0:0]
    16/17: $0\IBusSimplePlugin_fetchPc_pcReg[31:0]
    17/17: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5523$1031'.
     1/1: $1\IBusSimplePlugin_injectionPort_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5445$980'.
     1/3: $3\IBusSimplePlugin_injectionPort_valid[0:0]
     2/3: $2\IBusSimplePlugin_injectionPort_valid[0:0]
     3/3: $1\IBusSimplePlugin_injectionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5433$978'.
     1/5: $1\debug_bus_rsp_data[4:0] [4]
     2/5: $1\debug_bus_rsp_data[4:0] [2]
     3/5: $1\debug_bus_rsp_data[4:0] [1]
     4/5: $1\debug_bus_rsp_data[4:0] [0]
     5/5: $1\debug_bus_rsp_data[4:0] [3]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5418$977'.
     1/3: $3\debug_bus_cmd_ready[0:0]
     2/3: $2\debug_bus_cmd_ready[0:0]
     3/3: $1\debug_bus_cmd_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5396$965'.
     1/3: $3\HazardSimplePlugin_src1Hazard[0:0]
     2/3: $2\HazardSimplePlugin_src1Hazard[0:0]
     3/3: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5384$964'.
     1/3: $3\HazardSimplePlugin_src0Hazard[0:0]
     2/3: $2\HazardSimplePlugin_src0Hazard[0:0]
     3/3: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5365$957'.
     1/1: $1\_zz_execute_BranchPlugin_branch_src2_6[31:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5343$956'.
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5319$955'.
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5304$954'.
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5285$951'.
     1/1: $1\_zz_execute_BRANCH_DO_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5268$948'.
     1/1: $1\_zz_execute_BRANCH_DO[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5253$943'.
     1/1: $1\_zz_lastStageRegFileWrite_payload_data_1[31:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5239$931'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5222$930'.
     1/1: $1\_zz_execute_SRC2_4[31:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5199$929'.
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5175$928'.
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5157$927'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5143$926'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5129$922'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5119$919'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5081$898'.
     1/1: $1\execute_DBusSimplePlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5061$897'.
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5032$894'.
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:5013$891'.
     1/2: $1\execute_DBusSimplePlugin_rspShifted[15:0] [15:8]
     2/2: $1\execute_DBusSimplePlugin_rspShifted[15:0] [7:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4996$882'.
     1/1: $1\_zz_execute_DBusSimplePlugin_formalMask[3:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4980$874'.
     1/1: $1\_zz_dBus_cmd_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4970$864'.
     1/1: $1\execute_DBusSimplePlugin_skipCmd[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4942$853'.
     1/1: $1\IBusSimplePlugin_rspJoin_fetchRsp_rsp_error[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4907$834'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4884$823'.
     1/2: $2\IBusSimplePlugin_iBusRsp_readyForError[0:0]
     2/2: $1\IBusSimplePlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4862$812'.
     1/1: $1\IBusSimplePlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4848$806'.
     1/1: $1\IBusSimplePlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4839$804'.
     1/1: $1\IBusSimplePlugin_fetchPc_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4829$799'.
     1/1: $1\IBusSimplePlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4820$796'.
     1/1: $1\IBusSimplePlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4807$793'.
     1/2: $2\IBusSimplePlugin_incomingInstruction[0:0]
     2/2: $1\IBusSimplePlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4792$792'.
     1/4: $4\IBusSimplePlugin_fetcherHalt[0:0]
     2/4: $3\IBusSimplePlugin_fetcherHalt[0:0]
     3/4: $2\IBusSimplePlugin_fetcherHalt[0:0]
     4/4: $1\IBusSimplePlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4776$791'.
     1/3: $3\execute_arbitration_flushNext[0:0]
     2/3: $2\execute_arbitration_flushNext[0:0]
     3/3: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4767$790'.
     1/2: $2\execute_arbitration_flushIt[0:0]
     2/2: $1\execute_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4760$789'.
     1/1: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4747$788'.
     1/3: $3\execute_arbitration_haltByOther[0:0]
     2/3: $2\execute_arbitration_haltByOther[0:0]
     3/3: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4732$787'.
     1/4: $4\execute_arbitration_haltItself[0:0]
     2/4: $3\execute_arbitration_haltItself[0:0]
     3/4: $2\execute_arbitration_haltItself[0:0]
     4/4: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4723$786'.
     1/1: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4711$785'.
     1/1: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4690$784'.
     1/2: $2\_zz_lastStageRegFileWrite_payload_data[31:0]
     2/2: $1\_zz_lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4683$783'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4676$782'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4647$781'.
     1/2: $2\_zz_decode_to_execute_INSTRUCTION[22:22]
     2/2: $1\_zz_decode_to_execute_INSTRUCTION[12:12]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4128$767'.
     1/3: $1$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$773
     2/3: $1$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_DATA[31:0]$772
     3/3: $1$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_ADDR[4:0]$771
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4122$765'.
     1/1: $0\_zz_RegFilePlugin_regFile_port1[31:0]
Creating decoders for process `\VexRiscv.$proc$./Ulx3sMinimal.v:4116$763'.
     1/1: $0\_zz_RegFilePlugin_regFile_port0[31:0]
Creating decoders for process `\JtagBridge.$proc$./Ulx3sMinimal.v:3138$666'.
Creating decoders for process `\JtagBridge.$proc$./Ulx3sMinimal.v:3393$665'.
Creating decoders for process `\JtagBridge.$proc$./Ulx3sMinimal.v:3351$655'.
     1/4: $0\_zz_jtag_tap_tdoDr_1[33:0]
     2/4: $0\_zz_jtag_tap_tdoDr[31:0]
     3/4: $0\jtag_tap_instructionShift[3:0]
     4/4: $0\jtag_tap_instruction[3:0]
Creating decoders for process `\JtagBridge.$proc$./Ulx3sMinimal.v:3340$654'.
     1/3: $0\system_rsp_payload_data[31:0]
     2/3: $0\system_rsp_payload_error[0:0]
     3/3: $0\system_rsp_valid[0:0]
Creating decoders for process `\JtagBridge.$proc$./Ulx3sMinimal.v:3315$646'.
     1/3: $3\jtag_tap_tdoDr[0:0]
     2/3: $2\jtag_tap_tdoDr[0:0]
     3/3: $1\jtag_tap_tdoDr[0:0]
Creating decoders for process `\JtagBridge.$proc$./Ulx3sMinimal.v:3301$645'.
     1/1: $1\jtag_tap_tdoUnbufferd[0:0]
Creating decoders for process `\JtagBridge.$proc$./Ulx3sMinimal.v:3247$628'.
     1/1: $1\_zz_jtag_tap_fsm_stateNext[3:0]
Creating decoders for process `\SystemDebugger.$proc$./Ulx3sMinimal.v:3079$624'.
     1/2: $0\dispatcher_headerShifter[7:0]
     2/2: $0\dispatcher_dataShifter[66:0]
Creating decoders for process `\SystemDebugger.$proc$./Ulx3sMinimal.v:3053$622'.
     1/3: $0\dispatcher_counter[2:0]
     2/3: $0\dispatcher_headerLoaded[0:0]
     3/3: $0\dispatcher_dataLoaded[0:0]
Creating decoders for process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2993$610'.
     1/2: $0\logic_rspNoHit_singleBeatRsp[0:0]
     2/2: $0\logic_rspHits_0[0:0]
Creating decoders for process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2978$608'.
     1/2: $0\logic_rspPendingCounter[6:0]
     2/2: $0\logic_rspNoHit_doIt[0:0]
Creating decoders for process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2968$602'.
     1/1: $1\io_input_rsp_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2961$601'.
     1/1: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2954$597'.
     1/1: $1\io_input_rsp_valid[0:0]
Creating decoders for process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2934$577'.
     1/1: $1\logic_input_ready[0:0]
Creating decoders for process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2922$575'.
     1/1: $1\io_outputs_0_cmd_valid[0:0]
Creating decoders for process `\BufferCC_4.$proc$./Ulx3sMinimal.v:2836$567'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2809$565'.
     1/4: $0\logic_rspNoHit_context[0:0]
     2/4: $0\logic_rspNoHit_singleBeatRsp[0:0]
     3/4: $0\logic_rspHits_1[0:0]
     4/4: $0\logic_rspHits_0[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2794$563'.
     1/2: $0\logic_rspPendingCounter[6:0]
     2/2: $0\logic_rspNoHit_doIt[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2784$555'.
     1/1: $1\io_input_rsp_payload_fragment_context[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2776$554'.
     1/1: $1\io_input_rsp_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2769$553'.
     1/1: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2761$549'.
     1/1: $1\io_input_rsp_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2741$528'.
     1/1: $1\logic_input_ready[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2726$526'.
     1/1: $1\io_outputs_1_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2710$522'.
     1/1: $1\io_outputs_0_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2682$517'.
     1/4: $1\_zz_io_input_rsp_payload_fragment_context[0:0]
     2/4: $1\_zz_io_input_rsp_payload_fragment_data[31:0]
     3/4: $1\_zz_io_input_rsp_payload_fragment_opcode[0:0]
     4/4: $1\_zz_io_input_rsp_payload_last_1[0:0]
Creating decoders for process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2570$508'.
     1/2: $0\io_bus_cmd_payload_fragment_context_regNextWhen[0:0]
     2/2: $0\io_bus_cmd_payload_fragment_source_regNextWhen[0:0]
Creating decoders for process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2560$507'.
     1/1: $0\io_bus_cmd_valid_regNextWhen[0:0]
Creating decoders for process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
     1/28: $2$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_EN[7:0]$500
     2/28: $2$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_DATA[7:0]$499
     3/28: $2$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_ADDR[12:0]$498
     4/28: $2$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_EN[7:0]$496
     5/28: $2$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_DATA[7:0]$495
     6/28: $2$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_ADDR[12:0]$494
     7/28: $2$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_EN[7:0]$492
     8/28: $2$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_DATA[7:0]$491
     9/28: $2$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_ADDR[12:0]$490
    10/28: $2$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_EN[7:0]$488
    11/28: $2$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_DATA[7:0]$487
    12/28: $2$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_ADDR[12:0]$486
    13/28: $1$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_EN[7:0]$480
    14/28: $1$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_DATA[7:0]$479
    15/28: $1$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_ADDR[12:0]$478
    16/28: $1$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_EN[7:0]$477
    17/28: $1$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_DATA[7:0]$476
    18/28: $1$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_ADDR[12:0]$475
    19/28: $1$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_EN[7:0]$474
    20/28: $1$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_DATA[7:0]$473
    21/28: $1$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_ADDR[12:0]$472
    22/28: $1$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_EN[7:0]$471
    23/28: $1$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_DATA[7:0]$470
    24/28: $1$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_ADDR[12:0]$469
    25/28: $0\_zz_ram_port0[31:0] [31:24]
    26/28: $0\_zz_ram_port0[31:0] [23:16]
    27/28: $0\_zz_ram_port0[31:0] [15:8]
    28/28: $0\_zz_ram_port0[31:0] [7:0]
Creating decoders for process `\BmbArbiter.$proc$./Ulx3sMinimal.v:2449$447'.
     1/1: $1\_zz_io_output_rsp_ready[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
     1/16: $0\logic_rspNoHit_context[0:0]
     2/16: $0\logic_rspNoHit_singleBeatRsp[0:0]
     3/16: $0\logic_rspHits_2[0:0]
     4/16: $0\logic_rspHits_1[0:0]
     5/16: $0\logic_rspHits_0[0:0]
     6/16: $0\logic_noHitS1[0:0]
     7/16: $0\logic_hitsS1_2[0:0]
     8/16: $0\logic_hitsS1_1[0:0]
     9/16: $0\logic_hitsS1_0[0:0]
    10/16: $0\io_input_cmd_rData_fragment_context[0:0]
    11/16: $0\io_input_cmd_rData_fragment_mask[3:0]
    12/16: $0\io_input_cmd_rData_fragment_data[31:0]
    13/16: $0\io_input_cmd_rData_fragment_length[1:0]
    14/16: $0\io_input_cmd_rData_fragment_address[23:0]
    15/16: $0\io_input_cmd_rData_fragment_opcode[0:0]
    16/16: $0\io_input_cmd_rData_last[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2289$443'.
     1/3: $0\logic_rspPendingCounter[3:0]
     2/3: $0\logic_rspNoHit_doIt[0:0]
     3/3: $0\io_input_cmd_rValid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2278$433'.
     1/1: $1\io_input_rsp_payload_fragment_context[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2270$432'.
     1/1: $1\io_input_rsp_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2263$431'.
     1/1: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2255$427'.
     1/1: $1\io_input_rsp_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2235$405'.
     1/1: $1\io_input_cmd_input_ready[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2220$403'.
     1/1: $1\io_outputs_2_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2204$399'.
     1/1: $1\io_outputs_1_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2188$395'.
     1/1: $1\io_outputs_0_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2151$386'.
     1/4: $1\_zz_io_input_rsp_payload_fragment_context[0:0]
     2/4: $1\_zz_io_input_rsp_payload_fragment_data[31:0]
     3/4: $1\_zz_io_input_rsp_payload_fragment_opcode[0:0]
     4/4: $1\_zz_io_input_rsp_payload_last_1[0:0]
Creating decoders for process `\BmbClint.$proc$./Ulx3sMinimal.v:2006$382'.
     1/4: $0\_zz_io_bus_rsp_payload_fragment_context[0:0]
     2/4: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
     3/4: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
     4/4: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbClint.$proc$./Ulx3sMinimal.v:1994$379'.
     1/2: $0\logic_time[63:0]
     2/2: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbClint.$proc$./Ulx3sMinimal.v:1979$374'.
     1/2: $2\factory_rsp_payload_fragment_data[31:0]
     2/2: $1\factory_rsp_payload_fragment_data[31:0]
Creating decoders for process `\BmbClint.$proc$./Ulx3sMinimal.v:1955$362'.
     1/1: $1\_zz_factory_rsp_ready[0:0]
Creating decoders for process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
     1/12: $0\_zz_io_gpio_write_7[0:0]
     2/12: $0\_zz_io_gpio_write_6[0:0]
     3/12: $0\_zz_io_gpio_write_5[0:0]
     4/12: $0\_zz_io_gpio_write_4[0:0]
     5/12: $0\_zz_io_gpio_write_3[0:0]
     6/12: $0\_zz_io_gpio_write_2[0:0]
     7/12: $0\_zz_io_gpio_write_1[0:0]
     8/12: $0\_zz_io_gpio_write[0:0]
     9/12: $0\_zz_io_bus_rsp_payload_fragment_context[0:0]
    10/12: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
    11/12: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
    12/12: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1838$356'.
     1/9: $0\_zz_io_gpio_writeEnable_7[0:0]
     2/9: $0\_zz_io_gpio_writeEnable_6[0:0]
     3/9: $0\_zz_io_gpio_writeEnable_5[0:0]
     4/9: $0\_zz_io_gpio_writeEnable_4[0:0]
     5/9: $0\_zz_io_gpio_writeEnable_3[0:0]
     6/9: $0\_zz_io_gpio_writeEnable_2[0:0]
     7/9: $0\_zz_io_gpio_writeEnable_1[0:0]
     8/9: $0\_zz_io_gpio_writeEnable[0:0]
     9/9: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1837$355'.
Creating decoders for process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1835$354'.
Creating decoders for process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1833$353'.
Creating decoders for process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1831$352'.
Creating decoders for process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1829$351'.
Creating decoders for process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1816$338'.
Creating decoders for process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1805$337'.
Creating decoders for process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1766$336'.
     1/8: $1\mapper_rsp_payload_fragment_data[7:0] [7]
     2/8: $1\mapper_rsp_payload_fragment_data[7:0] [5]
     3/8: $1\mapper_rsp_payload_fragment_data[7:0] [4]
     4/8: $1\mapper_rsp_payload_fragment_data[7:0] [3]
     5/8: $1\mapper_rsp_payload_fragment_data[7:0] [2]
     6/8: $1\mapper_rsp_payload_fragment_data[7:0] [1]
     7/8: $1\mapper_rsp_payload_fragment_data[7:0] [0]
     8/8: $1\mapper_rsp_payload_fragment_data[7:0] [6]
Creating decoders for process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1742$324'.
     1/1: $1\_zz_mapper_rsp_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1589$315'.
     1/4: $0\_zz_io_bus_rsp_payload_fragment_context[0:0]
     2/4: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
     3/4: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
     4/4: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1529$313'.
     1/7: $0\bridge_misc_doBreak[0:0]
     2/7: $0\bridge_misc_breakDetected[0:0]
     3/7: $0\bridge_misc_readOverflowError[0:0]
     4/7: $0\bridge_misc_readError[0:0]
     5/7: $0\bridge_interruptCtrl_readIntEnable[0:0]
     6/7: $0\bridge_interruptCtrl_writeIntEnable[0:0]
     7/7: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1514$312'.
     1/2: $2\when_BusSlaveFactory_l335_3[0:0]
     2/2: $1\when_BusSlaveFactory_l335_3[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1500$311'.
     1/2: $2\when_BusSlaveFactory_l366[0:0]
     2/2: $1\when_BusSlaveFactory_l366[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1486$310'.
     1/2: $2\when_BusSlaveFactory_l335_2[0:0]
     2/2: $1\when_BusSlaveFactory_l335_2[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1470$305'.
     1/2: $2\when_BusSlaveFactory_l335_1[0:0]
     2/2: $1\when_BusSlaveFactory_l335_1[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1456$304'.
     1/2: $2\when_BusSlaveFactory_l335[0:0]
     2/2: $1\when_BusSlaveFactory_l335[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1440$299'.
     1/2: $2\bridge_read_streamBreaked_ready[0:0]
     2/2: $1\bridge_read_streamBreaked_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1432$298'.
     1/1: $1\uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1425$297'.
     1/1: $1\bridge_read_streamBreaked_valid[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1409$296'.
     1/2: $2\_zz_bridge_write_streamUnbuffered_valid[0:0]
     2/2: $1\_zz_bridge_write_streamUnbuffered_valid[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1405$295'.
Creating decoders for process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1376$293'.
     1/8: $2\busCtrl_rsp_payload_fragment_data[16:15] [1]
     2/8: $1\busCtrl_rsp_payload_fragment_data[9:0] [7:2]
     3/8: $2\busCtrl_rsp_payload_fragment_data[16:15] [0]
     4/8: $1\busCtrl_rsp_payload_fragment_data[9:0] [1]
     5/8: $1\busCtrl_rsp_payload_fragment_data[9:0] [9]
     6/8: $3\busCtrl_rsp_payload_fragment_data[24:24]
     7/8: $1\busCtrl_rsp_payload_fragment_data[9:0] [8]
     8/8: $1\busCtrl_rsp_payload_fragment_data[9:0] [0]
Creating decoders for process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1352$281'.
     1/1: $1\_zz_busCtrl_rsp_ready[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:184$275'.
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:182$274'.
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
     1/18: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context[0:0]
     2/18: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data[31:0]
     3/18: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode[0:0]
     4/18: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_last[0:0]
     5/18: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_context[0:0]
     6/18: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_mask[3:0]
     7/18: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_data[31:0]
     8/18: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_length[1:0]
     9/18: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_address[23:0]
    10/18: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_opcode[0:0]
    11/18: $0\system_bmbPeripheral_bmb_cmd_rData_last[0:0]
    12/18: $0\system_cpu_dBus_cmd_rData_fragment_context[0:0]
    13/18: $0\system_cpu_dBus_cmd_rData_fragment_mask[3:0]
    14/18: $0\system_cpu_dBus_cmd_rData_fragment_data[31:0]
    15/18: $0\system_cpu_dBus_cmd_rData_fragment_length[1:0]
    16/18: $0\system_cpu_dBus_cmd_rData_fragment_address[31:0]
    17/18: $0\system_cpu_dBus_cmd_rData_fragment_opcode[0:0]
    18/18: $0\system_cpu_dBus_cmd_rData_last[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1105$271'.
     1/3: $0\_zz_system_bmbPeripheral_bmb_rsp_valid_1[0:0]
     2/3: $0\system_bmbPeripheral_bmb_cmd_rValid[0:0]
     3/3: $0\system_cpu_dBus_cmd_rValid[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1097$270'.
     1/1: $0\system_cpu_logic_cpu_debug_bus_cmd_fire_regNext[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1093$269'.
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1083$267'.
     1/1: $0\systemCdCtrl_logic_holdingLogic_resetCounter[5:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1073$265'.
     1/1: $0\debugCdCtrl_logic_holdingLogic_resetCounter[11:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:903$260'.
     1/1: $1\system_cpu_dBus_cmd_ready[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:877$254'.
     1/1: $1\_zz_system_cpu_dBus_cmd_payload_fragment_mask[3:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:862$253'.
     1/1: $1\_zz_system_cpu_dBus_cmd_payload_fragment_length[1:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:841$249'.
     1/1: $1\systemCdCtrl_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:831$248'.
     1/2: $2\systemCdCtrl_logic_inputResetTrigger[0:0]
     2/2: $1\systemCdCtrl_logic_inputResetTrigger[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:822$246'.
     1/1: $1\debugCdCtrl_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:815$245'.
     1/1: $1\debugCdCtrl_logic_inputResetTrigger[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:808$244'.
     1/1: $1\_zz_system_gpioA_gpio_7[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:801$243'.
     1/1: $1\_zz_system_gpioA_gpio_6[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:794$242'.
     1/1: $1\_zz_system_gpioA_gpio_5[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:787$241'.
     1/1: $1\_zz_system_gpioA_gpio_4[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:780$240'.
     1/1: $1\_zz_system_gpioA_gpio_3[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:773$239'.
     1/1: $1\_zz_system_gpioA_gpio_2[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:766$238'.
     1/1: $1\_zz_system_gpioA_gpio_1[0:0]
Creating decoders for process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:759$237'.
     1/1: $1\_zz_system_gpioA_gpio[0:0]
Creating decoders for process `\top.$proc$./top.v:80$224'.
     1/2: $0\reset[0:0]
     2/2: $0\counter[19:0]

4.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\UartCtrlTx.\io_write_ready' from process `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6768$1173'.
No latch inferred for signal `\UartCtrlTx.\stateMachine_txd' from process `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6749$1171'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_valueNext' from process `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6738$1169'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_willIncrement' from process `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6728$1166'.
No latch inferred for signal `\UartCtrlRx.\bitTimer_tick' from process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6498$1116'.
No latch inferred for signal `\UartCtrlRx.\io_error' from process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6469$1114'.
No latch inferred for signal `\UartCtrl.\io_write_ready' from process `\UartCtrl.$proc$./Ulx3sMinimal.v:6049$1107'.
No latch inferred for signal `\UartCtrl.\io_write_thrown_valid' from process `\UartCtrl.$proc$./Ulx3sMinimal.v:6042$1106'.
No latch inferred for signal `\StreamFifo.\io_push_ready' from process `\StreamFifo.$proc$./Ulx3sMinimal.v:5913$1100'.
No latch inferred for signal `\StreamFifoLowLatency.\io_pop_payload_inst' from process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6340$1067'.
No latch inferred for signal `\StreamFifoLowLatency.\io_pop_payload_error' from process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6332$1066'.
No latch inferred for signal `\StreamFifoLowLatency.\io_pop_valid' from process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6323$1065'.
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_willClear' from process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6307$1056'.
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_willIncrement' from process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6300$1055'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_willClear' from process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6291$1053'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_willIncrement' from process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6284$1052'.
No latch inferred for signal `\StreamFifoLowLatency.\when_Phase_l623' from process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6277$1051'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_injectionPort_ready' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5523$1031'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_injectionPort_valid' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5445$980'.
No latch inferred for signal `\VexRiscv.\debug_bus_rsp_data' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5433$978'.
No latch inferred for signal `\VexRiscv.\debug_bus_cmd_ready' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5418$977'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5396$965'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5384$964'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_6' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5365$957'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5343$956'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5319$955'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5304$954'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_DO_1' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5285$951'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_DO' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5268$948'.
No latch inferred for signal `\VexRiscv.\_zz_lastStageRegFileWrite_payload_data_1' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5253$943'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5239$931'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5222$930'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_3' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5199$929'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_1' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5175$928'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5157$927'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5143$926'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5129$922'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5119$919'.
No latch inferred for signal `\VexRiscv.\execute_DBusSimplePlugin_rspFormated' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5081$898'.
No latch inferred for signal `\VexRiscv.\_zz_execute_DBusSimplePlugin_rspFormated_3' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5061$897'.
No latch inferred for signal `\VexRiscv.\_zz_execute_DBusSimplePlugin_rspFormated_1' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5032$894'.
No latch inferred for signal `\VexRiscv.\execute_DBusSimplePlugin_rspShifted' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:5013$891'.
No latch inferred for signal `\VexRiscv.\_zz_execute_DBusSimplePlugin_formalMask' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4996$882'.
No latch inferred for signal `\VexRiscv.\_zz_dBus_cmd_payload_data' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4980$874'.
No latch inferred for signal `\VexRiscv.\execute_DBusSimplePlugin_skipCmd' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4970$864'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_rspJoin_fetchRsp_rsp_error' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4942$853'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4907$834'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4884$823'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4862$812'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_flushed' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4848$806'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_pc' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4839$804'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4829$799'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_correction' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4820$796'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_incomingInstruction' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4807$793'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_fetcherHalt' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4792$792'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4776$791'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushIt' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4767$790'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4760$789'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4747$788'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4732$787'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4723$786'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4711$785'.
No latch inferred for signal `\VexRiscv.\_zz_lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4690$784'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4683$783'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4676$782'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_INSTRUCTION' from process `\VexRiscv.$proc$./Ulx3sMinimal.v:4647$781'.
No latch inferred for signal `\JtagBridge.\jtag_tap_tdoDr' from process `\JtagBridge.$proc$./Ulx3sMinimal.v:3315$646'.
No latch inferred for signal `\JtagBridge.\jtag_tap_tdoUnbufferd' from process `\JtagBridge.$proc$./Ulx3sMinimal.v:3301$645'.
No latch inferred for signal `\JtagBridge.\_zz_jtag_tap_fsm_stateNext' from process `\JtagBridge.$proc$./Ulx3sMinimal.v:3247$628'.
No latch inferred for signal `\BmbDecoder.\io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2968$602'.
No latch inferred for signal `\BmbDecoder.\io_input_rsp_payload_last' from process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2961$601'.
No latch inferred for signal `\BmbDecoder.\io_input_rsp_valid' from process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2954$597'.
No latch inferred for signal `\BmbDecoder.\logic_input_ready' from process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2934$577'.
No latch inferred for signal `\BmbDecoder.\io_outputs_0_cmd_valid' from process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2922$575'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_fragment_context' from process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2784$555'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2776$554'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_last' from process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2769$553'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_valid' from process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2761$549'.
No latch inferred for signal `\BmbDecoder_1.\logic_input_ready' from process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2741$528'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_1_cmd_valid' from process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2726$526'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_0_cmd_valid' from process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2710$522'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_last_1' from process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2682$517'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2682$517'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_data' from process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2682$517'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_context' from process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2682$517'.
No latch inferred for signal `\BmbArbiter.\_zz_io_output_rsp_ready' from process `\BmbArbiter.$proc$./Ulx3sMinimal.v:2449$447'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_fragment_context' from process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2278$433'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2270$432'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_last' from process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2263$431'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_valid' from process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2255$427'.
No latch inferred for signal `\BmbDecoder_2.\io_input_cmd_input_ready' from process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2235$405'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_2_cmd_valid' from process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2220$403'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_1_cmd_valid' from process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2204$399'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_0_cmd_valid' from process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2188$395'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_last_1' from process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2151$386'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2151$386'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_data' from process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2151$386'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_context' from process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2151$386'.
No latch inferred for signal `\BmbClint.\factory_rsp_payload_fragment_data' from process `\BmbClint.$proc$./Ulx3sMinimal.v:1979$374'.
No latch inferred for signal `\BmbClint.\_zz_factory_rsp_ready' from process `\BmbClint.$proc$./Ulx3sMinimal.v:1955$362'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_low' from process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1837$355'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_high' from process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1835$354'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_fall' from process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1833$353'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_rise' from process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1831$352'.
No latch inferred for signal `\BmbGpio2.\io_interrupt' from process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1829$351'.
No latch inferred for signal `\BmbGpio2.\io_gpio_writeEnable' from process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1816$338'.
No latch inferred for signal `\BmbGpio2.\io_gpio_write' from process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1805$337'.
No latch inferred for signal `\BmbGpio2.\mapper_rsp_payload_fragment_data' from process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1766$336'.
No latch inferred for signal `\BmbGpio2.\_zz_mapper_rsp_ready' from process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1742$324'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_3' from process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1514$312'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l366' from process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1500$311'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_2' from process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1486$310'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_1' from process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1470$305'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335' from process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1456$304'.
No latch inferred for signal `\BmbUartCtrl.\bridge_read_streamBreaked_ready' from process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1440$299'.
No latch inferred for signal `\BmbUartCtrl.\uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready' from process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1432$298'.
No latch inferred for signal `\BmbUartCtrl.\bridge_read_streamBreaked_valid' from process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1425$297'.
No latch inferred for signal `\BmbUartCtrl.\_zz_bridge_write_streamUnbuffered_valid' from process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1409$296'.
No latch inferred for signal `\BmbUartCtrl.\bridge_uartConfigReg_clockDivider' from process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1405$295'.
No latch inferred for signal `\BmbUartCtrl.\busCtrl_rsp_payload_fragment_data' from process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1376$293'.
No latch inferred for signal `\BmbUartCtrl.\_zz_busCtrl_rsp_ready' from process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1352$281'.
No latch inferred for signal `\Ulx3sMinimal.\system_cpu_dBus_cmd_ready' from process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:903$260'.
No latch inferred for signal `\Ulx3sMinimal.\_zz_system_cpu_dBus_cmd_payload_fragment_mask' from process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:877$254'.
No latch inferred for signal `\Ulx3sMinimal.\_zz_system_cpu_dBus_cmd_payload_fragment_length' from process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:862$253'.
No latch inferred for signal `\Ulx3sMinimal.\systemCdCtrl_logic_outputResetUnbuffered' from process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:841$249'.
No latch inferred for signal `\Ulx3sMinimal.\systemCdCtrl_logic_inputResetTrigger' from process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:831$248'.
No latch inferred for signal `\Ulx3sMinimal.\debugCdCtrl_logic_outputResetUnbuffered' from process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:822$246'.
No latch inferred for signal `\Ulx3sMinimal.\debugCdCtrl_logic_inputResetTrigger' from process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:815$245'.
No latch inferred for signal `\Ulx3sMinimal.\_zz_system_gpioA_gpio_7' from process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:808$244'.
No latch inferred for signal `\Ulx3sMinimal.\_zz_system_gpioA_gpio_6' from process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:801$243'.
No latch inferred for signal `\Ulx3sMinimal.\_zz_system_gpioA_gpio_5' from process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:794$242'.
No latch inferred for signal `\Ulx3sMinimal.\_zz_system_gpioA_gpio_4' from process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:787$241'.
No latch inferred for signal `\Ulx3sMinimal.\_zz_system_gpioA_gpio_3' from process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:780$240'.
No latch inferred for signal `\Ulx3sMinimal.\_zz_system_gpioA_gpio_2' from process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:773$239'.
No latch inferred for signal `\Ulx3sMinimal.\_zz_system_gpioA_gpio_1' from process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:766$238'.
No latch inferred for signal `\Ulx3sMinimal.\_zz_system_gpioA_gpio' from process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:759$237'.

4.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
  created $dff cell `$procdff$3013' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$3014' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$3015' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$3016' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$3017' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$3018' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$3019' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
  created direct connection (no actual register cell created).
Creating register for signal `\BufferCC.\buffers_0' using process `\BufferCC.$proc$./Ulx3sMinimal.v:6906$1189'.
  created $dff cell `$procdff$3020' with positive edge clock.
Creating register for signal `\BufferCC.\buffers_1' using process `\BufferCC.$proc$./Ulx3sMinimal.v:6906$1189'.
  created $dff cell `$procdff$3021' with positive edge clock.
Creating register for signal `\BufferCC_1.\buffers_0' using process `\BufferCC_1.$proc$./Ulx3sMinimal.v:6887$1188'.
  created $dff cell `$procdff$3022' with positive edge clock.
Creating register for signal `\BufferCC_1.\buffers_1' using process `\BufferCC_1.$proc$./Ulx3sMinimal.v:6887$1188'.
  created $dff cell `$procdff$3023' with positive edge clock.
Creating register for signal `\UartCtrlTx.\stateMachine_parity' using process `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6840$1184'.
  created $dff cell `$procdff$3024' with positive edge clock.
Creating register for signal `\UartCtrlTx.\tickCounter_value' using process `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6840$1184'.
  created $dff cell `$procdff$3025' with positive edge clock.
Creating register for signal `\UartCtrlTx.\stateMachine_state' using process `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6794$1180'.
  created $dff cell `$procdff$3026' with positive edge clock.
Creating register for signal `\UartCtrlTx.\clockDivider_counter_value' using process `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6794$1180'.
  created $dff cell `$procdff$3027' with positive edge clock.
Creating register for signal `\UartCtrlTx.\_zz_io_txd' using process `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6794$1180'.
  created $dff cell `$procdff$3028' with positive edge clock.
Creating register for signal `\UartCtrlRx.\bitTimer_counter' using process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6599$1144'.
  created $dff cell `$procdff$3029' with positive edge clock.
Creating register for signal `\UartCtrlRx.\bitCounter_value' using process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6599$1144'.
  created $dff cell `$procdff$3030' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_parity' using process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6599$1144'.
  created $dff cell `$procdff$3031' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_shifter' using process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6599$1144'.
  created $dff cell `$procdff$3032' with positive edge clock.
Creating register for signal `\UartCtrlRx.$bitselwrite$mask$./Ulx3sMinimal.v:6626$1110' using process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6599$1144'.
  created $dff cell `$procdff$3033' with positive edge clock.
Creating register for signal `\UartCtrlRx.$bitselwrite$data$./Ulx3sMinimal.v:6626$1111' using process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6599$1144'.
  created $dff cell `$procdff$3034' with positive edge clock.
Creating register for signal `\UartCtrlRx.$lookahead\stateMachine_shifter$1143' using process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6599$1144'.
  created $dff cell `$procdff$3035' with positive edge clock.
Creating register for signal `\UartCtrlRx.\_zz_io_rts' using process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6520$1131'.
  created $dff cell `$procdff$3036' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_samples_1' using process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6520$1131'.
  created $dff cell `$procdff$3037' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_samples_2' using process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6520$1131'.
  created $dff cell `$procdff$3038' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_value' using process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6520$1131'.
  created $dff cell `$procdff$3039' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_tick' using process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6520$1131'.
  created $dff cell `$procdff$3040' with positive edge clock.
Creating register for signal `\UartCtrlRx.\break_counter' using process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6520$1131'.
  created $dff cell `$procdff$3041' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_state' using process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6520$1131'.
  created $dff cell `$procdff$3042' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_validReg' using process `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6520$1131'.
  created $dff cell `$procdff$3043' with positive edge clock.
Creating register for signal `\UartCtrl.\clockDivider_counter' using process `\UartCtrl.$proc$./Ulx3sMinimal.v:6063$1108'.
  created $dff cell `$procdff$3044' with positive edge clock.
Creating register for signal `\UartCtrl.\clockDivider_tickReg' using process `\UartCtrl.$proc$./Ulx3sMinimal.v:6063$1108'.
  created $dff cell `$procdff$3045' with positive edge clock.
Creating register for signal `\StreamFifo.\io_push_rData' using process `\StreamFifo.$proc$./Ulx3sMinimal.v:5941$1104'.
  created $dff cell `$procdff$3046' with positive edge clock.
Creating register for signal `\StreamFifo.\io_push_rValid' using process `\StreamFifo.$proc$./Ulx3sMinimal.v:5928$1103'.
  created $dff cell `$procdff$3047' with positive edge clock.
Creating register for signal `\StreamArbiter.\maskLocked_0' using process `\StreamArbiter.$proc$./Ulx3sMinimal.v:6166$1099'.
  created $dff cell `$procdff$3048' with positive edge clock.
Creating register for signal `\StreamArbiter.\maskLocked_1' using process `\StreamArbiter.$proc$./Ulx3sMinimal.v:6166$1099'.
  created $dff cell `$procdff$3049' with positive edge clock.
Creating register for signal `\StreamArbiter.\locked' using process `\StreamArbiter.$proc$./Ulx3sMinimal.v:6153$1098'.
  created $dff cell `$procdff$3050' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_valid' using process `\FlowCCByToggle.$proc$./Ulx3sMinimal.v:6231$1076'.
  created $dff cell `$procdff$3051' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_hit' using process `\FlowCCByToggle.$proc$./Ulx3sMinimal.v:6223$1075'.
  created $dff cell `$procdff$3052' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_payload_last' using process `\FlowCCByToggle.$proc$./Ulx3sMinimal.v:6223$1075'.
  created $dff cell `$procdff$3053' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_payload_fragment' using process `\FlowCCByToggle.$proc$./Ulx3sMinimal.v:6223$1075'.
  created $dff cell `$procdff$3054' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_target' using process `\FlowCCByToggle.$proc$./Ulx3sMinimal.v:6215$1073'.
  created $dff cell `$procdff$3055' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_last' using process `\FlowCCByToggle.$proc$./Ulx3sMinimal.v:6215$1073'.
  created $dff cell `$procdff$3056' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_fragment' using process `\FlowCCByToggle.$proc$./Ulx3sMinimal.v:6215$1073'.
  created $dff cell `$procdff$3057' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\_zz_io_pop_payload_error_1' using process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6363$1071'.
  created $dff cell `$procdff$3058' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\risingOccupancy' using process `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6350$1070'.
  created $dff cell `$procdff$3059' with positive edge clock.
Creating register for signal `\BufferCC_2.\buffers_0' using process `\BufferCC_2.$proc$./Ulx3sMinimal.v:5877$1049'.
  created $adff cell `$procdff$3060' with positive edge clock and negative level reset.
Creating register for signal `\BufferCC_2.\buffers_1' using process `\BufferCC_2.$proc$./Ulx3sMinimal.v:5877$1049'.
  created $adff cell `$procdff$3061' with positive edge clock and negative level reset.
Creating register for signal `\BufferCC_3.\buffers_0' using process `\BufferCC_3.$proc$./Ulx3sMinimal.v:5853$1048'.
  created $adff cell `$procdff$3062' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_3.\buffers_1' using process `\BufferCC_3.$proc$./Ulx3sMinimal.v:5853$1048'.
  created $adff cell `$procdff$3063' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5774$1045'.
  created $dff cell `$procdff$3064' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_haltIt' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5774$1045'.
  created $dff cell `$procdff$3065' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_stepIt' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5774$1045'.
  created $dff cell `$procdff$3066' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_godmode' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5774$1045'.
  created $dff cell `$procdff$3067' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_haltedByBreak' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5774$1045'.
  created $dff cell `$procdff$3068' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_debugUsed' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5774$1045'.
  created $dff cell `$procdff$3069' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_disableEbreak' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5774$1045'.
  created $dff cell `$procdff$3070' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_firstCycle' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5757$1042'.
  created $dff cell `$procdff$3071' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_secondCycle' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5757$1042'.
  created $dff cell `$procdff$3072' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_isPipBusy' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5757$1042'.
  created $dff cell `$procdff$3073' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_busReadDataReg' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5757$1042'.
  created $dff cell `$procdff$3074' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_when_DebugPlugin_l244' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5757$1042'.
  created $dff cell `$procdff$3075' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt_regNext' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5757$1042'.
  created $dff cell `$procdff$3076' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusSimplePlugin_injector_decodeInput_payload_pc' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3077' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_error' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3078' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3079' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusSimplePlugin_injector_decodeInput_payload_isRvc' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3080' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_injector_formal_rawInDecode' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3081' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_cmd_rData_pc' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3082' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_LightShifterPlugin_amplitudeReg' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3083' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_LightShifterPlugin_shiftReg' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3084' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3085' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3086' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3087' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3088' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3089' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3090' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3091' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3092' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1_USE' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3093' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3094' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3095' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_STORE' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3096' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2_USE' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3097' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3098' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3099' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3100' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3101' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3102' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_FENCEI' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3103' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3104' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_DO_EBREAK' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
  created $dff cell `$procdff$3105' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3106' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3107' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3108' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_booted' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3109' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_inc' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3110' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusSimplePlugin_iBusRsp_stages_0_output_ready_2' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3111' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusSimplePlugin_injector_decodeInput_valid' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3112' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3113' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3114' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3115' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_cmd_rValid' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3116' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_pending_value' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3117' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_rspJoin_rspBuffer_discardCounter' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3118' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBus_cmd_valid' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3119' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_LightShifterPlugin_isActive' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3120' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3121' with positive edge clock.
Creating register for signal `\VexRiscv.\switch_Fetcher_l362' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
  created $dff cell `$procdff$3122' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_ADDR' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:4128$767'.
  created $dff cell `$procdff$3123' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_DATA' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:4128$767'.
  created $dff cell `$procdff$3124' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:4128$767'.
  created $dff cell `$procdff$3125' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port1' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:4122$765'.
  created $dff cell `$procdff$3126' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port0' using process `\VexRiscv.$proc$./Ulx3sMinimal.v:4116$763'.
  created $dff cell `$procdff$3127' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_tdoUnbufferd_regNext' using process `\JtagBridge.$proc$./Ulx3sMinimal.v:3393$665'.
  created $dff cell `$procdff$3128' with negative edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_fsm_state' using process `\JtagBridge.$proc$./Ulx3sMinimal.v:3351$655'.
  created $dff cell `$procdff$3129' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instruction' using process `\JtagBridge.$proc$./Ulx3sMinimal.v:3351$655'.
  created $dff cell `$procdff$3130' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instructionShift' using process `\JtagBridge.$proc$./Ulx3sMinimal.v:3351$655'.
  created $dff cell `$procdff$3131' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_bypass' using process `\JtagBridge.$proc$./Ulx3sMinimal.v:3351$655'.
  created $dff cell `$procdff$3132' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_jtag_tap_tdoDr' using process `\JtagBridge.$proc$./Ulx3sMinimal.v:3351$655'.
  created $dff cell `$procdff$3133' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_io_input_valid_2' using process `\JtagBridge.$proc$./Ulx3sMinimal.v:3351$655'.
  created $dff cell `$procdff$3134' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_io_input_payload_fragment_1' using process `\JtagBridge.$proc$./Ulx3sMinimal.v:3351$655'.
  created $dff cell `$procdff$3135' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_jtag_tap_tdoDr_1' using process `\JtagBridge.$proc$./Ulx3sMinimal.v:3351$655'.
  created $dff cell `$procdff$3136' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_valid' using process `\JtagBridge.$proc$./Ulx3sMinimal.v:3340$654'.
  created $dff cell `$procdff$3137' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_error' using process `\JtagBridge.$proc$./Ulx3sMinimal.v:3340$654'.
  created $dff cell `$procdff$3138' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_data' using process `\JtagBridge.$proc$./Ulx3sMinimal.v:3340$654'.
  created $dff cell `$procdff$3139' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataShifter' using process `\SystemDebugger.$proc$./Ulx3sMinimal.v:3079$624'.
  created $dff cell `$procdff$3140' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_headerShifter' using process `\SystemDebugger.$proc$./Ulx3sMinimal.v:3079$624'.
  created $dff cell `$procdff$3141' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataLoaded' using process `\SystemDebugger.$proc$./Ulx3sMinimal.v:3053$622'.
  created $dff cell `$procdff$3142' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_headerLoaded' using process `\SystemDebugger.$proc$./Ulx3sMinimal.v:3053$622'.
  created $dff cell `$procdff$3143' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_counter' using process `\SystemDebugger.$proc$./Ulx3sMinimal.v:3053$622'.
  created $dff cell `$procdff$3144' with positive edge clock.
Creating register for signal `\BmbDecoder.\logic_rspHits_0' using process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2993$610'.
  created $dff cell `$procdff$3145' with positive edge clock.
Creating register for signal `\BmbDecoder.\logic_rspNoHit_singleBeatRsp' using process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2993$610'.
  created $dff cell `$procdff$3146' with positive edge clock.
Creating register for signal `\BmbDecoder.\logic_rspPendingCounter' using process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2978$608'.
  created $dff cell `$procdff$3147' with positive edge clock.
Creating register for signal `\BmbDecoder.\logic_rspNoHit_doIt' using process `\BmbDecoder.$proc$./Ulx3sMinimal.v:2978$608'.
  created $dff cell `$procdff$3148' with positive edge clock.
Creating register for signal `\BufferCC_4.\buffers_0' using process `\BufferCC_4.$proc$./Ulx3sMinimal.v:2836$567'.
  created $adff cell `$procdff$3149' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_4.\buffers_1' using process `\BufferCC_4.$proc$./Ulx3sMinimal.v:2836$567'.
  created $adff cell `$procdff$3150' with positive edge clock and positive level reset.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_0' using process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2809$565'.
  created $dff cell `$procdff$3151' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_1' using process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2809$565'.
  created $dff cell `$procdff$3152' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_singleBeatRsp' using process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2809$565'.
  created $dff cell `$procdff$3153' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_context' using process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2809$565'.
  created $dff cell `$procdff$3154' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspPendingCounter' using process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2794$563'.
  created $dff cell `$procdff$3155' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_doIt' using process `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2794$563'.
  created $dff cell `$procdff$3156' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\io_bus_cmd_payload_fragment_source_regNextWhen' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2570$508'.
  created $dff cell `$procdff$3157' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\io_bus_cmd_payload_fragment_context_regNextWhen' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2570$508'.
  created $dff cell `$procdff$3158' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\io_bus_cmd_valid_regNextWhen' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2560$507'.
  created $dff cell `$procdff$3159' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ram_port0' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
  created $dff cell `$procdff$3160' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_ADDR' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
  created $dff cell `$procdff$3161' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_DATA' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
  created $dff cell `$procdff$3162' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_EN' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
  created $dff cell `$procdff$3163' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_ADDR' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
  created $dff cell `$procdff$3164' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_DATA' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
  created $dff cell `$procdff$3165' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_EN' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
  created $dff cell `$procdff$3166' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_ADDR' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
  created $dff cell `$procdff$3167' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_DATA' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
  created $dff cell `$procdff$3168' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_EN' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
  created $dff cell `$procdff$3169' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_ADDR' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
  created $dff cell `$procdff$3170' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_DATA' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
  created $dff cell `$procdff$3171' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_EN' using process `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
  created $dff cell `$procdff$3172' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_last' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3173' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_opcode' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3174' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_address' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3175' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_length' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3176' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_data' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3177' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_mask' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3178' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_context' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3179' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_0' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3180' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_1' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3181' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_2' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3182' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_noHitS1' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3183' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_0' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3184' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_1' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3185' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_2' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3186' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_singleBeatRsp' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3187' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_context' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
  created $dff cell `$procdff$3188' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rValid' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2289$443'.
  created $dff cell `$procdff$3189' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspPendingCounter' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2289$443'.
  created $dff cell `$procdff$3190' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_doIt' using process `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2289$443'.
  created $dff cell `$procdff$3191' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_last' using process `\BmbClint.$proc$./Ulx3sMinimal.v:2006$382'.
  created $dff cell `$procdff$3192' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbClint.$proc$./Ulx3sMinimal.v:2006$382'.
  created $dff cell `$procdff$3193' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbClint.$proc$./Ulx3sMinimal.v:2006$382'.
  created $dff cell `$procdff$3194' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbClint.$proc$./Ulx3sMinimal.v:2006$382'.
  created $dff cell `$procdff$3195' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_valid_2' using process `\BmbClint.$proc$./Ulx3sMinimal.v:1994$379'.
  created $dff cell `$procdff$3196' with positive edge clock.
Creating register for signal `\BmbClint.\logic_time' using process `\BmbClint.$proc$./Ulx3sMinimal.v:1994$379'.
  created $dff cell `$procdff$3197' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_last' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
  created $dff cell `$procdff$3198' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
  created $dff cell `$procdff$3199' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
  created $dff cell `$procdff$3200' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
  created $dff cell `$procdff$3201' with positive edge clock.
Creating register for signal `\BmbGpio2.\io_gpio_read_delay_1' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
  created $dff cell `$procdff$3202' with positive edge clock.
Creating register for signal `\BmbGpio2.\syncronized' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
  created $dff cell `$procdff$3203' with positive edge clock.
Creating register for signal `\BmbGpio2.\last' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
  created $dff cell `$procdff$3204' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
  created $dff cell `$procdff$3205' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_1' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
  created $dff cell `$procdff$3206' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_2' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
  created $dff cell `$procdff$3207' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_3' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
  created $dff cell `$procdff$3208' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_4' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
  created $dff cell `$procdff$3209' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_5' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
  created $dff cell `$procdff$3210' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_6' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
  created $dff cell `$procdff$3211' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_7' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
  created $dff cell `$procdff$3212' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_valid_2' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1838$356'.
  created $dff cell `$procdff$3213' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1838$356'.
  created $dff cell `$procdff$3214' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_1' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1838$356'.
  created $dff cell `$procdff$3215' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_2' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1838$356'.
  created $dff cell `$procdff$3216' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_3' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1838$356'.
  created $dff cell `$procdff$3217' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_4' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1838$356'.
  created $dff cell `$procdff$3218' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_5' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1838$356'.
  created $dff cell `$procdff$3219' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_6' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1838$356'.
  created $dff cell `$procdff$3220' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_7' using process `\BmbGpio2.$proc$./Ulx3sMinimal.v:1838$356'.
  created $dff cell `$procdff$3221' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_last' using process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1589$315'.
  created $dff cell `$procdff$3222' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1589$315'.
  created $dff cell `$procdff$3223' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1589$315'.
  created $dff cell `$procdff$3224' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1589$315'.
  created $dff cell `$procdff$3225' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\uartCtrl_1_io_readBreak_regNext' using process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1589$315'.
  created $dff cell `$procdff$3226' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_valid_2' using process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1529$313'.
  created $dff cell `$procdff$3227' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_interruptCtrl_writeIntEnable' using process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1529$313'.
  created $dff cell `$procdff$3228' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_interruptCtrl_readIntEnable' using process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1529$313'.
  created $dff cell `$procdff$3229' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_readError' using process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1529$313'.
  created $dff cell `$procdff$3230' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_readOverflowError' using process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1529$313'.
  created $dff cell `$procdff$3231' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_breakDetected' using process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1529$313'.
  created $dff cell `$procdff$3232' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_doBreak' using process `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1529$313'.
  created $dff cell `$procdff$3233' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_cpu_dBus_cmd_rData_last' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3234' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_cpu_dBus_cmd_rData_fragment_opcode' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3235' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_cpu_dBus_cmd_rData_fragment_address' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3236' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_cpu_dBus_cmd_rData_fragment_length' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3237' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_cpu_dBus_cmd_rData_fragment_data' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3238' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_cpu_dBus_cmd_rData_fragment_mask' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3239' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_cpu_dBus_cmd_rData_fragment_context' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3240' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_bmbPeripheral_bmb_cmd_rData_last' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3241' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_opcode' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3242' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_address' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3243' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_length' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3244' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_data' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3245' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_mask' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3246' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_context' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3247' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_last' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3248' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3249' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3250' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
  created $dff cell `$procdff$3251' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_cpu_dBus_cmd_rValid' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1105$271'.
  created $dff cell `$procdff$3252' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_bmbPeripheral_bmb_cmd_rValid' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1105$271'.
  created $dff cell `$procdff$3253' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\_zz_system_bmbPeripheral_bmb_rsp_valid_1' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1105$271'.
  created $dff cell `$procdff$3254' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_cpu_logic_cpu_debug_bus_cmd_fire_regNext' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1097$270'.
  created $dff cell `$procdff$3255' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\system_cpu_debugReset' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1093$269'.
  created $dff cell `$procdff$3256' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\systemCdCtrl_logic_holdingLogic_resetCounter' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1083$267'.
  created $dff cell `$procdff$3257' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\systemCdCtrl_logic_outputReset' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1083$267'.
  created $dff cell `$procdff$3258' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\debugCdCtrl_logic_holdingLogic_resetCounter' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1073$265'.
  created $dff cell `$procdff$3259' with positive edge clock.
Creating register for signal `\Ulx3sMinimal.\debugCdCtrl_logic_outputReset' using process `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1073$265'.
  created $dff cell `$procdff$3260' with positive edge clock.
Creating register for signal `\top.\lcdclk' using process `\top.$proc$./top.v:80$224'.
  created $dff cell `$procdff$3261' with positive edge clock.
Creating register for signal `\top.\counter' using process `\top.$proc$./top.v:80$224'.
  created $dff cell `$procdff$3262' with positive edge clock.
Creating register for signal `\top.\reset' using process `\top.$proc$./top.v:80$224'.
  created $dff cell `$procdff$3263' with positive edge clock.

4.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 1 empty switch in `\BufferCC.$proc$./Ulx3sMinimal.v:6906$1189'.
Removing empty process `BufferCC.$proc$./Ulx3sMinimal.v:6906$1189'.
Removing empty process `BufferCC_1.$proc$./Ulx3sMinimal.v:6887$1188'.
Found and cleaned up 7 empty switches in `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6840$1184'.
Removing empty process `UartCtrlTx.$proc$./Ulx3sMinimal.v:6840$1184'.
Found and cleaned up 10 empty switches in `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6794$1180'.
Removing empty process `UartCtrlTx.$proc$./Ulx3sMinimal.v:6794$1180'.
Found and cleaned up 3 empty switches in `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6768$1173'.
Removing empty process `UartCtrlTx.$proc$./Ulx3sMinimal.v:6768$1173'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6749$1171'.
Removing empty process `UartCtrlTx.$proc$./Ulx3sMinimal.v:6749$1171'.
Found and cleaned up 2 empty switches in `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6738$1169'.
Removing empty process `UartCtrlTx.$proc$./Ulx3sMinimal.v:6738$1169'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$./Ulx3sMinimal.v:6728$1166'.
Removing empty process `UartCtrlTx.$proc$./Ulx3sMinimal.v:6728$1166'.
Found and cleaned up 10 empty switches in `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6599$1144'.
Removing empty process `UartCtrlRx.$proc$./Ulx3sMinimal.v:6599$1144'.
Found and cleaned up 17 empty switches in `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6520$1131'.
Removing empty process `UartCtrlRx.$proc$./Ulx3sMinimal.v:6520$1131'.
Found and cleaned up 2 empty switches in `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6498$1116'.
Removing empty process `UartCtrlRx.$proc$./Ulx3sMinimal.v:6498$1116'.
Found and cleaned up 5 empty switches in `\UartCtrlRx.$proc$./Ulx3sMinimal.v:6469$1114'.
Removing empty process `UartCtrlRx.$proc$./Ulx3sMinimal.v:6469$1114'.
Found and cleaned up 2 empty switches in `\UartCtrl.$proc$./Ulx3sMinimal.v:6063$1108'.
Removing empty process `UartCtrl.$proc$./Ulx3sMinimal.v:6063$1108'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$./Ulx3sMinimal.v:6049$1107'.
Removing empty process `UartCtrl.$proc$./Ulx3sMinimal.v:6049$1107'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$./Ulx3sMinimal.v:6042$1106'.
Removing empty process `UartCtrl.$proc$./Ulx3sMinimal.v:6042$1106'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./Ulx3sMinimal.v:5941$1104'.
Removing empty process `StreamFifo.$proc$./Ulx3sMinimal.v:5941$1104'.
Found and cleaned up 3 empty switches in `\StreamFifo.$proc$./Ulx3sMinimal.v:5928$1103'.
Removing empty process `StreamFifo.$proc$./Ulx3sMinimal.v:5928$1103'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./Ulx3sMinimal.v:5913$1100'.
Removing empty process `StreamFifo.$proc$./Ulx3sMinimal.v:5913$1100'.
Found and cleaned up 1 empty switch in `\StreamArbiter.$proc$./Ulx3sMinimal.v:6166$1099'.
Removing empty process `StreamArbiter.$proc$./Ulx3sMinimal.v:6166$1099'.
Found and cleaned up 3 empty switches in `\StreamArbiter.$proc$./Ulx3sMinimal.v:6153$1098'.
Removing empty process `StreamArbiter.$proc$./Ulx3sMinimal.v:6153$1098'.
Removing empty process `FlowCCByToggle.$proc$./Ulx3sMinimal.v:6190$1077'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./Ulx3sMinimal.v:6231$1076'.
Removing empty process `FlowCCByToggle.$proc$./Ulx3sMinimal.v:6231$1076'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./Ulx3sMinimal.v:6223$1075'.
Removing empty process `FlowCCByToggle.$proc$./Ulx3sMinimal.v:6223$1075'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./Ulx3sMinimal.v:6215$1073'.
Removing empty process `FlowCCByToggle.$proc$./Ulx3sMinimal.v:6215$1073'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6363$1071'.
Removing empty process `StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6363$1071'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6350$1070'.
Removing empty process `StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6350$1070'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6340$1067'.
Removing empty process `StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6340$1067'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6332$1066'.
Removing empty process `StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6332$1066'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6323$1065'.
Removing empty process `StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6323$1065'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6307$1056'.
Removing empty process `StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6307$1056'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6300$1055'.
Removing empty process `StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6300$1055'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6291$1053'.
Removing empty process `StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6291$1053'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6284$1052'.
Removing empty process `StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6284$1052'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6277$1051'.
Removing empty process `StreamFifoLowLatency.$proc$./Ulx3sMinimal.v:6277$1051'.
Removing empty process `BufferCC_2.$proc$./Ulx3sMinimal.v:5877$1049'.
Removing empty process `BufferCC_3.$proc$./Ulx3sMinimal.v:5853$1048'.
Found and cleaned up 18 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:5774$1045'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5774$1045'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:5757$1042'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5757$1042'.
Found and cleaned up 26 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5672$1040'.
Found and cleaned up 33 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5536$1034'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:5523$1031'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5523$1031'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:5445$980'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5445$980'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:5433$978'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5433$978'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:5418$977'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5418$977'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:5396$965'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5396$965'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:5384$964'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5384$964'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:5365$957'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5365$957'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5343$956'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5319$955'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5304$954'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:5285$951'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5285$951'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:5268$948'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5268$948'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:5253$943'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5253$943'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:5239$931'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5239$931'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:5222$930'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5222$930'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5199$929'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5175$928'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:5157$927'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5157$927'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:5143$926'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5143$926'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:5129$922'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5129$922'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:5119$919'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5119$919'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:5081$898'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5081$898'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5061$897'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5032$894'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:5013$891'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:5013$891'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4996$882'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4996$882'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4980$874'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4980$874'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4970$864'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4970$864'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4942$853'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4942$853'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4907$834'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4907$834'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:4884$823'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4884$823'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4862$812'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4862$812'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4848$806'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4848$806'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4839$804'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4839$804'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4829$799'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4829$799'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4820$796'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4820$796'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:4807$793'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4807$793'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:4792$792'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4792$792'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:4776$791'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4776$791'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:4767$790'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4767$790'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4760$789'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4760$789'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:4747$788'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4747$788'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:4732$787'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4732$787'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4723$786'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4723$786'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4711$785'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4711$785'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Ulx3sMinimal.v:4690$784'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4690$784'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4683$783'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4683$783'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4676$782'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4676$782'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4647$781'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4647$781'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4128$767'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4128$767'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4122$765'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4122$765'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Ulx3sMinimal.v:4116$763'.
Removing empty process `VexRiscv.$proc$./Ulx3sMinimal.v:4116$763'.
Removing empty process `JtagBridge.$proc$./Ulx3sMinimal.v:3138$666'.
Removing empty process `JtagBridge.$proc$./Ulx3sMinimal.v:3393$665'.
Found and cleaned up 8 empty switches in `\JtagBridge.$proc$./Ulx3sMinimal.v:3351$655'.
Removing empty process `JtagBridge.$proc$./Ulx3sMinimal.v:3351$655'.
Found and cleaned up 2 empty switches in `\JtagBridge.$proc$./Ulx3sMinimal.v:3340$654'.
Removing empty process `JtagBridge.$proc$./Ulx3sMinimal.v:3340$654'.
Found and cleaned up 3 empty switches in `\JtagBridge.$proc$./Ulx3sMinimal.v:3315$646'.
Removing empty process `JtagBridge.$proc$./Ulx3sMinimal.v:3315$646'.
Found and cleaned up 1 empty switch in `\JtagBridge.$proc$./Ulx3sMinimal.v:3301$645'.
Removing empty process `JtagBridge.$proc$./Ulx3sMinimal.v:3301$645'.
Found and cleaned up 1 empty switch in `\JtagBridge.$proc$./Ulx3sMinimal.v:3247$628'.
Removing empty process `JtagBridge.$proc$./Ulx3sMinimal.v:3247$628'.
Found and cleaned up 2 empty switches in `\SystemDebugger.$proc$./Ulx3sMinimal.v:3079$624'.
Removing empty process `SystemDebugger.$proc$./Ulx3sMinimal.v:3079$624'.
Found and cleaned up 6 empty switches in `\SystemDebugger.$proc$./Ulx3sMinimal.v:3053$622'.
Removing empty process `SystemDebugger.$proc$./Ulx3sMinimal.v:3053$622'.
Found and cleaned up 2 empty switches in `\BmbDecoder.$proc$./Ulx3sMinimal.v:2993$610'.
Removing empty process `BmbDecoder.$proc$./Ulx3sMinimal.v:2993$610'.
Found and cleaned up 3 empty switches in `\BmbDecoder.$proc$./Ulx3sMinimal.v:2978$608'.
Removing empty process `BmbDecoder.$proc$./Ulx3sMinimal.v:2978$608'.
Found and cleaned up 1 empty switch in `\BmbDecoder.$proc$./Ulx3sMinimal.v:2968$602'.
Removing empty process `BmbDecoder.$proc$./Ulx3sMinimal.v:2968$602'.
Found and cleaned up 1 empty switch in `\BmbDecoder.$proc$./Ulx3sMinimal.v:2961$601'.
Removing empty process `BmbDecoder.$proc$./Ulx3sMinimal.v:2961$601'.
Found and cleaned up 1 empty switch in `\BmbDecoder.$proc$./Ulx3sMinimal.v:2954$597'.
Removing empty process `BmbDecoder.$proc$./Ulx3sMinimal.v:2954$597'.
Found and cleaned up 1 empty switch in `\BmbDecoder.$proc$./Ulx3sMinimal.v:2934$577'.
Removing empty process `BmbDecoder.$proc$./Ulx3sMinimal.v:2934$577'.
Found and cleaned up 1 empty switch in `\BmbDecoder.$proc$./Ulx3sMinimal.v:2922$575'.
Removing empty process `BmbDecoder.$proc$./Ulx3sMinimal.v:2922$575'.
Removing empty process `BufferCC_4.$proc$./Ulx3sMinimal.v:2836$567'.
Found and cleaned up 3 empty switches in `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2809$565'.
Removing empty process `BmbDecoder_1.$proc$./Ulx3sMinimal.v:2809$565'.
Found and cleaned up 3 empty switches in `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2794$563'.
Removing empty process `BmbDecoder_1.$proc$./Ulx3sMinimal.v:2794$563'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2784$555'.
Removing empty process `BmbDecoder_1.$proc$./Ulx3sMinimal.v:2784$555'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2776$554'.
Removing empty process `BmbDecoder_1.$proc$./Ulx3sMinimal.v:2776$554'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2769$553'.
Removing empty process `BmbDecoder_1.$proc$./Ulx3sMinimal.v:2769$553'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2761$549'.
Removing empty process `BmbDecoder_1.$proc$./Ulx3sMinimal.v:2761$549'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2741$528'.
Removing empty process `BmbDecoder_1.$proc$./Ulx3sMinimal.v:2741$528'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2726$526'.
Removing empty process `BmbDecoder_1.$proc$./Ulx3sMinimal.v:2726$526'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2710$522'.
Removing empty process `BmbDecoder_1.$proc$./Ulx3sMinimal.v:2710$522'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./Ulx3sMinimal.v:2682$517'.
Removing empty process `BmbDecoder_1.$proc$./Ulx3sMinimal.v:2682$517'.
Found and cleaned up 2 empty switches in `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2570$508'.
Removing empty process `BmbOnChipRam.$proc$./Ulx3sMinimal.v:2570$508'.
Found and cleaned up 2 empty switches in `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2560$507'.
Removing empty process `BmbOnChipRam.$proc$./Ulx3sMinimal.v:2560$507'.
Found and cleaned up 5 empty switches in `\BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
Removing empty process `BmbOnChipRam.$proc$./Ulx3sMinimal.v:2527$456'.
Found and cleaned up 1 empty switch in `\BmbArbiter.$proc$./Ulx3sMinimal.v:2449$447'.
Removing empty process `BmbArbiter.$proc$./Ulx3sMinimal.v:2449$447'.
Found and cleaned up 6 empty switches in `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
Removing empty process `BmbDecoder_2.$proc$./Ulx3sMinimal.v:2311$445'.
Found and cleaned up 5 empty switches in `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2289$443'.
Removing empty process `BmbDecoder_2.$proc$./Ulx3sMinimal.v:2289$443'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2278$433'.
Removing empty process `BmbDecoder_2.$proc$./Ulx3sMinimal.v:2278$433'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2270$432'.
Removing empty process `BmbDecoder_2.$proc$./Ulx3sMinimal.v:2270$432'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2263$431'.
Removing empty process `BmbDecoder_2.$proc$./Ulx3sMinimal.v:2263$431'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2255$427'.
Removing empty process `BmbDecoder_2.$proc$./Ulx3sMinimal.v:2255$427'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2235$405'.
Removing empty process `BmbDecoder_2.$proc$./Ulx3sMinimal.v:2235$405'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2220$403'.
Removing empty process `BmbDecoder_2.$proc$./Ulx3sMinimal.v:2220$403'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2204$399'.
Removing empty process `BmbDecoder_2.$proc$./Ulx3sMinimal.v:2204$399'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2188$395'.
Removing empty process `BmbDecoder_2.$proc$./Ulx3sMinimal.v:2188$395'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./Ulx3sMinimal.v:2151$386'.
Removing empty process `BmbDecoder_2.$proc$./Ulx3sMinimal.v:2151$386'.
Found and cleaned up 1 empty switch in `\BmbClint.$proc$./Ulx3sMinimal.v:2006$382'.
Removing empty process `BmbClint.$proc$./Ulx3sMinimal.v:2006$382'.
Found and cleaned up 2 empty switches in `\BmbClint.$proc$./Ulx3sMinimal.v:1994$379'.
Removing empty process `BmbClint.$proc$./Ulx3sMinimal.v:1994$379'.
Found and cleaned up 2 empty switches in `\BmbClint.$proc$./Ulx3sMinimal.v:1979$374'.
Removing empty process `BmbClint.$proc$./Ulx3sMinimal.v:1979$374'.
Found and cleaned up 1 empty switch in `\BmbClint.$proc$./Ulx3sMinimal.v:1955$362'.
Removing empty process `BmbClint.$proc$./Ulx3sMinimal.v:1955$362'.
Found and cleaned up 3 empty switches in `\BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
Removing empty process `BmbGpio2.$proc$./Ulx3sMinimal.v:1872$358'.
Found and cleaned up 4 empty switches in `\BmbGpio2.$proc$./Ulx3sMinimal.v:1838$356'.
Removing empty process `BmbGpio2.$proc$./Ulx3sMinimal.v:1838$356'.
Removing empty process `BmbGpio2.$proc$./Ulx3sMinimal.v:1837$355'.
Removing empty process `BmbGpio2.$proc$./Ulx3sMinimal.v:1835$354'.
Removing empty process `BmbGpio2.$proc$./Ulx3sMinimal.v:1833$353'.
Removing empty process `BmbGpio2.$proc$./Ulx3sMinimal.v:1831$352'.
Removing empty process `BmbGpio2.$proc$./Ulx3sMinimal.v:1829$351'.
Removing empty process `BmbGpio2.$proc$./Ulx3sMinimal.v:1816$338'.
Removing empty process `BmbGpio2.$proc$./Ulx3sMinimal.v:1805$337'.
Found and cleaned up 1 empty switch in `\BmbGpio2.$proc$./Ulx3sMinimal.v:1766$336'.
Removing empty process `BmbGpio2.$proc$./Ulx3sMinimal.v:1766$336'.
Found and cleaned up 1 empty switch in `\BmbGpio2.$proc$./Ulx3sMinimal.v:1742$324'.
Removing empty process `BmbGpio2.$proc$./Ulx3sMinimal.v:1742$324'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1589$315'.
Removing empty process `BmbUartCtrl.$proc$./Ulx3sMinimal.v:1589$315'.
Found and cleaned up 17 empty switches in `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1529$313'.
Removing empty process `BmbUartCtrl.$proc$./Ulx3sMinimal.v:1529$313'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1514$312'.
Removing empty process `BmbUartCtrl.$proc$./Ulx3sMinimal.v:1514$312'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1500$311'.
Removing empty process `BmbUartCtrl.$proc$./Ulx3sMinimal.v:1500$311'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1486$310'.
Removing empty process `BmbUartCtrl.$proc$./Ulx3sMinimal.v:1486$310'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1470$305'.
Removing empty process `BmbUartCtrl.$proc$./Ulx3sMinimal.v:1470$305'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1456$304'.
Removing empty process `BmbUartCtrl.$proc$./Ulx3sMinimal.v:1456$304'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1440$299'.
Removing empty process `BmbUartCtrl.$proc$./Ulx3sMinimal.v:1440$299'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1432$298'.
Removing empty process `BmbUartCtrl.$proc$./Ulx3sMinimal.v:1432$298'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1425$297'.
Removing empty process `BmbUartCtrl.$proc$./Ulx3sMinimal.v:1425$297'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1409$296'.
Removing empty process `BmbUartCtrl.$proc$./Ulx3sMinimal.v:1409$296'.
Removing empty process `BmbUartCtrl.$proc$./Ulx3sMinimal.v:1405$295'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1376$293'.
Removing empty process `BmbUartCtrl.$proc$./Ulx3sMinimal.v:1376$293'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./Ulx3sMinimal.v:1352$281'.
Removing empty process `BmbUartCtrl.$proc$./Ulx3sMinimal.v:1352$281'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:184$275'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:182$274'.
Found and cleaned up 3 empty switches in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1129$273'.
Found and cleaned up 6 empty switches in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1105$271'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1105$271'.
Found and cleaned up 1 empty switch in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1097$270'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1097$270'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1093$269'.
Found and cleaned up 2 empty switches in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1083$267'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1083$267'.
Found and cleaned up 2 empty switches in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1073$265'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:1073$265'.
Found and cleaned up 1 empty switch in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:903$260'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:903$260'.
Found and cleaned up 1 empty switch in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:877$254'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:877$254'.
Found and cleaned up 1 empty switch in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:862$253'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:862$253'.
Found and cleaned up 1 empty switch in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:841$249'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:841$249'.
Found and cleaned up 2 empty switches in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:831$248'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:831$248'.
Found and cleaned up 1 empty switch in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:822$246'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:822$246'.
Found and cleaned up 1 empty switch in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:815$245'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:815$245'.
Found and cleaned up 1 empty switch in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:808$244'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:808$244'.
Found and cleaned up 1 empty switch in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:801$243'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:801$243'.
Found and cleaned up 1 empty switch in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:794$242'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:794$242'.
Found and cleaned up 1 empty switch in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:787$241'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:787$241'.
Found and cleaned up 1 empty switch in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:780$240'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:780$240'.
Found and cleaned up 1 empty switch in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:773$239'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:773$239'.
Found and cleaned up 1 empty switch in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:766$238'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:766$238'.
Found and cleaned up 1 empty switch in `\Ulx3sMinimal.$proc$./Ulx3sMinimal.v:759$237'.
Removing empty process `Ulx3sMinimal.$proc$./Ulx3sMinimal.v:759$237'.
Found and cleaned up 2 empty switches in `\top.$proc$./top.v:80$224'.
Removing empty process `top.$proc$./top.v:80$224'.
Cleaned up 398 empty switches.

4.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module BufferCC.
Optimizing module BufferCC_1.
Optimizing module UartCtrlTx.
<suppressed ~5 debug messages>
Optimizing module UartCtrlRx.
<suppressed ~18 debug messages>
Optimizing module UartCtrl.
<suppressed ~1 debug messages>
Optimizing module StreamFifo.
<suppressed ~1 debug messages>
Optimizing module StreamArbiter.
Optimizing module FlowCCByToggle.
Optimizing module StreamFifoLowLatency.
<suppressed ~6 debug messages>
Optimizing module BufferCC_2.
Optimizing module BufferCC_3.
Optimizing module VexRiscv.
<suppressed ~128 debug messages>
Optimizing module JtagBridge.
<suppressed ~6 debug messages>
Optimizing module SystemDebugger.
<suppressed ~8 debug messages>
Optimizing module BmbDecoder.
<suppressed ~6 debug messages>
Optimizing module BufferCC_4.
Optimizing module BmbDecoder_1.
<suppressed ~14 debug messages>
Optimizing module BmbOnChipRam.
<suppressed ~5 debug messages>
Optimizing module BmbArbiter.
<suppressed ~4 debug messages>
Optimizing module BmbDecoder_2.
<suppressed ~18 debug messages>
Optimizing module BmbClint.
<suppressed ~9 debug messages>
Optimizing module BmbGpio2.
<suppressed ~17 debug messages>
Optimizing module BmbUartCtrl.
<suppressed ~18 debug messages>
Optimizing module Ulx3sMinimal.
<suppressed ~16 debug messages>
Optimizing module top.
<suppressed ~2 debug messages>

4.6. Executing FLATTEN pass (flatten design).
Deleting now unused module BufferCC.
Deleting now unused module BufferCC_1.
Deleting now unused module UartCtrlTx.
Deleting now unused module UartCtrlRx.
Deleting now unused module UartCtrl.
Deleting now unused module StreamFifo.
Deleting now unused module StreamArbiter.
Deleting now unused module FlowCCByToggle.
Deleting now unused module StreamFifoLowLatency.
Deleting now unused module BufferCC_2.
Deleting now unused module BufferCC_3.
Deleting now unused module VexRiscv.
Deleting now unused module JtagBridge.
Deleting now unused module SystemDebugger.
Deleting now unused module BmbDecoder.
Deleting now unused module BufferCC_4.
Deleting now unused module BmbDecoder_1.
Deleting now unused module BmbOnChipRam.
Deleting now unused module BmbArbiter.
Deleting now unused module BmbDecoder_2.
Deleting now unused module BmbClint.
Deleting now unused module BmbGpio2.
Deleting now unused module BmbUartCtrl.
Deleting now unused module Ulx3sMinimal.
<suppressed ~25 debug messages>

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~44 debug messages>

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 241 unused cells and 2011 unused wires.
<suppressed ~390 debug messages>

4.11. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~507 debug messages>
Removed a total of 169 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_saxon.\systemDebugger_1.$procmux$2222: \u_saxon.systemDebugger_1.dispatcher_headerLoaded -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\systemDebugger_1.$procmux$2220: \u_saxon.systemDebugger_1.dispatcher_headerLoaded -> 1'0
      Replacing known input bits on port A of cell $flatten\u_saxon.$procmux$2921: \u_saxon._zz_system_bmbPeripheral_bmb_rsp_valid_1 -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1873.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1875.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1881.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1906.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1908.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1914.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1926.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1938.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$2052.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$2061.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$2073.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$2094.
    dead port 2/2 on $mux $flatten\u_saxon.\system_ramA_logic.$procmux$2335.
    dead port 2/2 on $mux $flatten\u_saxon.\system_ramA_logic.$procmux$2341.
    dead port 2/2 on $mux $flatten\u_saxon.\system_ramA_logic.$procmux$2347.
    dead port 2/2 on $mux $flatten\u_saxon.\system_ramA_logic.$procmux$2353.
    dead port 2/2 on $mux $flatten\u_saxon.\system_ramA_logic.$procmux$2359.
    dead port 2/2 on $mux $flatten\u_saxon.\system_ramA_logic.$procmux$2365.
    dead port 2/2 on $mux $flatten\u_saxon.\system_ramA_logic.$procmux$2371.
    dead port 2/2 on $mux $flatten\u_saxon.\system_ramA_logic.$procmux$2377.
    dead port 2/2 on $mux $flatten\u_saxon.\system_ramA_logic.$procmux$2383.
    dead port 2/2 on $mux $flatten\u_saxon.\system_ramA_logic.$procmux$2389.
    dead port 2/2 on $mux $flatten\u_saxon.\system_ramA_logic.$procmux$2395.
    dead port 2/2 on $mux $flatten\u_saxon.\system_ramA_logic.$procmux$2401.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$2781.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$2790.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$2799.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$2808.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$2817.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$2826.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$2841.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1314.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1463.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1472.
    dead port 1/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1475.
    dead port 2/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1475.
    dead port 3/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1475.
    dead port 4/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1475.
    dead port 1/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1484.
    dead port 2/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1484.
    dead port 3/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1484.
    dead port 4/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1484.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1494.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1496.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1502.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1280.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1282.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1289.
Removed 48 multiplexer ports.
<suppressed ~288 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1948: { $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1951_CMP $auto$opt_reduce.cc:134:opt_mux$3270 }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$2012: $auto$opt_reduce.cc:134:opt_mux$3272
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$2130:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [31:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./Ulx3sMinimal.v:4130$667_EN[31:0]$770 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$2333:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$procmux$2333_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$procmux$2333_Y [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$procmux$2333_Y [7:1] = { $flatten\u_saxon.\system_ramA_logic.$procmux$2333_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2333_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2333_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2333_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2333_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2333_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2333_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$2351:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$procmux$2351_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$procmux$2351_Y [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$procmux$2351_Y [7:1] = { $flatten\u_saxon.\system_ramA_logic.$procmux$2351_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2351_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2351_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2351_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2351_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2351_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2351_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$2369:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$procmux$2369_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$procmux$2369_Y [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$procmux$2369_Y [7:1] = { $flatten\u_saxon.\system_ramA_logic.$procmux$2369_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2369_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2369_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2369_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2369_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2369_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2369_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$2387:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$procmux$2387_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$procmux$2387_Y [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$procmux$2387_Y [7:1] = { $flatten\u_saxon.\system_ramA_logic.$procmux$2387_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2387_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2387_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2387_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2387_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2387_Y [0] $flatten\u_saxon.\system_ramA_logic.$procmux$2387_Y [0] }
    New ctrl vector for $pmux cell $flatten\u_saxon.\jtagBridge_1.$procmux$2154: { $flatten\u_saxon.\jtagBridge_1.$procmux$2157_CMP $auto$opt_reduce.cc:134:opt_mux$3274 }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1505: { $auto$opt_reduce.cc:134:opt_mux$3276 $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1357_CMP }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$2404:
      Old ports: A=8'00000000, B=$flatten\u_saxon.\system_ramA_logic.$procmux$2333_Y, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_EN[7:0]$468
      New ports: A=1'0, B=$flatten\u_saxon.\system_ramA_logic.$procmux$2333_Y [0], Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_EN[7:0]$468 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_EN[7:0]$468 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_EN[7:0]$468 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_EN[7:0]$468 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_EN[7:0]$468 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_EN[7:0]$468 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_EN[7:0]$468 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_EN[7:0]$468 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./Ulx3sMinimal.v:2543$455_EN[7:0]$468 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$2413:
      Old ports: A=8'00000000, B=$flatten\u_saxon.\system_ramA_logic.$procmux$2351_Y, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_EN[7:0]$465
      New ports: A=1'0, B=$flatten\u_saxon.\system_ramA_logic.$procmux$2351_Y [0], Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_EN[7:0]$465 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_EN[7:0]$465 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_EN[7:0]$465 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_EN[7:0]$465 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_EN[7:0]$465 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_EN[7:0]$465 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_EN[7:0]$465 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_EN[7:0]$465 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./Ulx3sMinimal.v:2540$454_EN[7:0]$465 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$2422:
      Old ports: A=8'00000000, B=$flatten\u_saxon.\system_ramA_logic.$procmux$2369_Y, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_EN[7:0]$462
      New ports: A=1'0, B=$flatten\u_saxon.\system_ramA_logic.$procmux$2369_Y [0], Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_EN[7:0]$462 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_EN[7:0]$462 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_EN[7:0]$462 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_EN[7:0]$462 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_EN[7:0]$462 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_EN[7:0]$462 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_EN[7:0]$462 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_EN[7:0]$462 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./Ulx3sMinimal.v:2537$453_EN[7:0]$462 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$2431:
      Old ports: A=8'00000000, B=$flatten\u_saxon.\system_ramA_logic.$procmux$2387_Y, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_EN[7:0]$459
      New ports: A=1'0, B=$flatten\u_saxon.\system_ramA_logic.$procmux$2387_Y [0], Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_EN[7:0]$459 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_EN[7:0]$459 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_EN[7:0]$459 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_EN[7:0]$459 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_EN[7:0]$459 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_EN[7:0]$459 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_EN[7:0]$459 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_EN[7:0]$459 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./Ulx3sMinimal.v:2534$452_EN[7:0]$459 [0] }
  Optimizing cells in module \top.
Performed a total of 13 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 276 unused wires.
<suppressed ~68 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\jtagBridge_1.$procmux$2185: { $flatten\u_saxon.\jtagBridge_1.$procmux$2199_CMP $auto$opt_reduce.cc:134:opt_mux$3282 $flatten\u_saxon.\jtagBridge_1.$procmux$2196_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$2195_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$2194_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$2192_CMP $auto$opt_reduce.cc:134:opt_mux$3280 $flatten\u_saxon.\jtagBridge_1.$procmux$2189_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$2188_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$2187_CMP $auto$opt_reduce.cc:134:opt_mux$3278 }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1356: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1315_CMP $auto$opt_reduce.cc:134:opt_mux$3284 }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1224: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1230_CMP $auto$opt_reduce.cc:134:opt_mux$3286 }
  Optimizing cells in module \top.
Performed a total of 3 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.23. Finished OPT passes. (There is nothing left to do.)

4.13. Executing FSM pass (extract and optimize FSM).

4.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.u_saxon.jtagBridge_1.jtag_tap_fsm_state as FSM state register:
    Register has an initialization value.
Not marking top.u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362 as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state.
Found FSM state register top.u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state.

4.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$3042
  root of input selection tree: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1357_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1315_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1350_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1378_CMP
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value
  found state code: 3'000
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125
  found state code: 3'100
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111
  found state code: 3'010
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93
  found state code: 3'001
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1315_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1350_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1357_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1378_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93 \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value }
  ctrl outputs: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1378_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1357_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1350_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1315_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] }
  transition:      3'000 7'0---0-- ->      3'000 7'1000000
  transition:      3'000 7'0---1-- ->      3'001 7'1000001
  transition:      3'000 7'1------ ->      3'000 7'1000000
  transition:      3'100 7'0----0- ->      3'100 7'0000100
  transition:      3'100 7'0----10 ->      3'000 7'0000000
  transition:      3'100 7'00---11 ->      3'100 7'0000100
  transition:      3'100 7'01---11 ->      3'000 7'0000000
  transition:      3'100 7'1------ ->      3'000 7'0000000
  transition:      3'010 7'0----0- ->      3'010 7'0001010
  transition:      3'010 7'0--0-1- ->      3'010 7'0001010
  transition:      3'010 7'0--1-1- ->      3'100 7'0001100
  transition:      3'010 7'1------ ->      3'000 7'0001000
  transition:      3'001 7'0----0- ->      3'001 7'0010001
  transition:      3'001 7'0----10 ->      3'010 7'0010010
  transition:      3'001 7'0----11 ->      3'000 7'0010000
  transition:      3'001 7'1------ ->      3'000 7'0010000
Extracting FSM `\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$3026
  root of input selection tree: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1225_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1230_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1233_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1270_CMP
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid
  found state code: 3'000
  found state code: 3'001
  found state code: 3'100
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73
  found state code: 3'010
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1225_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1230_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1233_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1270_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93 \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73 \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58 \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid }
  ctrl outputs: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1270_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1233_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1230_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1225_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] }
  transition:      3'000 6'0--0-- ->      3'000 7'1000000
  transition:      3'000 6'0--1-- ->      3'001 7'1000001
  transition:      3'000 6'1----- ->      3'000 7'1000000
  transition:      3'100 6'0---0- ->      3'100 7'0000100
  transition:      3'100 6'00--1- ->      3'100 7'0000100
  transition:      3'100 6'01--10 ->      3'000 7'0000000
  transition:      3'100 6'01--11 ->      3'001 7'0000001
  transition:      3'100 6'1----- ->      3'000 7'0000000
  transition:      3'010 6'0---0- ->      3'010 7'0010010
  transition:      3'010 6'0-0-1- ->      3'010 7'0010010
  transition:      3'010 6'0-1-1- ->      3'100 7'0010100
  transition:      3'010 6'1----- ->      3'000 7'0010000
  transition:      3'001 6'0---0- ->      3'001 7'0100001
  transition:      3'001 6'0---1- ->      3'010 7'0100010
  transition:      3'001 6'1----- ->      3'000 7'0100000

4.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$3293' from module `\top'.
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$3287' from module `\top'.
  Removing unused input signal \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125.

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$3287' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [2].
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$3293' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [2].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1270_CMP.

4.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$3287' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  100 -> --1-
  010 -> -1--
  001 -> 1---
Recoding FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$3293' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  100 -> --1-
  010 -> -1--
  001 -> 1---

4.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$3287' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$3287 (\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value
    1: \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick
    2: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93
    3: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111
    4: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139
    5: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1315_CMP
    1: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1350_CMP
    2: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1357_CMP
    3: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1378_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0--0--   ->     0 4'1000
      1:     0 6'1-----   ->     0 4'1000
      2:     0 6'0--1--   ->     3 4'1000
      3:     1 6'0---10   ->     0 4'0000
      4:     1 6'01--11   ->     0 4'0000
      5:     1 6'1-----   ->     0 4'0000
      6:     1 6'00--11   ->     1 4'0000
      7:     1 6'0---0-   ->     1 4'0000
      8:     2 6'1-----   ->     0 4'0001
      9:     2 6'0-1-1-   ->     1 4'0001
     10:     2 6'0---0-   ->     2 4'0001
     11:     2 6'0-0-1-   ->     2 4'0001
     12:     3 6'0---11   ->     0 4'0010
     13:     3 6'1-----   ->     0 4'0010
     14:     3 6'0---10   ->     2 4'0010
     15:     3 6'0---0-   ->     3 4'0010

-------------------------------------

FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$3293' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$3293 (\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state):

  Number of input signals:    6
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid
    1: \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow
    2: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58
    3: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73
    4: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93
    5: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1225_CMP
    1: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1230_CMP
    2: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1233_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0--0--   ->     0 3'000
      1:     0 6'1-----   ->     0 3'000
      2:     0 6'0--1--   ->     3 3'000
      3:     1 6'01--10   ->     0 3'000
      4:     1 6'1-----   ->     0 3'000
      5:     1 6'0---0-   ->     1 3'000
      6:     1 6'00--1-   ->     1 3'000
      7:     1 6'01--11   ->     3 3'000
      8:     2 6'1-----   ->     0 3'010
      9:     2 6'0-1-1-   ->     1 3'010
     10:     2 6'0---0-   ->     2 3'010
     11:     2 6'0-0-1-   ->     2 3'010
     12:     3 6'1-----   ->     0 3'100
     13:     3 6'0---1-   ->     2 3'100
     14:     3 6'0---0-   ->     3 3'100

-------------------------------------

4.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$3287' from module `\top'.
Mapping FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$3293' from module `\top'.

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~12 debug messages>

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1381.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1381.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1383.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1383.
    dead port 1/3 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1385.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1492.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1492.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1500.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1500.
    dead port 1/3 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1505.
    dead port 1/4 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$1296.
Removed 11 multiplexer ports.
<suppressed ~282 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$3263 ($dff) from module top (D = $procmux$3002_Y, Q = \reset, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3411 ($sdff) from module top (D = 1'1, Q = \reset).
Adding SRST signal on $procdff$3262 ($dff) from module top (D = $procmux$3008_Y, Q = \counter, rval = 20'00000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3413 ($sdff) from module top (D = $add$./top.v:86$227_Y, Q = \counter).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$3047 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$1526_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.io_push_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3415 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_validReg, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.io_push_rValid).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$3046 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_shifter, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.io_push_rData).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$3028 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$logic_and$./Ulx3sMinimal.v:6836$1183_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.tx._zz_io_txd, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$3027 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./Ulx3sMinimal.v:6742$1170_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.\io_rxd_buffercc.$procdff$3021 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.\io_rxd_buffercc.$procdff$3020 ($dff) from module top (D = \serial_rx, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$3043 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1390_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_validReg, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$3041 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1441_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.break_counter, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3433 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./Ulx3sMinimal.v:6544$1142_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.break_counter).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$3040 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tickReg, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_tick, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$3039 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$logic_or$./Ulx3sMinimal.v:6538$1141_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$3038 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1449_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_2, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$3437 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_2).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$3037 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$1454_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$3439 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_1, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$3032 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$or$./Ulx3sMinimal.v:0$1163_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_shifter).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$3045 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tick, Q = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tickReg, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$3044 ($dff) from module top (D = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./Ulx3sMinimal.v:6069$1109_Y [11:6] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./Ulx3sMinimal.v:6069$1109_Y [4] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./Ulx3sMinimal.v:6069$1109_Y [2] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./Ulx3sMinimal.v:6069$1109_Y [0] }, Q = { \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [11:6] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [4] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [2] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [0] }, rval = 9'000000000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$3044 ($dff) from module top (D = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$1513_Y [5] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$1513_Y [3] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$1513_Y [1] }, Q = { \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [5] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [3] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [1] }, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$3047 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$1526_Y, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.io_push_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3449 ($sdff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.io_push_valid, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.io_push_rValid).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$3046 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [7:0], Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.io_push_rData).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$3233 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$2726_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_doBreak, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$3232 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$2735_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_breakDetected, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$3231 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$2744_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readOverflowError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3454 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$2744_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readOverflowError).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$3230 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$2753_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3462 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$2753_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readError).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$3229 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$2760_Y, Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_readIntEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3470 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_readIntEnable).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$3228 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$2767_Y, Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_writeIntEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3474 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_writeIntEnable).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$3227 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$2772_Y, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3478 ($sdff) from module top (D = \u_saxon.system_uartA_logic.io_bus_cmd_valid, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$3225 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$3224 ($dff) from module top (D = { 7'0000000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [24] 7'0000000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [16:15] 5'00000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [9:0] }, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data).
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top (D = { \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.io_push_rValid \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.io_push_rValid }, Q = { \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [24] \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [15] }, rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$3481 ($dffe) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.io_push_rData [7:2], Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [7:2], rval = 6'000000).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$3222 ($dff) from module top (D = 1'1, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$3484 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$3160 ($dff) from module top (D = { $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol3$./Ulx3sMinimal.v:2532$484_DATA $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol2$./Ulx3sMinimal.v:2531$483_DATA $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol1$./Ulx3sMinimal.v:2530$482_DATA $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol0$./Ulx3sMinimal.v:2529$481_DATA }, Q = \u_saxon.system_ramA_logic._zz_ram_port0).
Adding SRST signal on $flatten\u_saxon.\system_ramA_logic.$procdff$3159 ($dff) from module top (D = \u_saxon.system_ramA_ctrl_arbiter.memory_arbiter.io_output_fire, Q = \u_saxon.system_ramA_logic.io_bus_cmd_valid_regNextWhen, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_ramA_logic.$procdff$3158 ($dff) from module top (D = \u_saxon.system_cpu_dBus_cmd_rData_fragment_context, Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$procdff$3050 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$procmux$1540_Y, Q = \u_saxon.system_ramA_ctrl_arbiter.memory_arbiter.locked, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3490 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_ramA_ctrl_arbiter.memory_arbiter.locked).
Adding EN signal on $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$procdff$3049 ($dff) from module top (D = \u_saxon.system_cpu_iBus_decoder.io_outputs_0_cmd_ready, Q = \u_saxon.system_ramA_ctrl_arbiter.memory_arbiter.maskLocked_1).
Adding EN signal on $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$procdff$3048 ($dff) from module top (D = \u_saxon.system_cpu_dBus_decoder.io_outputs_0_cmd_ready, Q = \u_saxon.system_ramA_ctrl_arbiter.memory_arbiter.maskLocked_0).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3221 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2610_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_7, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3494 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [7], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_7).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3220 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2617_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_6, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3498 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [6], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_6).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3219 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2624_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_5, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3502 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [5], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_5).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3218 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2631_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_4, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3506 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_4).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3217 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2638_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_3, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3510 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_3).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3216 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2645_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3514 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_2).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3215 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2652_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3518 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_1).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3214 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2659_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3522 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3213 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2664_Y, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3526 ($sdff) from module top (D = \u_saxon.system_gpioA_logic.io_bus_cmd_valid, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3212 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [7], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_7).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3211 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [6], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_6).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3210 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [5], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_5).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3209 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_4).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3208 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_3).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3207 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_2).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3206 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_1).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3205 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3201 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3200 ($dff) from module top (D = { 24'000000000000000000000000 \u_saxon.system_gpioA_logic.mapper_rsp_payload_fragment_data [7:0] }, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$3553 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$3198 ($dff) from module top (D = 1'1, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$3554 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusSimplePlugin_rspJoin_rspBuffer_c.$procdff$3059 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusSimplePlugin_rspJoin_rspBuffer_c.$procmux$1562_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3555 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_rspJoin_rspBuffer_c.pushing, Q = \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusSimplePlugin_rspJoin_rspBuffer_c.$procdff$3058 ($dff) from module top (D = { \u_saxon.system_ramA_logic._zz_ram_port0 \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_error }, Q = \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_io_pop_payload_error_1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3122 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1760_Y, Q = \u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$3558 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1760_Y, Q = \u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3121 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackWrites_valid, Q = \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3120 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1777_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_LightShifterPlugin_isActive, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3571 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1773_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_LightShifterPlugin_isActive).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3119 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1784_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_dBus_cmd_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3581 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu._zz_dBus_cmd_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3118 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1749_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3117 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_pending_next, Q = \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_pending_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3116 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1791_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3587 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3112 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1825_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusSimplePlugin_injector_decodeInput_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3589 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1825_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusSimplePlugin_injector_decodeInput_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3111 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1832_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusSimplePlugin_iBusRsp_stages_0_output_ready_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3593 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1832_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusSimplePlugin_iBusRsp_stages_0_output_ready_2).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3110 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1839_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3599 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1839_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_fetchPc_inc).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3107 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1853_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_fetchPc_pcReg, rval = 32'10000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3603 ($sdff) from module top (D = { \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_cmd_payload_pc [31:2] 2'00 }, Q = \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_fetchPc_pcReg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3604 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$3604 ($sdffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3106 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1860_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3605 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1860_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_arbitration_isValid).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3105 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_DO_EBREAK, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_DO_EBREAK).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3104 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC2_FORCE_ZERO, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3102 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_BRANCH_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_BRANCH_CTRL_2_5 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3101 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_BRANCH_CTRL_2_6 \u_saxon.system_cpu_logic_cpu._zz__zz_decode_BRANCH_CTRL_2_8 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3100 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_BRANCH_CTRL_2_17 \u_saxon.system_cpu_logic_cpu._zz__zz_decode_BRANCH_CTRL_2_19 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3099 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC_LESS_UNSIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3098 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_ALU_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_BRANCH_CTRL_2_33 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3097 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_RS2_USE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2_USE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3096 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_STORE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_STORE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3095 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$opt_dff.cc:764:run$3618 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu._zz__zz_decode_BRANCH_CTRL_2_52, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3094 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_BRANCH_CTRL_2_58 \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SRC2_CTRL [0] }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3093 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_RS1_USE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS1_USE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3092 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3091 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC_USE_SUB_LESS, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3090 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_BRANCH_CTRL_2_74 \u_saxon.system_cpu_logic_cpu._zz__zz_decode_BRANCH_CTRL_2_75 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3088 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31:23] \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_INSTRUCTION [22] \u_saxon.system_cpu_logic_cpu._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21:13] \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_INSTRUCTION [12] \u_saxon.system_cpu_logic_cpu._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [11:0] }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION).
Adding SRST signal on $auto$opt_dff.cc:764:run$3625 ($dffe) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22] \u_saxon.system_cpu_logic_cpu._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [12] }, Q = { \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [22] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [12] }, rval = 2'10).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3087 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_IBusSimplePlugin_injector_decodeInput_payload_pc, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3084 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_lastStageRegFileWrite_payload_data, Q = \u_saxon.system_cpu_logic_cpu.execute_LightShifterPlugin_shiftReg).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3083 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:5690$1041_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_LightShifterPlugin_amplitudeReg).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3079 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\_zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[31:0], Q = \u_saxon.system_cpu_logic_cpu._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3077 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_fetchPc_pcReg, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusSimplePlugin_injector_decodeInput_payload_pc).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3074 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\DebugPlugin_busReadDataReg[31:0], Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_busReadDataReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3070 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1601_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_disableEbreak, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3641 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1595_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_disableEbreak).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3069 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1606_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_debugUsed, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3647 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_debugUsed).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3068 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1621_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_haltedByBreak, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3649 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1621_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_haltedByBreak).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3066 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1643_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_stepIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3661 ($sdff) from module top (D = \u_saxon.systemDebugger_1.dispatcher_dataShifter [36], Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_stepIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3065 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1664_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_haltIt, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$3064 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1677_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_resetIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3666 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1671_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_resetIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_iBus_decoder.$procdff$3148 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_decoder.$procmux$2251_Y, Q = \u_saxon.system_cpu_iBus_decoder.logic_rspNoHit_doIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3672 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_decoder.$procmux$2251_Y, Q = \u_saxon.system_cpu_iBus_decoder.logic_rspNoHit_doIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_iBus_decoder.$procdff$3147 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./Ulx3sMinimal.v:2983$609_Y, Q = \u_saxon.system_cpu_iBus_decoder.logic_rspPendingCounter, rval = 7'0000000).
Adding EN signal on $flatten\u_saxon.\system_cpu_iBus_decoder.$procdff$3145 ($dff) from module top (D = \u_saxon.system_cpu_iBus_decoder.logic_hitsS0_0, Q = \u_saxon.system_cpu_iBus_decoder.logic_rspHits_0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$3156 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_decoder.$procmux$2284_Y, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspNoHit_doIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3678 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_decoder.$procmux$2284_Y, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspNoHit_doIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$3155 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./Ulx3sMinimal.v:2799$564_Y, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspPendingCounter, rval = 7'0000000).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$3154 ($dff) from module top (D = \u_saxon.system_cpu_dBus_cmd_rData_fragment_context, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspNoHit_context).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$3152 ($dff) from module top (D = \u_saxon.system_cpu_dBus_decoder.logic_hitsS0_1, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspHits_1).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$3151 ($dff) from module top (D = \u_saxon.system_cpu_dBus_decoder.logic_hitsS0_0, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspHits_0).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$3197 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$add$./Ulx3sMinimal.v:2002$381_Y, Q = \u_saxon.system_clint_logic.logic_time, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$3196 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$procmux$2554_Y, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3687 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_outputs_0_cmd_valid, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$3195 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$3194 ($dff) from module top (D = \u_saxon.system_clint_logic.factory_rsp_payload_fragment_data, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$3192 ($dff) from module top (D = 1'1, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$3691 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3191 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2491_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_doIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3692 ($sdff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2491_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_doIt).
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3190 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./Ulx3sMinimal.v:2301$444_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspPendingCounter, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3189 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2496_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3699 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rValid).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3188 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_context).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3186 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_2, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_2).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3185 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3184 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_0).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3183 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_noHitS0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_noHitS1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3182 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_2, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_2).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3181 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3180 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_0).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3179 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_context, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3177 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_data, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3175 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3174 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_opcode, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$3173 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_last, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_last).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$3144 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$2215_Y, Q = \u_saxon.systemDebugger_1.dispatcher_counter, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$3714 ($sdff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$2213_Y, Q = \u_saxon.systemDebugger_1.dispatcher_counter).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$3143 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$2226_Y, Q = \u_saxon.systemDebugger_1.dispatcher_headerLoaded, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3722 ($sdff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$2224_Y, Q = \u_saxon.systemDebugger_1.dispatcher_headerLoaded).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$3142 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$2235_Y, Q = \u_saxon.systemDebugger_1.dispatcher_dataLoaded, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3726 ($sdff) from module top (D = 1'1, Q = \u_saxon.systemDebugger_1.dispatcher_dataLoaded).
Adding EN signal on $flatten\u_saxon.\systemDebugger_1.$procdff$3141 ($dff) from module top (D = { \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment \u_saxon.systemDebugger_1.dispatcher_headerShifter [7:1] }, Q = \u_saxon.systemDebugger_1.dispatcher_headerShifter).
Adding EN signal on $flatten\u_saxon.\systemDebugger_1.$procdff$3140 ($dff) from module top (D = { \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment \u_saxon.systemDebugger_1.dispatcher_dataShifter [66:1] }, Q = \u_saxon.systemDebugger_1.dispatcher_dataShifter).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$3057 ($dff) from module top (D = \u_saxon.jtagBridge_1.jtag_tap_bypass, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$3056 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.io_input_payload_last, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_last).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$3055 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$logic_not$./Ulx3sMinimal.v:6217$1074_Y, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_target).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$3054 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$3053 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_last, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_last).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$3051 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_valid, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$3139 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.DebugPlugin_busReadDataReg [31:5] \u_saxon.jtagBridge_1.io_remote_rsp_payload_data [4:0] }, Q = \u_saxon.jtagBridge_1.system_rsp_payload_data).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$3138 ($dff) from module top (D = 1'0, Q = \u_saxon.jtagBridge_1.system_rsp_payload_error).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3745 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$3137 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$2167_Y, Q = \u_saxon.jtagBridge_1.system_rsp_valid, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$3746 ($sdff) from module top (D = 1'0, Q = \u_saxon.jtagBridge_1.system_rsp_valid).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$3136 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$2144_Y, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$3133 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$2150_Y, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr, rval = 268443647).
Adding EN signal on $auto$opt_dff.cc:702:run$3753 ($sdff) from module top (D = { \io_jtag_tdi \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr [31:1] }, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$3131 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$0\jtag_tap_instructionShift[3:0], Q = \u_saxon.jtagBridge_1.jtag_tap_instructionShift).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$3130 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$2159_Y, Q = \u_saxon.jtagBridge_1.jtag_tap_instruction, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:702:run$3760 ($sdff) from module top (D = \u_saxon.jtagBridge_1.jtag_tap_instructionShift, Q = \u_saxon.jtagBridge_1.jtag_tap_instruction).
Adding SRST signal on $flatten\u_saxon.$procdff$3259 ($dff) from module top (D = $flatten\u_saxon.$procmux$2947_Y, Q = \u_saxon.debugCdCtrl_logic_holdingLogic_resetCounter, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3762 ($sdff) from module top (D = $flatten\u_saxon.$add$./Ulx3sMinimal.v:1075$266_Y, Q = \u_saxon.debugCdCtrl_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$3257 ($dff) from module top (D = $flatten\u_saxon.$procmux$2943_Y, Q = \u_saxon.systemCdCtrl_logic_holdingLogic_resetCounter, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3764 ($sdff) from module top (D = $flatten\u_saxon.$add$./Ulx3sMinimal.v:1085$268_Y, Q = \u_saxon.systemCdCtrl_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$3255 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_debug_bus_cmd_fire, Q = \u_saxon.system_cpu_logic_cpu_debug_bus_cmd_fire_regNext, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$3254 ($dff) from module top (D = $flatten\u_saxon.$procmux$2921_Y, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$3253 ($dff) from module top (D = $flatten\u_saxon.$procmux$2928_Y, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3772 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$3252 ($dff) from module top (D = $flatten\u_saxon.$procmux$2935_Y, Q = \u_saxon.system_cpu_dBus_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3774 ($sdff) from module top (D = \u_saxon.system_cpu_dBus_cmd_valid, Q = \u_saxon.system_cpu_dBus_cmd_rValid).
Adding EN signal on $flatten\u_saxon.$procdff$3251 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_context, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$3250 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_data, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$3248 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_rsp_payload_last, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_last).
Adding EN signal on $flatten\u_saxon.$procdff$3247 ($dff) from module top (D = \u_saxon.system_cpu_dBus_cmd_rData_fragment_context, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$3245 ($dff) from module top (D = \u_saxon.system_cpu_dBus_cmd_rData_fragment_data, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$3243 ($dff) from module top (D = \u_saxon.system_cpu_dBus_cmd_rData_fragment_address [23:0], Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$3242 ($dff) from module top (D = \u_saxon.system_cpu_dBus_cmd_rData_fragment_opcode, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$3241 ($dff) from module top (D = \u_saxon.system_cpu_dBus_cmd_rData_last, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_last).
Adding EN signal on $flatten\u_saxon.$procdff$3240 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_STORE, Q = \u_saxon.system_cpu_dBus_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$3239 ($dff) from module top (D = \u_saxon.system_cpu_dBus_cmd_payload_fragment_mask, Q = \u_saxon.system_cpu_dBus_cmd_rData_fragment_mask).
Adding EN signal on $flatten\u_saxon.$procdff$3238 ($dff) from module top (D = \u_saxon.system_cpu_dBus_cmd_payload_fragment_data, Q = \u_saxon.system_cpu_dBus_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$3236 ($dff) from module top (D = \u_saxon.system_cpu_dBus_cmd_payload_fragment_address, Q = \u_saxon.system_cpu_dBus_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$3235 ($dff) from module top (D = \u_saxon.system_cpu_dBus_cmd_payload_fragment_opcode, Q = \u_saxon.system_cpu_dBus_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$3234 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_dBus_cmd_rData_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$3789 ($dffe) from module top.

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 267 unused cells and 290 unused wires.
<suppressed ~278 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~19 debug messages>

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~163 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2540: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2510: { }
  Optimizing cells in module \top.
Performed a total of 2 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$3783 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3637 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$3637 ($dffe) from module top.

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

4.14.16. Rerunning OPT passes. (Maybe there is more to do..)

4.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~162 debug messages>

4.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$3778 ($dffe) from module top.
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$3713 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3627 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$3627 ($dffe) from module top.

4.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

4.14.23. Rerunning OPT passes. (Maybe there is more to do..)

4.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~161 debug messages>

4.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.27. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$3640 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1684_Y [1:0], Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_busReadDataReg [1:0], rval = 2'00).

4.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.14.30. Rerunning OPT passes. (Maybe there is more to do..)

4.14.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~162 debug messages>

4.14.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.34. Executing OPT_DFF pass (perform DFF optimizations).

4.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.14.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.14.37. Finished OPT passes. (There is nothing left to do.)

4.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_cpu_logic_cpu.$meminit$\RegFilePlugin_regFile$./Ulx3sMinimal.v:0$1046 (u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile).
Removed top 19 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol0$./Ulx3sMinimal.v:0$509 (u_saxon.system_ramA_logic.ram_symbol0).
Removed top 19 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol1$./Ulx3sMinimal.v:0$510 (u_saxon.system_ramA_logic.ram_symbol1).
Removed top 19 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol2$./Ulx3sMinimal.v:0$511 (u_saxon.system_ramA_logic.ram_symbol2).
Removed top 19 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol3$./Ulx3sMinimal.v:0$512 (u_saxon.system_ramA_logic.ram_symbol3).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3390 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$3716 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3312 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3323 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$3635 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$3458 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$3657 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3407 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3399 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3377 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$3466 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3381 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3362 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3394 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3308 ($eq).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$2740 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$2742 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$2749 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$2751 ($mux).
Removed top 3 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$2761_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$2782_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./Ulx3sMinimal.v:6544$1142 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./Ulx3sMinimal.v:6601$1148 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./Ulx3sMinimal.v:6607$1149 ($add).
Removed top 7 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$shl$./Ulx3sMinimal.v:0$1160 ($shl).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3353 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./Ulx3sMinimal.v:6742$1170 ($add).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3344 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./Ulx3sMinimal.v:6842$1185 ($add).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3336 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3331 ($eq).
Removed top 6 bits (of 12) from mux cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$1513 ($mux).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./Ulx3sMinimal.v:6069$1109 ($sub).
Removed top 5 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_gpioA_logic.$procmux$2571_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_gpioA_logic.$procmux$2611_CMP0 ($eq).
Removed top 63 bits (of 64) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$add$./Ulx3sMinimal.v:2002$381 ($add).
Removed top 7 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./Ulx3sMinimal.v:2219$402 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./Ulx3sMinimal.v:2301$444 ($sub).
Removed cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2489 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2529_CMP0 ($eq).
Removed top 8 bits (of 24) from FF cell top.$auto$opt_dff.cc:764:run$3711 ($dffe).
Removed top 20 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$3710 ($dffe).
Removed cell top.$flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$ternary$./Ulx3sMinimal.v:6146$1094 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$ternary$./Ulx3sMinimal.v:6145$1093 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$sub$./Ulx3sMinimal.v:6131$1080 ($sub).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2339 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2345 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2357 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2363 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2375 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2381 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2393 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2399 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2407 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2410 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2416 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2419 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2425 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2428 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2434 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$2437 ($mux).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_decoder.$eq$./Ulx3sMinimal.v:2725$525 ($eq).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./Ulx3sMinimal.v:2799$564 ($sub).
Removed cell top.$flatten\u_saxon.\system_cpu_dBus_decoder.$procmux$2282 ($mux).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./Ulx3sMinimal.v:2983$609 ($sub).
Removed cell top.$flatten\u_saxon.\system_cpu_iBus_decoder.$procmux$2249 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\systemDebugger_1.$add$./Ulx3sMinimal.v:3061$623 ($add).
Removed cell top.$flatten\u_saxon.\systemDebugger_1.$procmux$2211 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3253$630 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3256$631 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3265$634 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3277$638 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3283$640 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3286$641 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3289$642 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3295$644 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./Ulx3sMinimal.v:3330$647 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./Ulx3sMinimal.v:3337$651 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./Ulx3sMinimal.v:3339$653 ($eq).
Removed cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$2142 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$2156_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$2157_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$2194_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$2195_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$2196_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$2199_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$2200_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./Ulx3sMinimal.v:4028$675 ($mux).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4038$679 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4038$680 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4039$682 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4040$683 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4040$684 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4041$685 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4041$686 ($eq).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4048$690 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4048$691 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4049$693 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4050$694 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4050$695 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4051$696 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4051$697 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4052$698 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4052$699 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4053$700 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4059$704 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4061$705 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4061$706 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4062$707 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4062$708 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4063$709 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4063$710 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4064$711 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4069$715 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4071$716 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4075$718 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4075$719 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4076$721 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4078$723 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4086$730 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4092$735 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4092$736 ($eq).
Removed top 28 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4093$737 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4093$738 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4094$739 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4095$741 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4095$742 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4105$751 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4109$754 ($eq).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4110$755 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4110$756 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4110$757 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4110$758 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:4111$759 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4111$760 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:4112$762 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:4840$805 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:4927$838 ($sub).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:5096$900 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:5097$902 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:5097$903 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./Ulx3sMinimal.v:5098$904 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:5098$905 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:5100$912 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./Ulx3sMinimal.v:5100$915 ($eq).
Removed top 7 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./Ulx3sMinimal.v:5114$918 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:5618$1038 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:5620$1039 ($sub).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:5690$1041 ($sub).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1593 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1611 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1613 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1615 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1617 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1669 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1684 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1738 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1762 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1764_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1765_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1766_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1767 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1823 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1830 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1837 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1858 ($mux).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1874_CMP0 ($eq).
Removed top 12 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1944 ($pmux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1955_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1959_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1966_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1970_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1975_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1979_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1996_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$2133 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$2136 ($mux).
Removed top 20 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$3780 ($dffe).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.$procmux$2956_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.$add$./Ulx3sMinimal.v:1085$268 ($add).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.$add$./Ulx3sMinimal.v:1075$266 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./Ulx3sMinimal.v:2146$383 ($add).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_decoder.$add$./Ulx3sMinimal.v:2677$514 ($add).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_cpu_iBus_decoder.$add$./Ulx3sMinimal.v:2909$568 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:4011$668 ($add).
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3253$630_Y.
Removed top 3 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3265$634_Y.
Removed top 1 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3277$638_Y.
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3286$641_Y.
Removed top 1 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3289$642_Y.
Removed top 6 bits (of 12) from wire top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$1513_Y.

4.16. Executing PEEPOPT pass (run peephole optimizers).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 47 unused wires.
<suppressed ~1 debug messages>

4.18. Executing SHARE pass (SAT-based resource sharing).

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~36 debug messages>

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$./top.v:86$227 ($add).
  creating $macc model for $flatten\u_saxon.$add$./Ulx3sMinimal.v:1075$266 ($add).
  creating $macc model for $flatten\u_saxon.$add$./Ulx3sMinimal.v:1085$268 ($add).
  creating $macc model for $flatten\u_saxon.\systemDebugger_1.$add$./Ulx3sMinimal.v:3061$623 ($add).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./Ulx3sMinimal.v:2146$383 ($add).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./Ulx3sMinimal.v:2301$444 ($sub).
  creating $macc model for $flatten\u_saxon.\system_clint_logic.$add$./Ulx3sMinimal.v:2002$381 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_decoder.$add$./Ulx3sMinimal.v:2677$514 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./Ulx3sMinimal.v:2799$564 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_iBus_decoder.$add$./Ulx3sMinimal.v:2909$568 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./Ulx3sMinimal.v:2983$609 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:4011$668 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:4024$671 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:4025$672 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:4840$805 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:5380$958 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:4927$838 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:5618$1038 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:5620$1039 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:5690$1041 ($sub).
  creating $macc model for $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$sub$./Ulx3sMinimal.v:6131$1080 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.$sub$./Ulx3sMinimal.v:1283$277 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./Ulx3sMinimal.v:6069$1109 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./Ulx3sMinimal.v:6544$1142 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./Ulx3sMinimal.v:6607$1149 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./Ulx3sMinimal.v:6601$1148 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./Ulx3sMinimal.v:6742$1170 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./Ulx3sMinimal.v:6842$1185 ($add).
  merging $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:4011$668 into $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:4927$838.
  merging $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:4025$672 into $flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:4024$671.
  merging $macc model for $flatten\u_saxon.\system_cpu_iBus_decoder.$add$./Ulx3sMinimal.v:2909$568 into $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./Ulx3sMinimal.v:2983$609.
  merging $macc model for $flatten\u_saxon.\system_cpu_dBus_decoder.$add$./Ulx3sMinimal.v:2677$514 into $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./Ulx3sMinimal.v:2799$564.
  merging $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./Ulx3sMinimal.v:2146$383 into $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./Ulx3sMinimal.v:2301$444.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./Ulx3sMinimal.v:6069$1109.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.$sub$./Ulx3sMinimal.v:1283$277.
  creating $alu model for $macc $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$sub$./Ulx3sMinimal.v:6131$1080.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:5690$1041.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:5620$1039.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:5618$1038.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:5380$958.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:4840$805.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./Ulx3sMinimal.v:6607$1149.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./Ulx3sMinimal.v:6544$1142.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./Ulx3sMinimal.v:6601$1148.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./Ulx3sMinimal.v:6742$1170.
  creating $alu model for $macc $flatten\u_saxon.\system_clint_logic.$add$./Ulx3sMinimal.v:2002$381.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./Ulx3sMinimal.v:6842$1185.
  creating $alu model for $macc $flatten\u_saxon.\systemDebugger_1.$add$./Ulx3sMinimal.v:3061$623.
  creating $alu model for $macc $flatten\u_saxon.$add$./Ulx3sMinimal.v:1085$268.
  creating $alu model for $macc $flatten\u_saxon.$add$./Ulx3sMinimal.v:1075$266.
  creating $alu model for $macc $add$./top.v:86$227.
  creating $macc cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:4024$671: $auto$alumacc.cc:365:replace_macc$3798
  creating $macc cell for $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./Ulx3sMinimal.v:2799$564: $auto$alumacc.cc:365:replace_macc$3799
  creating $macc cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:4927$838: $auto$alumacc.cc:365:replace_macc$3800
  creating $macc cell for $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./Ulx3sMinimal.v:2983$609: $auto$alumacc.cc:365:replace_macc$3801
  creating $macc cell for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./Ulx3sMinimal.v:2301$444: $auto$alumacc.cc:365:replace_macc$3802
  creating $alu model for $lt$./top.v:85$226 ($lt): new $alu
  creating $alu cell for $lt$./top.v:85$226: $auto$alumacc.cc:485:replace_alu$3804
  creating $alu cell for $add$./top.v:86$227: $auto$alumacc.cc:485:replace_alu$3809
  creating $alu cell for $flatten\u_saxon.$add$./Ulx3sMinimal.v:1075$266: $auto$alumacc.cc:485:replace_alu$3812
  creating $alu cell for $flatten\u_saxon.$add$./Ulx3sMinimal.v:1085$268: $auto$alumacc.cc:485:replace_alu$3815
  creating $alu cell for $flatten\u_saxon.\systemDebugger_1.$add$./Ulx3sMinimal.v:3061$623: $auto$alumacc.cc:485:replace_alu$3818
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./Ulx3sMinimal.v:6842$1185: $auto$alumacc.cc:485:replace_alu$3821
  creating $alu cell for $flatten\u_saxon.\system_clint_logic.$add$./Ulx3sMinimal.v:2002$381: $auto$alumacc.cc:485:replace_alu$3824
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./Ulx3sMinimal.v:6742$1170: $auto$alumacc.cc:485:replace_alu$3827
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./Ulx3sMinimal.v:6601$1148: $auto$alumacc.cc:485:replace_alu$3830
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./Ulx3sMinimal.v:6544$1142: $auto$alumacc.cc:485:replace_alu$3833
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./Ulx3sMinimal.v:6607$1149: $auto$alumacc.cc:485:replace_alu$3836
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:4840$805: $auto$alumacc.cc:485:replace_alu$3839
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:5380$958: $auto$alumacc.cc:485:replace_alu$3842
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:5618$1038: $auto$alumacc.cc:485:replace_alu$3845
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:5620$1039: $auto$alumacc.cc:485:replace_alu$3848
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./Ulx3sMinimal.v:5690$1041: $auto$alumacc.cc:485:replace_alu$3851
  creating $alu cell for $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$sub$./Ulx3sMinimal.v:6131$1080: $auto$alumacc.cc:485:replace_alu$3854
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.$sub$./Ulx3sMinimal.v:1283$277: $auto$alumacc.cc:485:replace_alu$3857
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./Ulx3sMinimal.v:6069$1109: $auto$alumacc.cc:485:replace_alu$3860
  created 19 $alu and 5 $macc cells.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~149 debug messages>

4.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$3752 ($dffe) from module top (D = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1 [2], Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1 [1], rval = 1'0).

4.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 6 unused cells and 9 unused wires.
<suppressed ~12 debug messages>

4.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.24.9. Rerunning OPT passes. (Maybe there is more to do..)

4.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~148 debug messages>

4.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.24.13. Executing OPT_DFF pass (perform DFF optimizations).

4.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.24.16. Finished OPT passes. (There is nothing left to do.)

4.25. Executing MEMORY pass.

4.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.25.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[1] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol1'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol2'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol3'[0] in module `\top': merged output FF to cell.

4.25.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 102 unused wires.
<suppressed ~4 debug messages>

4.25.4. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.25.5. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile by address:

4.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.25.7. Executing MEMORY_COLLECT pass (generating $mem cells).

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_ramA_logic.ram_symbol0:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=8 abits=13 words=8192
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=4, acells=2
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=4
    Efficiency for rule 4.1: efficiency=44, cells=8, acells=8
    Efficiency for rule 1.1: efficiency=22, cells=16, acells=16
    Selected rule 4.4 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol0.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol0.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol0.3.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol1:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=8 abits=13 words=8192
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=4, acells=2
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=4
    Efficiency for rule 4.1: efficiency=44, cells=8, acells=8
    Efficiency for rule 1.1: efficiency=22, cells=16, acells=16
    Selected rule 4.4 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol1.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol1.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol1.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol1.3.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol2:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=8 abits=13 words=8192
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=4, acells=2
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=4
    Efficiency for rule 4.1: efficiency=44, cells=8, acells=8
    Efficiency for rule 1.1: efficiency=22, cells=16, acells=16
    Selected rule 4.4 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol2.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol2.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol2.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol2.3.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol3:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=8 abits=13 words=8192
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=4, acells=2
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=4
    Efficiency for rule 4.1: efficiency=44, cells=8, acells=8
    Efficiency for rule 1.1: efficiency=22, cells=16, acells=16
    Selected rule 4.4 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol3.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol3.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol3.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol3.3.0.0

4.28. Executing TECHMAP pass (map to technology primitives).

4.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

4.28.2. Continuing TECHMAP pass.
Using template $paramod$1f1da48c814a4c9217ff53a0dfcaca09422b068b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$13b242afed9922560d7700be9e7133adeed63231\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$2ff597307e47f6e3d28080c17e87bb11895753b4\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$cb6c0382d5d14fd20a0c4e06ed0cc94f11ee3671\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$80237b86f736b323dc84eb4cb003b71957a24ada\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$dbbf2d0eb0de97cbd79965769718f0e5554c3157\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$c228577fd5f9b2918967c24e9280f9b8cdffc39a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$112300d7718d65f11c75697a63a777f3d996bc4a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$8e8c6f49f793f15473c5cc809fb178a983a03b9b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$5d993564152588d2bd46832cef33ffb4b0e7ed98\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$2b957fd51549989ccf72ff6fe96dc245aabce6b2\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b52599cfe1ca5e676d71c261c27ba1884fff7e66\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$cb2f1c2b0a3dec821c8847d39a663aab4d13fca5\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$12b0b44c004516f4a5754d393c5f86409a91481f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$95b3e94b89a21ac762897c315f975dfca1efd23e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$53d9137d755b1fce688ec0531fd7554a88b6f9e1\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.
<suppressed ~388 debug messages>

4.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk25.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk25.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
Extracted data FF from read port 0 of top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile: $\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile$rdreg[0]
Extracted data FF from read port 1 of top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile: $\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile$rdreg[1]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.1.1

4.30. Executing TECHMAP pass (map to technology primitives).

4.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

4.30.2. Continuing TECHMAP pass.
Using template $paramod$63b154b9945e46c5c2c27ed886717deb66cff590\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~48 debug messages>

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~490 debug messages>

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

4.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$3759 ($dffe) from module top (D = { \io_jtag_tdi \u_saxon.jtagBridge_1.jtag_tap_instructionShift [3:1] }, Q = \u_saxon.jtagBridge_1.jtag_tap_instructionShift, rval = 4'0001).

4.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 16 unused cells and 593 unused wires.
<suppressed ~17 debug messages>

4.31.5. Rerunning OPT passes. (Removed registers in this run.)

4.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

4.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.31.8. Executing OPT_DFF pass (perform DFF optimizations).

4.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.31.10. Finished fast OPT passes.

4.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

4.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.$procmux$2955:
      Old ports: A=4'1111, B=8'00010011, Y=\u_saxon._zz_system_cpu_dBus_cmd_payload_fragment_mask
      New ports: A=2'11, B=4'0001, Y=\u_saxon._zz_system_cpu_dBus_cmd_payload_fragment_mask [2:1]
      New connections: { \u_saxon._zz_system_cpu_dBus_cmd_payload_fragment_mask [3] \u_saxon._zz_system_cpu_dBus_cmd_payload_fragment_mask [0] } = { \u_saxon._zz_system_cpu_dBus_cmd_payload_fragment_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3250$629:
      Old ports: A=4'0001, B=4'1001, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3250$629_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3250$629_Y [3]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3250$629_Y [2:0] = 3'001
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3253$630:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$3791 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$3791 [0]
      New connections: $auto$wreduce.cc:454:run$3791 [1] = $auto$wreduce.cc:454:run$3791 [0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3262$633:
      Old ports: A=4'0110, B=4'1000, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3262$633_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3262$633_Y [3] $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3262$633_Y [1] }
      New connections: { $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3262$633_Y [2] $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3262$633_Y [0] } = { $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3262$633_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3268$635:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3268$635_Y
      New ports: A=2'01, B=2'10, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3268$635_Y [3:2]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3268$635_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3274$637:
      Old ports: A=4'1010, B=4'0010, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3274$637_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3274$637_Y [3]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3274$637_Y [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3277$638:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:454:run$3793 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$3793 [2] $auto$wreduce.cc:454:run$3793 [0] }
      New connections: $auto$wreduce.cc:454:run$3793 [1] = $auto$wreduce.cc:454:run$3793 [0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3283$640:
      Old ports: A=2'01, B=2'11, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3283$640_Y [1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3283$640_Y [1]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3283$640_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./Ulx3sMinimal.v:3289$642:
      Old ports: A=3'011, B=3'111, Y=$auto$wreduce.cc:454:run$3795 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$3795 [2]
      New connections: $auto$wreduce.cc:454:run$3795 [1:0] = 2'11
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1944:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [7] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [19:12] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [20] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:21] 1'0 \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31:20] }, Y=\u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [19:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [7] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [19:12] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [20] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [24:21] 1'0 \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [24:20] }, Y={ \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [19:11] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [4:0] }
      New connections: \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [10:5] = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25]
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$1985:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.execute_MEMORY_READ_DATA [31:16] \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_3 [15:8] \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_1 [7:0] }, B={ \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_1 [7:0] \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_3 [15:8] \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_1 [7:0] }, Y=\u_saxon.system_cpu_logic_cpu.execute_DBusSimplePlugin_rspFormated
      New ports: A={ \u_saxon.system_cpu_logic_cpu.execute_MEMORY_READ_DATA [31:16] \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_3 [15:8] }, B={ \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_3 [15:8] }, Y=\u_saxon.system_cpu_logic_cpu.execute_DBusSimplePlugin_rspFormated [31:8]
      New connections: \u_saxon.system_cpu_logic_cpu.execute_DBusSimplePlugin_rspFormated [7:0] = \u_saxon.system_cpu_logic_cpu._zz_execute_DBusSimplePlugin_rspFormated_1 [7:0]
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$2002:
      Old ports: A=\u_saxon.system_cpu_logic_cpu._zz_RegFilePlugin_regFile_port1, B={ \u_saxon.system_cpu_logic_cpu._zz_RegFilePlugin_regFile_port1 [7:0] \u_saxon.system_cpu_logic_cpu._zz_RegFilePlugin_regFile_port1 [7:0] \u_saxon.system_cpu_logic_cpu._zz_RegFilePlugin_regFile_port1 [7:0] \u_saxon.system_cpu_logic_cpu._zz_RegFilePlugin_regFile_port1 [7:0] \u_saxon.system_cpu_logic_cpu._zz_RegFilePlugin_regFile_port1 [15:0] \u_saxon.system_cpu_logic_cpu._zz_RegFilePlugin_regFile_port1 [15:0] }, Y=\u_saxon.system_cpu_dBus_cmd_payload_fragment_data
      New ports: A=\u_saxon.system_cpu_logic_cpu._zz_RegFilePlugin_regFile_port1 [31:8], B={ \u_saxon.system_cpu_logic_cpu._zz_RegFilePlugin_regFile_port1 [7:0] \u_saxon.system_cpu_logic_cpu._zz_RegFilePlugin_regFile_port1 [7:0] \u_saxon.system_cpu_logic_cpu._zz_RegFilePlugin_regFile_port1 [7:0] \u_saxon.system_cpu_logic_cpu._zz_RegFilePlugin_regFile_port1 [15:0] \u_saxon.system_cpu_logic_cpu._zz_RegFilePlugin_regFile_port1 [15:8] }, Y=\u_saxon.system_cpu_dBus_cmd_payload_fragment_data [31:8]
      New connections: \u_saxon.system_cpu_dBus_cmd_payload_fragment_data [7:0] = \u_saxon.system_cpu_logic_cpu._zz_RegFilePlugin_regFile_port1 [7:0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$2028:
      Old ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:4840$805_Y [31:2] 2'00 }, B={ \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Y={ \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_cmd_payload_pc [31:2] $flatten\u_saxon.\system_cpu_logic_cpu.$1\IBusSimplePlugin_fetchPc_pc[31:0] [1:0] }
      New ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$add$./Ulx3sMinimal.v:4840$805_Y [31:2] 1'0 }, B=\u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branchAdder [31:1], Y={ \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_cmd_payload_pc [31:2] $flatten\u_saxon.\system_cpu_logic_cpu.$1\IBusSimplePlugin_fetchPc_pc[31:0] [1] }
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$1\IBusSimplePlugin_fetchPc_pc[31:0] [0] = 1'0
  Optimizing cells in module \top.
Performed a total of 13 changes.

4.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

4.33.6. Executing OPT_DFF pass (perform DFF optimizations).

4.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

4.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.33.9. Rerunning OPT passes. (Maybe there is more to do..)

4.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

4.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.13. Executing OPT_DFF pass (perform DFF optimizations).

4.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.33.16. Finished OPT passes. (There is nothing left to do.)

4.34. Executing TECHMAP pass (map to technology primitives).

4.34.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.34.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.34.3. Continuing TECHMAP pass.
Using template $paramod$ce0ec84be7047712840b0952f343ee9e63ef75d1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper maccmap for cells of type $macc.
  add \u_saxon.system_cpu_logic_cpu._zz_execute_SrcPlugin_addSub_2 (32 bits, signed)
  add { 1'0 \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \u_saxon.system_cpu_logic_cpu._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ecp5_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr'.

4.34.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~606 debug messages>

4.34.28. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~35 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $or.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
  add \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_pending_value (3 bits, unsigned)
  sub \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_pending_dec (1 bits, unsigned)
  add bits \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_cmd_fire (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $adff.
  add \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspPendingCounter (4 bits, unsigned)
  sub \u_saxon.system_bmbPeripheral_bmb_decoder._zz_logic_rspPendingCounter_4 (1 bits, unsigned)
  add bits \u_saxon.system_bmbPeripheral_bmb_decoder._zz_logic_rspPendingCounter_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$73c1c7322faaaa595331a8d8d336d7d573593385\_90_pmux for cells of type $pmux.
  add \u_saxon.system_cpu_dBus_decoder.logic_rspPendingCounter (7 bits, unsigned)
  sub \u_saxon.system_cpu_dBus_decoder._zz_logic_rspPendingCounter_4 (1 bits, unsigned)
  add bits \u_saxon.system_cpu_dBus_decoder._zz_logic_rspPendingCounter_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$e978c189388a43a00e4e725f292dc6d7f2ae25b3\_90_pmux for cells of type $pmux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
  add \u_saxon.system_cpu_iBus_decoder.logic_rspPendingCounter (7 bits, unsigned)
  sub \u_saxon.system_cpu_logic_cpu.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_valid (1 bits, unsigned)
  add bits \u_saxon.system_cpu_iBus_decoder._zz_logic_rspPendingCounter_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $xor.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $tribuf.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~2733 debug messages>

4.35. Executing OPT pass (performing simple optimizations).

4.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1976 debug messages>

4.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1554 debug messages>
Removed a total of 518 cells.

4.35.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9719 ($_DFFE_PP_) from module top (D = $techmap$flatten\u_saxon.$sshl$./Ulx3sMinimal.v:891$255.$1\buffer[3:0] [0], Q = \u_saxon.system_cpu_dBus_cmd_rData_fragment_mask [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9720 ($_DFFE_PP_) from module top (D = $techmap$flatten\u_saxon.$sshl$./Ulx3sMinimal.v:891$255.$1\buffer[3:0] [1], Q = \u_saxon.system_cpu_dBus_cmd_rData_fragment_mask [1], rval = 1'0).

4.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 610 unused cells and 2852 unused wires.
<suppressed ~617 debug messages>

4.35.5. Rerunning OPT passes. (Removed registers in this run.)

4.35.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.35.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.35.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9680 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [63], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9679 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [62], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9678 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [61], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9677 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [60], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9676 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [59], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9675 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [58], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9674 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [57], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9672 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [55], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9671 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [54], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9670 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [53], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9669 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [52], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9668 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [51], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9667 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [50], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9666 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [49], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9663 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [46], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9662 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [45], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9661 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [44], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9660 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [43], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9659 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$2532.B_AND_S [42], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$6257 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2670.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$6256 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2705.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$6255 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2675.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$6254 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2680.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$6253 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2685.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$6252 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2690.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$6251 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2695.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$6250 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$2700.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5474 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$2848.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5473 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$2866.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5472 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$2874.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5471 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$2861.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5470 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$2878.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7491 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$2185.Y_B [3], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7490 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$2185.Y_B [2], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7489 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$2185.Y_B [1], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [1], rval = 1'0).

4.35.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 35 unused cells and 0 unused wires.
<suppressed ~35 debug messages>

4.35.10. Rerunning OPT passes. (Removed registers in this run.)

4.35.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.35.13. Executing OPT_DFF pass (perform DFF optimizations).

4.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.35.15. Finished fast OPT passes.

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.38. Executing TECHMAP pass (map to technology primitives).

4.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.38.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template $paramod\$_DFF_N_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_N_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~1225 debug messages>

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~80 debug messages>

4.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in top.

4.42. Executing ATTRMVCP pass (move or copy attributes).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 5475 unused wires.
<suppressed ~1 debug messages>

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.45. Executing ABC pass (technology mapping using ABC).

4.45.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 3049 gates and 4142 wires to a netlist network with 1091 inputs and 848 outputs.

4.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =     958.
ABC: Participating nodes from both networks       =    2291.
ABC: Participating nodes from the first network   =    1054. (  80.95 % of nodes)
ABC: Participating nodes from the second network  =    1237. (  95.01 % of nodes)
ABC: Node pairs (any polarity)                    =    1054. (  80.95 % of names can be moved)
ABC: Node pairs (same polarity)                   =     926. (  71.12 % of names can be moved)
ABC: Total runtime =     0.05 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1301
ABC RESULTS:        internal signals:     2203
ABC RESULTS:           input signals:     1091
ABC RESULTS:          output signals:      848
Removing temp directory.
Removed 0 unused cells and 2878 unused wires.

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$61dabf38f7d4783a9cb317007b4293a43619b50c\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$eea7aa4dbe245dbc73160d11f9063a1ee6143c5b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$2f0bb434c6ebd3519066fad7a4698a818a11f567\$lut for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$ec8f389d3b0c4ac15bc66a5f07b2ffe4e8f89d74\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$e29d77caadfafd73aa5fe633bde045cc468a68f9\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$f67ad926234c6216d005ae991aa4cfdf5a71356a\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$a710625e9e626ef5063a9eaeb20113d01f3592de\$lut for cells of type $lut.
Using template $paramod$35492f7ebd488614934dd833b8d78af004e8100f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$c7d224180c69c0d5fbef7598cd9ab1e40bba59d7\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$bc796d1b37e47fe5b469d545b097ef86bfd034b1\$lut for cells of type $lut.
Using template $paramod$8a7470c9ec21a4935e393b00df471c62a46c2d0c\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$aefabbfb9c1b4f52428d3138553c9ded9b193061\$lut for cells of type $lut.
Using template $paramod$17538bd5a623f84bb702e47bb5a546363d721a6c\$lut for cells of type $lut.
Using template $paramod$525425bfbe66d72ee88210d059d9a74f55ab8de8\$lut for cells of type $lut.
Using template $paramod$28dba4613bcfc6d5fbcbacbbd540c1098939b840\$lut for cells of type $lut.
Using template $paramod$03ab414ada093750493cbfa9d211f35752fee9f2\$lut for cells of type $lut.
Using template $paramod$b39dbf3440eef709cb8bb37f35f8c0658700866d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$440c55e9b86a4d19d2d9af4513ac1f3c626292af\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$6470a3bba4e3c394b8c88e7d0098cbcf5da13de3\$lut for cells of type $lut.
Using template $paramod$dda0bc315550d3097cebbb4dc6df8a36eaaf87bd\$lut for cells of type $lut.
Using template $paramod$8c8483b8dba6dbd9a5f43a97c71ce4530d6e6ded\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$5ef3e2a003d9029352faafd477743177813cd767\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$3ab7a02e4f59b3797fed50685a40e5273a7f3af0\$lut for cells of type $lut.
Using template $paramod$987ba47d9f22b1c8fde8a2d7a2abff4be5df6ab8\$lut for cells of type $lut.
Using template $paramod$ad66ff31645a1d4356de5b37218dbb8f3a4598ee\$lut for cells of type $lut.
Using template $paramod$e4adb5a40bce606100fc00f292ff9d4f2f55953f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$200337237619ba4c0bed9a492562f1d1b57fb569\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$6ac48f10ab868b91fde246cc8a01e40d3eeadba9\$lut for cells of type $lut.
Using template $paramod$9c1aa1324b4cc7de1c2b6f7bc4064feef6fff45e\$lut for cells of type $lut.
Using template $paramod$f2743c6161b2637615c2cc64f10f42d7a26db73b\$lut for cells of type $lut.
Using template $paramod$ad7ab3837d8b09965601099721536d3aaede774f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$a23bbb9b85b8f974097bf2b429094455a1dd1449\$lut for cells of type $lut.
Using template $paramod$e4682df760389b3af061951554c8b57279a46e98\$lut for cells of type $lut.
Using template $paramod$73bbff9804d791be5cfd09c0116d6c083b3293af\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$53c4f6dfe38ff3abc129562f23fd9f8560f0698a\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$e9cf48c0d69ee6f9606b4f8662d1d729ce741517\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$92d606332f1ee29cf1de0bfa0bc5c21b77f4493e\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$fe6b9140fa8badb9aa0c84263397a986020885c5\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$918dfef53688a6b043d248092568bba3b8f64e54\$lut for cells of type $lut.
Using template $paramod$e89ac58f360f774aaa6ec82384df6d4f7265bb69\$lut for cells of type $lut.
Using template $paramod$b698dd2b885039c9e1d53e243fc4e0191632dfd9\$lut for cells of type $lut.
Using template $paramod$6a0b1528d24c2d11f4545c306e43782f2aea729d\$lut for cells of type $lut.
Using template $paramod$154e4e14e0d2e8dde3195f5221cb22ae856f2b8f\$lut for cells of type $lut.
Using template $paramod$1bf63890fffcb1afc6a082aebd62e99fafbe9efb\$lut for cells of type $lut.
Using template $paramod$63e339ea2883ee008caae375935d0922a0b97d1f\$lut for cells of type $lut.
Using template $paramod$49eb50c63a5b5355fa8408239eeac288f1d9f4c3\$lut for cells of type $lut.
Using template $paramod$522f5119df1aa6bd000ed70359644f05f49e05fc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$966b22e286e8fa76ab8bea9275c1756f3e9f54fc\$lut for cells of type $lut.
Using template $paramod$f4b410ec69fee77145d4861b6f5b23158bffcf60\$lut for cells of type $lut.
Using template $paramod$5f840889b533dd3bcc51c37336d5c17765edeed3\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$48e09c68af83604c2fc481036c6338d92519e034\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$75dfc61750aedbf7f5cf9dc328c81d4cd06ab264\$lut for cells of type $lut.
Using template $paramod$d2845ee2da121e591069744d16cf238f53bde61d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$c5ee66eb2a490feb211407baec4a64d121f5aead\$lut for cells of type $lut.
Using template $paramod$1076d5b96410dc32bbe68df15017559464728316\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$0a810c5f30a035e63b55e228d2f10f6a9f2cd8b9\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$c3b1966bc586ce0e990da056e01f6377d896a7f4\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$8913a4494cb30c7b7d264fbaf230463b26f65f90\$lut for cells of type $lut.
Using template $paramod$6cb7ed46ee69032d46271316e9c0b5fc5024bb08\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$76d5f0d2d567fe0f95d60b2a305825b3ef4b4f35\$lut for cells of type $lut.
Using template $paramod$12c7f1171b139e4f4e6443ddc13932509cabbc36\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$b70b33c02c333401fa9e7d15163541178763cfff\$lut for cells of type $lut.
Using template $paramod$5e3164a14b8375764d1831e48df8bc11c8d249e0\$lut for cells of type $lut.
Using template $paramod$6233f7deafc826ba58f20c3e303e1507d973717a\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$1043bd181861d4a11248f70bbb354da0e65bcc65\$lut for cells of type $lut.
Using template $paramod$54dc9aafe6e8a348026d60f9910d7f8d3f4d92e9\$lut for cells of type $lut.
Using template $paramod$fa1c9acb387883a3fd8adbf68d1a69e4775df40f\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$580c644ff9d324c537d98546b377d94fd5dd36b3\$lut for cells of type $lut.
Using template $paramod$7e81a8ad8f27fccecc6e805c0ccf27dd70f2d2c2\$lut for cells of type $lut.
Using template $paramod$9e923d4aa734cab4532eb938bf7fc31770daf54d\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$0c774715ceee59e002bc9856d5ad0e24362e9b05\$lut for cells of type $lut.
Using template $paramod$d3a244292978e27b98eeb2905039db54c7260532\$lut for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$12e9049d8709286a770fe60b59ec4d94c39ce3c9\$lut for cells of type $lut.
Using template $paramod$4e06d8105d9614aecf2f96ffeb03cd3e74a721ca\$lut for cells of type $lut.
Using template $paramod$f8987610b63e17f2f5fcc46ca22fd4351d23fd87\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod$8bb00efeb8a94ef6daa8428acd2dc928e8dcdefd\$lut for cells of type $lut.
Using template $paramod$e1057ab7a9f98e1084c5ce07057dbf40e4d8d8b5\$lut for cells of type $lut.
Using template $paramod$4f73c781dd48c9f5af73c5eea8a4bfb52bee5675\$lut for cells of type $lut.
Using template $paramod$6b6967672cddfbe12dea2c030f112bffb1ec18d1\$lut for cells of type $lut.
Using template $paramod$b21b54d381b9e174399d650a624809b82bacf9e2\$lut for cells of type $lut.
Using template $paramod$4d1a055984de6eeb68dcd05fb2e3ec22912a2372\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3719 debug messages>

4.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15659.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15659.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16406.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16416.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16409.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16404.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16393.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16311.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16278.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16399.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15809.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15805.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16417.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15704.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16395.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16390.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15806.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15478.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15413.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15413.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15413.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15413.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15424.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15434.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15470.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15470.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15475.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15473.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15473.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15478.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15483.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15485.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15483.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15485.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15486.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15496.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15499.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15501.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15501.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15506.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15506.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15512.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15515.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15519.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15519.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15526.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15531.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15540.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15659.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15676.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15721.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15771.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15811.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15805.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15812.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15850.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15850.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15871.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15870.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16115.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16127.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16138.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16159.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16186.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16398.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16266.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16274.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16277.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16278.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16277.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16297.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16304.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16314.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16314.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16325.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16332.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16351.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16339.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16360.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16396.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16392.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16393.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16408.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16417.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16401.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16436.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16411.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16151.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16391.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16497.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16501.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16506.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16502.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$15708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16501.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16186.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$15376$auto$blifparse.cc:515:parse_blif$16176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
Removed 0 unused cells and 2689 unused wires.

4.48. Executing AUTONAME pass.
Renamed 38134 objects in module top (71 iterations).
<suppressed ~4546 debug messages>

4.49. Executing HIERARCHY pass (managing design hierarchy).

4.49.1. Analyzing design hierarchy..
Top module:  \top

4.49.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

4.50. Printing statistics.

=== top ===

   Number of wires:               2729
   Number of wire bits:          13120
   Number of public wires:        2729
   Number of public wire bits:   13120
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3224
     $_TBUF_                         3
     CCU2C                         117
     DP16KD                         16
     EHXPLLL                         1
     L6MUX21                        80
     LUT4                         1597
     PFUMX                         295
     TRELLIS_DPR16X4                32
     TRELLIS_FF                   1083

4.51. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

4.52. Executing JSON backend.

Warnings: 15 unique messages, 15 total
End of script. Logfile hash: 9a638551d8, CPU: user 9.63s system 0.56s, MEM: 1247.62 MB peak
Yosys 0.9+4245 (git sha1 2e421feb, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 43% 8x techmap (4 sec), 14% 29x opt_clean (1 sec), ...
