{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 22:44:11 2023 " "Info: Processing started: Wed Apr 05 22:44:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW1 -c HW1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW1 -c HW1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[3\] C_min 11.063 ns Longest " "Info: Longest tpd from source pin \"A\[3\]\" to destination pin \"C_min\" is 11.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns A\[3\] 1 PIN PIN_A13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; PIN Node = 'A\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "HW1.vhd" "" { Text "E:/VLSI_HW/HW1/HW1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.771 ns) + CELL(0.225 ns) 5.815 ns LessThan1~1 2 COMB LCCOMB_X18_Y1_N26 1 " "Info: 2: + IC(4.771 ns) + CELL(0.225 ns) = 5.815 ns; Loc. = LCCOMB_X18_Y1_N26; Fanout = 1; COMB Node = 'LessThan1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.996 ns" { A[3] LessThan1~1 } "NODE_NAME" } } { "HW1.vhd" "" { Text "E:/VLSI_HW/HW1/HW1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.378 ns) 6.458 ns process_0~4 3 COMB LCCOMB_X18_Y1_N30 3 " "Info: 3: + IC(0.265 ns) + CELL(0.378 ns) = 6.458 ns; Loc. = LCCOMB_X18_Y1_N30; Fanout = 3; COMB Node = 'process_0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { LessThan1~1 process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 6.729 ns C_min~2 4 COMB LCCOMB_X18_Y1_N14 1 " "Info: 4: + IC(0.218 ns) + CELL(0.053 ns) = 6.729 ns; Loc. = LCCOMB_X18_Y1_N14; Fanout = 1; COMB Node = 'C_min~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { process_0~4 C_min~2 } "NODE_NAME" } } { "HW1.vhd" "" { Text "E:/VLSI_HW/HW1/HW1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.326 ns) + CELL(2.008 ns) 11.063 ns C_min 5 PIN PIN_B13 0 " "Info: 5: + IC(2.326 ns) + CELL(2.008 ns) = 11.063 ns; Loc. = PIN_B13; Fanout = 0; PIN Node = 'C_min'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { C_min~2 C_min } "NODE_NAME" } } { "HW1.vhd" "" { Text "E:/VLSI_HW/HW1/HW1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.483 ns ( 31.48 % ) " "Info: Total cell delay = 3.483 ns ( 31.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.580 ns ( 68.52 % ) " "Info: Total interconnect delay = 7.580 ns ( 68.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.063 ns" { A[3] LessThan1~1 process_0~4 C_min~2 C_min } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.063 ns" { A[3] {} A[3]~combout {} LessThan1~1 {} process_0~4 {} C_min~2 {} C_min {} } { 0.000ns 0.000ns 4.771ns 0.265ns 0.218ns 2.326ns } { 0.000ns 0.819ns 0.225ns 0.378ns 0.053ns 2.008ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 22:44:12 2023 " "Info: Processing ended: Wed Apr 05 22:44:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
