// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xber_kernel.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XBer_kernel_CfgInitialize(XBer_kernel *InstancePtr, XBer_kernel_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Cntrl_BaseAddress = ConfigPtr->Cntrl_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XBer_kernel_Start(XBer_kernel *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XBer_kernel_ReadReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_AP_CTRL) & 0x80;
    XBer_kernel_WriteReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XBer_kernel_IsDone(XBer_kernel *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XBer_kernel_ReadReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XBer_kernel_IsIdle(XBer_kernel *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XBer_kernel_ReadReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XBer_kernel_IsReady(XBer_kernel *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XBer_kernel_ReadReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XBer_kernel_EnableAutoRestart(XBer_kernel *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XBer_kernel_WriteReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_AP_CTRL, 0x80);
}

void XBer_kernel_DisableAutoRestart(XBer_kernel *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XBer_kernel_WriteReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_AP_CTRL, 0);
}

void XBer_kernel_Set_fec_type(XBer_kernel *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XBer_kernel_WriteReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_FEC_TYPE_DATA, Data);
}

u32 XBer_kernel_Get_fec_type(XBer_kernel *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XBer_kernel_ReadReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_FEC_TYPE_DATA);
    return Data;
}

void XBer_kernel_Set_soft_words_tx(XBer_kernel *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XBer_kernel_WriteReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_SOFT_WORDS_TX_DATA, Data);
}

u32 XBer_kernel_Get_soft_words_tx(XBer_kernel *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XBer_kernel_ReadReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_SOFT_WORDS_TX_DATA);
    return Data;
}

void XBer_kernel_Set_hard_words_tx(XBer_kernel *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XBer_kernel_WriteReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_HARD_WORDS_TX_DATA, Data);
}

u32 XBer_kernel_Get_hard_words_tx(XBer_kernel *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XBer_kernel_ReadReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_HARD_WORDS_TX_DATA);
    return Data;
}

void XBer_kernel_Set_num_defs(XBer_kernel *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XBer_kernel_WriteReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_NUM_DEFS_DATA, Data);
}

u32 XBer_kernel_Get_num_defs(XBer_kernel *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XBer_kernel_ReadReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_NUM_DEFS_DATA);
    return Data;
}

void XBer_kernel_Set_num_blocks(XBer_kernel *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XBer_kernel_WriteReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_NUM_BLOCKS_DATA, Data);
}

u32 XBer_kernel_Get_num_blocks(XBer_kernel *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XBer_kernel_ReadReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_NUM_BLOCKS_DATA);
    return Data;
}

u32 XBer_kernel_Get_block_cfg_code_BaseAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_BASE);
}

u32 XBer_kernel_Get_block_cfg_code_HighAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_HIGH);
}

u32 XBer_kernel_Get_block_cfg_code_TotalBytes(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_BASE + 1);
}

u32 XBer_kernel_Get_block_cfg_code_BitWidth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_WIDTH_BLOCK_CFG_CODE;
}

u32 XBer_kernel_Get_block_cfg_code_Depth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_DEPTH_BLOCK_CFG_CODE;
}

u32 XBer_kernel_Write_block_cfg_code_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_code_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBer_kernel_Write_block_cfg_code_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_code_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CODE_BASE + offset + i);
    }
    return length;
}

u32 XBer_kernel_Get_block_cfg_n_BaseAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_BASE);
}

u32 XBer_kernel_Get_block_cfg_n_HighAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_HIGH);
}

u32 XBer_kernel_Get_block_cfg_n_TotalBytes(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_BASE + 1);
}

u32 XBer_kernel_Get_block_cfg_n_BitWidth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_WIDTH_BLOCK_CFG_N;
}

u32 XBer_kernel_Get_block_cfg_n_Depth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_DEPTH_BLOCK_CFG_N;
}

u32 XBer_kernel_Write_block_cfg_n_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_n_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBer_kernel_Write_block_cfg_n_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_n_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_N_BASE + offset + i);
    }
    return length;
}

u32 XBer_kernel_Get_block_cfg_k_BaseAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_BASE);
}

u32 XBer_kernel_Get_block_cfg_k_HighAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_HIGH);
}

u32 XBer_kernel_Get_block_cfg_k_TotalBytes(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_BASE + 1);
}

u32 XBer_kernel_Get_block_cfg_k_BitWidth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_WIDTH_BLOCK_CFG_K;
}

u32 XBer_kernel_Get_block_cfg_k_Depth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_DEPTH_BLOCK_CFG_K;
}

u32 XBer_kernel_Write_block_cfg_k_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_k_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBer_kernel_Write_block_cfg_k_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_k_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_K_BASE + offset + i);
    }
    return length;
}

u32 XBer_kernel_Get_block_cfg_term_on_pass_BaseAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_BASE);
}

u32 XBer_kernel_Get_block_cfg_term_on_pass_HighAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_HIGH);
}

u32 XBer_kernel_Get_block_cfg_term_on_pass_TotalBytes(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_BASE + 1);
}

u32 XBer_kernel_Get_block_cfg_term_on_pass_BitWidth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_WIDTH_BLOCK_CFG_TERM_ON_PASS;
}

u32 XBer_kernel_Get_block_cfg_term_on_pass_Depth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_DEPTH_BLOCK_CFG_TERM_ON_PASS;
}

u32 XBer_kernel_Write_block_cfg_term_on_pass_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_term_on_pass_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBer_kernel_Write_block_cfg_term_on_pass_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_term_on_pass_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_TERM_ON_PASS_BASE + offset + i);
    }
    return length;
}

u32 XBer_kernel_Get_block_cfg_max_iterations_BaseAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_BASE);
}

u32 XBer_kernel_Get_block_cfg_max_iterations_HighAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_HIGH);
}

u32 XBer_kernel_Get_block_cfg_max_iterations_TotalBytes(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_BASE + 1);
}

u32 XBer_kernel_Get_block_cfg_max_iterations_BitWidth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_WIDTH_BLOCK_CFG_MAX_ITERATIONS;
}

u32 XBer_kernel_Get_block_cfg_max_iterations_Depth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_DEPTH_BLOCK_CFG_MAX_ITERATIONS;
}

u32 XBer_kernel_Write_block_cfg_max_iterations_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_max_iterations_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBer_kernel_Write_block_cfg_max_iterations_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_max_iterations_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MAX_ITERATIONS_BASE + offset + i);
    }
    return length;
}

u32 XBer_kernel_Get_block_cfg_crc_type_BaseAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_BASE);
}

u32 XBer_kernel_Get_block_cfg_crc_type_HighAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_HIGH);
}

u32 XBer_kernel_Get_block_cfg_crc_type_TotalBytes(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_BASE + 1);
}

u32 XBer_kernel_Get_block_cfg_crc_type_BitWidth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_WIDTH_BLOCK_CFG_CRC_TYPE;
}

u32 XBer_kernel_Get_block_cfg_crc_type_Depth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_DEPTH_BLOCK_CFG_CRC_TYPE;
}

u32 XBer_kernel_Write_block_cfg_crc_type_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_crc_type_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBer_kernel_Write_block_cfg_crc_type_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_crc_type_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_CRC_TYPE_BASE + offset + i);
    }
    return length;
}

u32 XBer_kernel_Get_block_cfg_skip_channel_BaseAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_BASE);
}

u32 XBer_kernel_Get_block_cfg_skip_channel_HighAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_HIGH);
}

u32 XBer_kernel_Get_block_cfg_skip_channel_TotalBytes(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_BASE + 1);
}

u32 XBer_kernel_Get_block_cfg_skip_channel_BitWidth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_WIDTH_BLOCK_CFG_SKIP_CHANNEL;
}

u32 XBer_kernel_Get_block_cfg_skip_channel_Depth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_DEPTH_BLOCK_CFG_SKIP_CHANNEL;
}

u32 XBer_kernel_Write_block_cfg_skip_channel_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_skip_channel_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBer_kernel_Write_block_cfg_skip_channel_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_skip_channel_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SKIP_CHANNEL_BASE + offset + i);
    }
    return length;
}

u32 XBer_kernel_Get_block_cfg_mod_type_BaseAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_BASE);
}

u32 XBer_kernel_Get_block_cfg_mod_type_HighAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_HIGH);
}

u32 XBer_kernel_Get_block_cfg_mod_type_TotalBytes(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_BASE + 1);
}

u32 XBer_kernel_Get_block_cfg_mod_type_BitWidth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_WIDTH_BLOCK_CFG_MOD_TYPE;
}

u32 XBer_kernel_Get_block_cfg_mod_type_Depth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_DEPTH_BLOCK_CFG_MOD_TYPE;
}

u32 XBer_kernel_Write_block_cfg_mod_type_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_mod_type_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBer_kernel_Write_block_cfg_mod_type_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_mod_type_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_MOD_TYPE_BASE + offset + i);
    }
    return length;
}

u32 XBer_kernel_Get_block_cfg_snr_V_BaseAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_BASE);
}

u32 XBer_kernel_Get_block_cfg_snr_V_HighAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_HIGH);
}

u32 XBer_kernel_Get_block_cfg_snr_V_TotalBytes(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_BASE + 1);
}

u32 XBer_kernel_Get_block_cfg_snr_V_BitWidth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_WIDTH_BLOCK_CFG_SNR_V;
}

u32 XBer_kernel_Get_block_cfg_snr_V_Depth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_DEPTH_BLOCK_CFG_SNR_V;
}

u32 XBer_kernel_Write_block_cfg_snr_V_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_snr_V_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBer_kernel_Write_block_cfg_snr_V_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_snr_V_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_SNR_V_BASE + offset + i);
    }
    return length;
}

u32 XBer_kernel_Get_block_cfg_inv_sigma_sq_V_BaseAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_BASE);
}

u32 XBer_kernel_Get_block_cfg_inv_sigma_sq_V_HighAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_HIGH);
}

u32 XBer_kernel_Get_block_cfg_inv_sigma_sq_V_TotalBytes(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_BASE + 1);
}

u32 XBer_kernel_Get_block_cfg_inv_sigma_sq_V_BitWidth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_WIDTH_BLOCK_CFG_INV_SIGMA_SQ_V;
}

u32 XBer_kernel_Get_block_cfg_inv_sigma_sq_V_Depth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_DEPTH_BLOCK_CFG_INV_SIGMA_SQ_V;
}

u32 XBer_kernel_Write_block_cfg_inv_sigma_sq_V_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_inv_sigma_sq_V_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBer_kernel_Write_block_cfg_inv_sigma_sq_V_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_inv_sigma_sq_V_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_INV_SIGMA_SQ_V_BASE + offset + i);
    }
    return length;
}

u32 XBer_kernel_Get_block_cfg_outputs_BaseAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_BASE);
}

u32 XBer_kernel_Get_block_cfg_outputs_HighAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_HIGH);
}

u32 XBer_kernel_Get_block_cfg_outputs_TotalBytes(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_BASE + 1);
}

u32 XBer_kernel_Get_block_cfg_outputs_BitWidth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_WIDTH_BLOCK_CFG_OUTPUTS;
}

u32 XBer_kernel_Get_block_cfg_outputs_Depth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_DEPTH_BLOCK_CFG_OUTPUTS;
}

u32 XBer_kernel_Write_block_cfg_outputs_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_outputs_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBer_kernel_Write_block_cfg_outputs_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_cfg_outputs_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_CFG_OUTPUTS_BASE + offset + i);
    }
    return length;
}

u32 XBer_kernel_Get_block_def_cfg_BaseAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_BASE);
}

u32 XBer_kernel_Get_block_def_cfg_HighAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_HIGH);
}

u32 XBer_kernel_Get_block_def_cfg_TotalBytes(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_BASE + 1);
}

u32 XBer_kernel_Get_block_def_cfg_BitWidth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_WIDTH_BLOCK_DEF_CFG;
}

u32 XBer_kernel_Get_block_def_cfg_Depth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_DEPTH_BLOCK_DEF_CFG;
}

u32 XBer_kernel_Write_block_def_cfg_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_def_cfg_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBer_kernel_Write_block_def_cfg_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_def_cfg_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CFG_BASE + offset + i);
    }
    return length;
}

u32 XBer_kernel_Get_block_def_cnt_BaseAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_BASE);
}

u32 XBer_kernel_Get_block_def_cnt_HighAddress(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_HIGH);
}

u32 XBer_kernel_Get_block_def_cnt_TotalBytes(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_BASE + 1);
}

u32 XBer_kernel_Get_block_def_cnt_BitWidth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_WIDTH_BLOCK_DEF_CNT;
}

u32 XBer_kernel_Get_block_def_cnt_Depth(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBER_KERNEL_CNTRL_DEPTH_BLOCK_DEF_CNT;
}

u32 XBer_kernel_Write_block_def_cnt_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_def_cnt_Words(XBer_kernel *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBer_kernel_Write_block_def_cnt_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBer_kernel_Read_block_def_cnt_Bytes(XBer_kernel *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_HIGH - XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Cntrl_BaseAddress + XBER_KERNEL_CNTRL_ADDR_BLOCK_DEF_CNT_BASE + offset + i);
    }
    return length;
}

void XBer_kernel_InterruptGlobalEnable(XBer_kernel *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XBer_kernel_WriteReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_GIE, 1);
}

void XBer_kernel_InterruptGlobalDisable(XBer_kernel *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XBer_kernel_WriteReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_GIE, 0);
}

void XBer_kernel_InterruptEnable(XBer_kernel *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XBer_kernel_ReadReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_IER);
    XBer_kernel_WriteReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_IER, Register | Mask);
}

void XBer_kernel_InterruptDisable(XBer_kernel *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XBer_kernel_ReadReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_IER);
    XBer_kernel_WriteReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_IER, Register & (~Mask));
}

void XBer_kernel_InterruptClear(XBer_kernel *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XBer_kernel_WriteReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_ISR, Mask);
}

u32 XBer_kernel_InterruptGetEnabled(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBer_kernel_ReadReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_IER);
}

u32 XBer_kernel_InterruptGetStatus(XBer_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBer_kernel_ReadReg(InstancePtr->Cntrl_BaseAddress, XBER_KERNEL_CNTRL_ADDR_ISR);
}

