// Seed: 1558260498
module module_0 (
    output supply1 id_0
);
  assign id_0 = id_2[1];
  wire id_3;
  assign module_1.id_5 = 0;
  wire id_4;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input wire id_4,
    input supply1 id_5,
    input wor id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wire id_9,
    output uwire id_10
);
  uwire id_12 = id_1;
  module_0 modCall_1 (id_10);
  assign id_10 = 1;
endmodule
