#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep 13 11:20:32 2021
# Process ID: 14788
# Current directory: E:/Vivado2019/Projects/CPU_Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9820 E:\Vivado2019\Projects\CPU_Pipeline\CPU_Pipeline.xpr
# Log file: E:/Vivado2019/Projects/CPU_Pipeline/vivado.log
# Journal file: E:/Vivado2019/Projects/CPU_Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg
source testbench.tcl
save_wave_config {E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg}
save_wave_config {E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg}
restart
run 1 us
restart
run 1 us
restart
run 1 us
close_sim
launch_simulation
open_wave_config E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg
source testbench.tcl
save_wave_config {E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg}
save_wave_config {E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg}
restart
run 1 us
close_sim
launch_simulation
open_wave_config E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg
source testbench.tcl
restart
run 1 us
restart
run 1 us
close_sim
launch_simulation
open_wave_config E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg
source testbench.tcl
restart
run 1 us
restart
run 1 us
restart
run 1 us
restart
run 1 us
close_sim
launch_simulation
open_wave_config E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg
source testbench.tcl
restart
run 1 us
restart
run 1 us
restart
run 1 us
restart
close_sim
launch_simulation
open_wave_config E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg
source testbench.tcl
restart
run 1 us
restart
run 1 us
restart
run 1 us
close_sim
launch_simulation
open_wave_config E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg
source testbench.tcl
restart
run 1 us
close_sim
launch_simulation
open_wave_config E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg
source testbench.tcl
restart
run 1 us
close_sim
