
mini_project_SSS_STM_wifi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ce4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f8  08007e84  08007e84  00008e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800837c  0800837c  0000a084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800837c  0800837c  0000937c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008384  08008384  0000a084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008384  08008384  00009384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008388  08008388  00009388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  0800838c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c70  20000084  08008410  0000a084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000cf4  08008410  0000acf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013fea  00000000  00000000  0000a0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c3f  00000000  00000000  0001e09e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d0  00000000  00000000  00020ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ed1  00000000  00000000  00021fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001987b  00000000  00000000  00022e81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016715  00000000  00000000  0003c6fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009effc  00000000  00000000  00052e11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f1e0d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d84  00000000  00000000  000f1e50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000f7bd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000084 	.word	0x20000084
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007e6c 	.word	0x08007e6c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000088 	.word	0x20000088
 80001dc:	08007e6c 	.word	0x08007e6c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <esp_at_command>:
extern uint8_t cdata;
static uint8_t data;
cb_data_t cb_data;
extern UART_HandleTypeDef huart6;
static int esp_at_command(uint8_t *cmd, uint8_t *resp, uint16_t *length, int16_t time_out)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
 80005e8:	807b      	strh	r3, [r7, #2]
    *length = 0;
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2200      	movs	r2, #0
 80005ee:	801a      	strh	r2, [r3, #0]
    memset(resp, 0x00, MAX_UART_RX_BUFFER);
 80005f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005f4:	2100      	movs	r1, #0
 80005f6:	68b8      	ldr	r0, [r7, #8]
 80005f8:	f006 fbae 	bl	8006d58 <memset>
    memset(&cb_data, 0x00, sizeof(cb_data_t));
 80005fc:	f240 4202 	movw	r2, #1026	@ 0x402
 8000600:	2100      	movs	r1, #0
 8000602:	4826      	ldr	r0, [pc, #152]	@ (800069c <esp_at_command+0xc0>)
 8000604:	f006 fba8 	bl	8006d58 <memset>
    if(HAL_UART_Transmit(&huart6, cmd, strlen((char *)cmd), 100) != HAL_OK)
 8000608:	68f8      	ldr	r0, [r7, #12]
 800060a:	f7ff fdf3 	bl	80001f4 <strlen>
 800060e:	4603      	mov	r3, r0
 8000610:	b29a      	uxth	r2, r3
 8000612:	2364      	movs	r3, #100	@ 0x64
 8000614:	68f9      	ldr	r1, [r7, #12]
 8000616:	4822      	ldr	r0, [pc, #136]	@ (80006a0 <esp_at_command+0xc4>)
 8000618:	f005 f918 	bl	800584c <HAL_UART_Transmit>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d032      	beq.n	8000688 <esp_at_command+0xac>
        return -1;
 8000622:	f04f 33ff 	mov.w	r3, #4294967295
 8000626:	e035      	b.n	8000694 <esp_at_command+0xb8>

    while(time_out > 0)
    {
        if(cb_data.length >= MAX_UART_RX_BUFFER)
 8000628:	4b1c      	ldr	r3, [pc, #112]	@ (800069c <esp_at_command+0xc0>)
 800062a:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800062e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000632:	d302      	bcc.n	800063a <esp_at_command+0x5e>
            return -2;
 8000634:	f06f 0301 	mvn.w	r3, #1
 8000638:	e02c      	b.n	8000694 <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "ERROR") != NULL)
 800063a:	491a      	ldr	r1, [pc, #104]	@ (80006a4 <esp_at_command+0xc8>)
 800063c:	4817      	ldr	r0, [pc, #92]	@ (800069c <esp_at_command+0xc0>)
 800063e:	f006 fc0f 	bl	8006e60 <strstr>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d002      	beq.n	800064e <esp_at_command+0x72>
            return -3;
 8000648:	f06f 0302 	mvn.w	r3, #2
 800064c:	e022      	b.n	8000694 <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "OK") != NULL)
 800064e:	4916      	ldr	r1, [pc, #88]	@ (80006a8 <esp_at_command+0xcc>)
 8000650:	4812      	ldr	r0, [pc, #72]	@ (800069c <esp_at_command+0xc0>)
 8000652:	f006 fc05 	bl	8006e60 <strstr>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d00e      	beq.n	800067a <esp_at_command+0x9e>
        {
            memcpy(resp, cb_data.buf, cb_data.length);
 800065c:	4b0f      	ldr	r3, [pc, #60]	@ (800069c <esp_at_command+0xc0>)
 800065e:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000662:	461a      	mov	r2, r3
 8000664:	490d      	ldr	r1, [pc, #52]	@ (800069c <esp_at_command+0xc0>)
 8000666:	68b8      	ldr	r0, [r7, #8]
 8000668:	f006 fc8b 	bl	8006f82 <memcpy>
            *length = cb_data.length;
 800066c:	4b0b      	ldr	r3, [pc, #44]	@ (800069c <esp_at_command+0xc0>)
 800066e:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	801a      	strh	r2, [r3, #0]
            return 0;
 8000676:	2300      	movs	r3, #0
 8000678:	e00c      	b.n	8000694 <esp_at_command+0xb8>
        }
        time_out -= 10;
 800067a:	887b      	ldrh	r3, [r7, #2]
 800067c:	3b0a      	subs	r3, #10
 800067e:	b29b      	uxth	r3, r3
 8000680:	807b      	strh	r3, [r7, #2]
        HAL_Delay(10);
 8000682:	200a      	movs	r0, #10
 8000684:	f001 fe72 	bl	800236c <HAL_Delay>
    while(time_out > 0)
 8000688:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800068c:	2b00      	cmp	r3, #0
 800068e:	dccb      	bgt.n	8000628 <esp_at_command+0x4c>
    }
    return -4;
 8000690:	f06f 0303 	mvn.w	r3, #3
}
 8000694:	4618      	mov	r0, r3
 8000696:	3710      	adds	r7, #16
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	200004e8 	.word	0x200004e8
 80006a0:	20000aac 	.word	0x20000aac
 80006a4:	08007e84 	.word	0x08007e84
 80006a8:	08007e8c 	.word	0x08007e8c

080006ac <esp_reset>:

static int esp_reset(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
    uint16_t length = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	80fb      	strh	r3, [r7, #6]
    if(esp_at_command((uint8_t *)"AT+RST\r\n", (uint8_t *)response, &length, 2000) != 0)
 80006b6:	1dba      	adds	r2, r7, #6
 80006b8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80006bc:	4909      	ldr	r1, [pc, #36]	@ (80006e4 <esp_reset+0x38>)
 80006be:	480a      	ldr	r0, [pc, #40]	@ (80006e8 <esp_reset+0x3c>)
 80006c0:	f7ff ff8c 	bl	80005dc <esp_at_command>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d002      	beq.n	80006d0 <esp_reset+0x24>
    {
    	return -1;
 80006ca:	f04f 33ff 	mov.w	r3, #4294967295
 80006ce:	e004      	b.n	80006da <esp_reset+0x2e>
    }
    else
    	HAL_Delay(500);	//reboot
 80006d0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006d4:	f001 fe4a 	bl	800236c <HAL_Delay>
    return 0;
 80006d8:	2300      	movs	r3, #0
}
 80006da:	4618      	mov	r0, r3
 80006dc:	3708      	adds	r7, #8
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	200000b0 	.word	0x200000b0
 80006e8:	08007e90 	.word	0x08007e90

080006ec <request_ip_addr>:

    return 0;
}

static int request_ip_addr(uint8_t is_debug)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b086      	sub	sp, #24
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	71fb      	strb	r3, [r7, #7]
    uint16_t length = 0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	817b      	strh	r3, [r7, #10]

    if(esp_at_command((uint8_t *)"AT+CIFSR\r\n", (uint8_t *)response, &length, 2000) != 0)
 80006fa:	f107 020a 	add.w	r2, r7, #10
 80006fe:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000702:	492d      	ldr	r1, [pc, #180]	@ (80007b8 <request_ip_addr+0xcc>)
 8000704:	482d      	ldr	r0, [pc, #180]	@ (80007bc <request_ip_addr+0xd0>)
 8000706:	f7ff ff69 	bl	80005dc <esp_at_command>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d003      	beq.n	8000718 <request_ip_addr+0x2c>
        printf("request ip_addr command fail\r\n");
 8000710:	482b      	ldr	r0, [pc, #172]	@ (80007c0 <request_ip_addr+0xd4>)
 8000712:	f006 f9e9 	bl	8006ae8 <puts>
 8000716:	e049      	b.n	80007ac <request_ip_addr+0xc0>
    else
    {
        char *line = strtok(response, "\r\n");
 8000718:	492a      	ldr	r1, [pc, #168]	@ (80007c4 <request_ip_addr+0xd8>)
 800071a:	4827      	ldr	r0, [pc, #156]	@ (80007b8 <request_ip_addr+0xcc>)
 800071c:	f006 fb44 	bl	8006da8 <strtok>
 8000720:	6178      	str	r0, [r7, #20]

        if(is_debug)
 8000722:	79fb      	ldrb	r3, [r7, #7]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d03e      	beq.n	80007a6 <request_ip_addr+0xba>
        {
            for(int i = 0 ; i < length ; i++)
 8000728:	2300      	movs	r3, #0
 800072a:	613b      	str	r3, [r7, #16]
 800072c:	e009      	b.n	8000742 <request_ip_addr+0x56>
                printf("%c", response[i]);
 800072e:	4a22      	ldr	r2, [pc, #136]	@ (80007b8 <request_ip_addr+0xcc>)
 8000730:	693b      	ldr	r3, [r7, #16]
 8000732:	4413      	add	r3, r2
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	4618      	mov	r0, r3
 8000738:	f006 f978 	bl	8006a2c <putchar>
            for(int i = 0 ; i < length ; i++)
 800073c:	693b      	ldr	r3, [r7, #16]
 800073e:	3301      	adds	r3, #1
 8000740:	613b      	str	r3, [r7, #16]
 8000742:	897b      	ldrh	r3, [r7, #10]
 8000744:	461a      	mov	r2, r3
 8000746:	693b      	ldr	r3, [r7, #16]
 8000748:	4293      	cmp	r3, r2
 800074a:	dbf0      	blt.n	800072e <request_ip_addr+0x42>
        }

        while(line != NULL)
 800074c:	e02b      	b.n	80007a6 <request_ip_addr+0xba>
        {
            if(strstr(line, "CIFSR:STAIP") != NULL)
 800074e:	491e      	ldr	r1, [pc, #120]	@ (80007c8 <request_ip_addr+0xdc>)
 8000750:	6978      	ldr	r0, [r7, #20]
 8000752:	f006 fb85 	bl	8006e60 <strstr>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d01f      	beq.n	800079c <request_ip_addr+0xb0>
            {
                char *ip;

                strtok(line, "\"");
 800075c:	491b      	ldr	r1, [pc, #108]	@ (80007cc <request_ip_addr+0xe0>)
 800075e:	6978      	ldr	r0, [r7, #20]
 8000760:	f006 fb22 	bl	8006da8 <strtok>
                ip = strtok(NULL, "\"");
 8000764:	4919      	ldr	r1, [pc, #100]	@ (80007cc <request_ip_addr+0xe0>)
 8000766:	2000      	movs	r0, #0
 8000768:	f006 fb1e 	bl	8006da8 <strtok>
 800076c:	60f8      	str	r0, [r7, #12]
                if(strcmp(ip, "0.0.0.0") != 0)
 800076e:	4918      	ldr	r1, [pc, #96]	@ (80007d0 <request_ip_addr+0xe4>)
 8000770:	68f8      	ldr	r0, [r7, #12]
 8000772:	f7ff fd35 	bl	80001e0 <strcmp>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d00f      	beq.n	800079c <request_ip_addr+0xb0>
                {
                    memset(ip_addr, 0x00, sizeof(ip_addr));
 800077c:	2210      	movs	r2, #16
 800077e:	2100      	movs	r1, #0
 8000780:	4814      	ldr	r0, [pc, #80]	@ (80007d4 <request_ip_addr+0xe8>)
 8000782:	f006 fae9 	bl	8006d58 <memset>
                    memcpy(ip_addr, ip, strlen(ip));
 8000786:	68f8      	ldr	r0, [r7, #12]
 8000788:	f7ff fd34 	bl	80001f4 <strlen>
 800078c:	4603      	mov	r3, r0
 800078e:	461a      	mov	r2, r3
 8000790:	68f9      	ldr	r1, [r7, #12]
 8000792:	4810      	ldr	r0, [pc, #64]	@ (80007d4 <request_ip_addr+0xe8>)
 8000794:	f006 fbf5 	bl	8006f82 <memcpy>
                    return 0;
 8000798:	2300      	movs	r3, #0
 800079a:	e009      	b.n	80007b0 <request_ip_addr+0xc4>
                }
            }
            line = strtok(NULL, "\r\n");
 800079c:	4909      	ldr	r1, [pc, #36]	@ (80007c4 <request_ip_addr+0xd8>)
 800079e:	2000      	movs	r0, #0
 80007a0:	f006 fb02 	bl	8006da8 <strtok>
 80007a4:	6178      	str	r0, [r7, #20]
        while(line != NULL)
 80007a6:	697b      	ldr	r3, [r7, #20]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d1d0      	bne.n	800074e <request_ip_addr+0x62>
        }
    }
    return -1;
 80007ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3718      	adds	r7, #24
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	200000b0 	.word	0x200000b0
 80007bc:	08007ed8 	.word	0x08007ed8
 80007c0:	08007ee4 	.word	0x08007ee4
 80007c4:	08007ecc 	.word	0x08007ecc
 80007c8:	08007f04 	.word	0x08007f04
 80007cc:	08007ed4 	.word	0x08007ed4
 80007d0:	08007e9c 	.word	0x08007e9c
 80007d4:	200000a0 	.word	0x200000a0

080007d8 <esp_client_conn>:
int esp_client_conn()
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b092      	sub	sp, #72	@ 0x48
 80007dc:	af00      	add	r7, sp, #0
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 80007de:	f107 0308 	add.w	r3, r7, #8
 80007e2:	2240      	movs	r2, #64	@ 0x40
 80007e4:	2100      	movs	r1, #0
 80007e6:	4618      	mov	r0, r3
 80007e8:	f006 fab6 	bl	8006d58 <memset>
  uint16_t length = 0;
 80007ec:	2300      	movs	r3, #0
 80007ee:	80fb      	strh	r3, [r7, #6]
	sprintf(at_cmd,"AT+CIPSTART=\"TCP\",\"%s\",%d\r\n",DST_IP,DST_PORT);
 80007f0:	f107 0008 	add.w	r0, r7, #8
 80007f4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80007f8:	4a09      	ldr	r2, [pc, #36]	@ (8000820 <esp_client_conn+0x48>)
 80007fa:	490a      	ldr	r1, [pc, #40]	@ (8000824 <esp_client_conn+0x4c>)
 80007fc:	f006 f9b2 	bl	8006b64 <siprintf>
	esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000);					//CONNECT
 8000800:	1dba      	adds	r2, r7, #6
 8000802:	f107 0008 	add.w	r0, r7, #8
 8000806:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800080a:	4907      	ldr	r1, [pc, #28]	@ (8000828 <esp_client_conn+0x50>)
 800080c:	f7ff fee6 	bl	80005dc <esp_at_command>

	esp_send_data("["LOGID":"PASSWD"]");
 8000810:	4806      	ldr	r0, [pc, #24]	@ (800082c <esp_client_conn+0x54>)
 8000812:	f000 f909 	bl	8000a28 <esp_send_data>
	return 0;
 8000816:	2300      	movs	r3, #0
}
 8000818:	4618      	mov	r0, r3
 800081a:	3748      	adds	r7, #72	@ 0x48
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	08007f10 	.word	0x08007f10
 8000824:	08007f1c 	.word	0x08007f1c
 8000828:	200000b0 	.word	0x200000b0
 800082c:	08007f38 	.word	0x08007f38

08000830 <esp_get_status>:
int esp_get_status()
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
	uint16_t length = 0;
 8000836:	2300      	movs	r3, #0
 8000838:	80fb      	strh	r3, [r7, #6]
	esp_at_command((uint8_t *)"AT+CIPSTATUS\r\n",(uint8_t *)response, &length, 1000);					//CONNECT
 800083a:	1dba      	adds	r2, r7, #6
 800083c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000840:	4909      	ldr	r1, [pc, #36]	@ (8000868 <esp_get_status+0x38>)
 8000842:	480a      	ldr	r0, [pc, #40]	@ (800086c <esp_get_status+0x3c>)
 8000844:	f7ff feca 	bl	80005dc <esp_at_command>

    if(strstr((char *)response, "STATUS:3") != NULL)  //STATUS:3 The ESP8266 Station has created a TCP or UDP transmission
 8000848:	4909      	ldr	r1, [pc, #36]	@ (8000870 <esp_get_status+0x40>)
 800084a:	4807      	ldr	r0, [pc, #28]	@ (8000868 <esp_get_status+0x38>)
 800084c:	f006 fb08 	bl	8006e60 <strstr>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <esp_get_status+0x2a>
    {
    	return 0;
 8000856:	2300      	movs	r3, #0
 8000858:	e001      	b.n	800085e <esp_get_status+0x2e>
    }
	return -1;
 800085a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800085e:	4618      	mov	r0, r3
 8000860:	3708      	adds	r7, #8
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	200000b0 	.word	0x200000b0
 800086c:	08007f4c 	.word	0x08007f4c
 8000870:	08007f5c 	.word	0x08007f5c

08000874 <drv_esp_init>:
int drv_esp_init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
    memset(ip_addr, 0x00, sizeof(ip_addr));
 8000878:	2210      	movs	r2, #16
 800087a:	2100      	movs	r1, #0
 800087c:	4806      	ldr	r0, [pc, #24]	@ (8000898 <drv_esp_init+0x24>)
 800087e:	f006 fa6b 	bl	8006d58 <memset>
    HAL_UART_Receive_IT(&huart6, &data, 1);
 8000882:	2201      	movs	r2, #1
 8000884:	4905      	ldr	r1, [pc, #20]	@ (800089c <drv_esp_init+0x28>)
 8000886:	4806      	ldr	r0, [pc, #24]	@ (80008a0 <drv_esp_init+0x2c>)
 8000888:	f005 f86b 	bl	8005962 <HAL_UART_Receive_IT>

    return esp_reset();
 800088c:	f7ff ff0e 	bl	80006ac <esp_reset>
 8000890:	4603      	mov	r3, r0
}
 8000892:	4618      	mov	r0, r3
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	200000a0 	.word	0x200000a0
 800089c:	200004e7 	.word	0x200004e7
 80008a0:	20000aac 	.word	0x20000aac

080008a4 <ap_conn_func>:
          printf("%c", response[i]);
  }
}

void ap_conn_func(char *ssid, char *passwd)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b094      	sub	sp, #80	@ 0x50
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
  uint16_t length = 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 80008b4:	f107 030c 	add.w	r3, r7, #12
 80008b8:	2240      	movs	r2, #64	@ 0x40
 80008ba:	2100      	movs	r1, #0
 80008bc:	4618      	mov	r0, r3
 80008be:	f006 fa4b 	bl	8006d58 <memset>
  if(ssid == NULL || passwd == NULL)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d002      	beq.n	80008ce <ap_conn_func+0x2a>
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d103      	bne.n	80008d6 <ap_conn_func+0x32>
  {
      printf("invalid command : ap_conn <ssid> <passwd>\r\n");
 80008ce:	4817      	ldr	r0, [pc, #92]	@ (800092c <ap_conn_func+0x88>)
 80008d0:	f006 f90a 	bl	8006ae8 <puts>
 80008d4:	e026      	b.n	8000924 <ap_conn_func+0x80>
      return;
  }
  if(esp_at_command((uint8_t *)"AT+CWMODE=1\r\n", (uint8_t *)response, &length, 1000) != 0)
 80008d6:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 80008da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008de:	4914      	ldr	r1, [pc, #80]	@ (8000930 <ap_conn_func+0x8c>)
 80008e0:	4814      	ldr	r0, [pc, #80]	@ (8000934 <ap_conn_func+0x90>)
 80008e2:	f7ff fe7b 	bl	80005dc <esp_at_command>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d002      	beq.n	80008f2 <ap_conn_func+0x4e>
      printf("Station mode fail\r\n");
 80008ec:	4812      	ldr	r0, [pc, #72]	@ (8000938 <ap_conn_func+0x94>)
 80008ee:	f006 f8fb 	bl	8006ae8 <puts>
  sprintf(at_cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid,passwd);
 80008f2:	f107 000c 	add.w	r0, r7, #12
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	687a      	ldr	r2, [r7, #4]
 80008fa:	4910      	ldr	r1, [pc, #64]	@ (800093c <ap_conn_func+0x98>)
 80008fc:	f006 f932 	bl	8006b64 <siprintf>
  if(esp_at_command((uint8_t *)at_cmd, (uint8_t *)response, &length, 15000) != 0)
 8000900:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 8000904:	f107 000c 	add.w	r0, r7, #12
 8000908:	f643 2398 	movw	r3, #15000	@ 0x3a98
 800090c:	4908      	ldr	r1, [pc, #32]	@ (8000930 <ap_conn_func+0x8c>)
 800090e:	f7ff fe65 	bl	80005dc <esp_at_command>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d005      	beq.n	8000924 <ap_conn_func+0x80>
      printf("ap scan command fail : %s\r\n",at_cmd);
 8000918:	f107 030c 	add.w	r3, r7, #12
 800091c:	4619      	mov	r1, r3
 800091e:	4808      	ldr	r0, [pc, #32]	@ (8000940 <ap_conn_func+0x9c>)
 8000920:	f006 f872 	bl	8006a08 <iprintf>
}
 8000924:	3750      	adds	r7, #80	@ 0x50
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	08007fc0 	.word	0x08007fc0
 8000930:	200000b0 	.word	0x200000b0
 8000934:	08007fec 	.word	0x08007fec
 8000938:	08007ffc 	.word	0x08007ffc
 800093c:	08008010 	.word	0x08008010
 8000940:	08008028 	.word	0x08008028

08000944 <HAL_UART_RxCpltCallback>:
  if(esp_get_ip_addr(1) == 0)
      printf("ip_addr = [%s]\r\n", ip_addr);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]

    if(huart->Instance == USART6)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a23      	ldr	r2, [pc, #140]	@ (80009e0 <HAL_UART_RxCpltCallback+0x9c>)
 8000952:	4293      	cmp	r3, r2
 8000954:	d117      	bne.n	8000986 <HAL_UART_RxCpltCallback+0x42>
    {

        if(cb_data.length < MAX_ESP_RX_BUFFER)
 8000956:	4b23      	ldr	r3, [pc, #140]	@ (80009e4 <HAL_UART_RxCpltCallback+0xa0>)
 8000958:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800095c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000960:	d20c      	bcs.n	800097c <HAL_UART_RxCpltCallback+0x38>
        {
            cb_data.buf[cb_data.length++] = data;
 8000962:	4b20      	ldr	r3, [pc, #128]	@ (80009e4 <HAL_UART_RxCpltCallback+0xa0>)
 8000964:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000968:	1c5a      	adds	r2, r3, #1
 800096a:	b291      	uxth	r1, r2
 800096c:	4a1d      	ldr	r2, [pc, #116]	@ (80009e4 <HAL_UART_RxCpltCallback+0xa0>)
 800096e:	f8a2 1400 	strh.w	r1, [r2, #1024]	@ 0x400
 8000972:	461a      	mov	r2, r3
 8000974:	4b1c      	ldr	r3, [pc, #112]	@ (80009e8 <HAL_UART_RxCpltCallback+0xa4>)
 8000976:	7819      	ldrb	r1, [r3, #0]
 8000978:	4b1a      	ldr	r3, [pc, #104]	@ (80009e4 <HAL_UART_RxCpltCallback+0xa0>)
 800097a:	5499      	strb	r1, [r3, r2]
        }

        HAL_UART_Receive_IT(huart, &data, 1);
 800097c:	2201      	movs	r2, #1
 800097e:	491a      	ldr	r1, [pc, #104]	@ (80009e8 <HAL_UART_RxCpltCallback+0xa4>)
 8000980:	6878      	ldr	r0, [r7, #4]
 8000982:	f004 ffee 	bl	8005962 <HAL_UART_Receive_IT>
    }
    if(huart->Instance == USART2)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4a18      	ldr	r2, [pc, #96]	@ (80009ec <HAL_UART_RxCpltCallback+0xa8>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d122      	bne.n	80009d6 <HAL_UART_RxCpltCallback+0x92>
    {
    	static int i=0;
    	rx2Data[i] = cdata;
 8000990:	4b17      	ldr	r3, [pc, #92]	@ (80009f0 <HAL_UART_RxCpltCallback+0xac>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a17      	ldr	r2, [pc, #92]	@ (80009f4 <HAL_UART_RxCpltCallback+0xb0>)
 8000996:	7811      	ldrb	r1, [r2, #0]
 8000998:	4a17      	ldr	r2, [pc, #92]	@ (80009f8 <HAL_UART_RxCpltCallback+0xb4>)
 800099a:	54d1      	strb	r1, [r2, r3]
    	if(rx2Data[i] == '\r')
 800099c:	4b14      	ldr	r3, [pc, #80]	@ (80009f0 <HAL_UART_RxCpltCallback+0xac>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a15      	ldr	r2, [pc, #84]	@ (80009f8 <HAL_UART_RxCpltCallback+0xb4>)
 80009a2:	5cd3      	ldrb	r3, [r2, r3]
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	2b0d      	cmp	r3, #13
 80009a8:	d10b      	bne.n	80009c2 <HAL_UART_RxCpltCallback+0x7e>
    	{
    		rx2Data[i] = '\0';
 80009aa:	4b11      	ldr	r3, [pc, #68]	@ (80009f0 <HAL_UART_RxCpltCallback+0xac>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a12      	ldr	r2, [pc, #72]	@ (80009f8 <HAL_UART_RxCpltCallback+0xb4>)
 80009b0:	2100      	movs	r1, #0
 80009b2:	54d1      	strb	r1, [r2, r3]
    		rx2Flag = 1;
 80009b4:	4b11      	ldr	r3, [pc, #68]	@ (80009fc <HAL_UART_RxCpltCallback+0xb8>)
 80009b6:	2201      	movs	r2, #1
 80009b8:	701a      	strb	r2, [r3, #0]
    		i = 0;
 80009ba:	4b0d      	ldr	r3, [pc, #52]	@ (80009f0 <HAL_UART_RxCpltCallback+0xac>)
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	e004      	b.n	80009cc <HAL_UART_RxCpltCallback+0x88>
    	}
    	else
    	{
    		i++;
 80009c2:	4b0b      	ldr	r3, [pc, #44]	@ (80009f0 <HAL_UART_RxCpltCallback+0xac>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	3301      	adds	r3, #1
 80009c8:	4a09      	ldr	r2, [pc, #36]	@ (80009f0 <HAL_UART_RxCpltCallback+0xac>)
 80009ca:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(huart, &cdata,1);
 80009cc:	2201      	movs	r2, #1
 80009ce:	4909      	ldr	r1, [pc, #36]	@ (80009f4 <HAL_UART_RxCpltCallback+0xb0>)
 80009d0:	6878      	ldr	r0, [r7, #4]
 80009d2:	f004 ffc6 	bl	8005962 <HAL_UART_Receive_IT>
    }
}
 80009d6:	bf00      	nop
 80009d8:	3708      	adds	r7, #8
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	40011400 	.word	0x40011400
 80009e4:	200004e8 	.word	0x200004e8
 80009e8:	200004e7 	.word	0x200004e7
 80009ec:	40004400 	.word	0x40004400
 80009f0:	200008ec 	.word	0x200008ec
 80009f4:	200004e6 	.word	0x200004e6
 80009f8:	200004b4 	.word	0x200004b4
 80009fc:	200004b0 	.word	0x200004b0

08000a00 <AiotClient_Init>:


void AiotClient_Init()
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
//	reset_func();
//	version_func();
	ap_conn_func(SSID,PASS);
 8000a04:	4906      	ldr	r1, [pc, #24]	@ (8000a20 <AiotClient_Init+0x20>)
 8000a06:	4807      	ldr	r0, [pc, #28]	@ (8000a24 <AiotClient_Init+0x24>)
 8000a08:	f7ff ff4c 	bl	80008a4 <ap_conn_func>
//	ip_state_func();
	request_ip_addr(1);
 8000a0c:	2001      	movs	r0, #1
 8000a0e:	f7ff fe6d 	bl	80006ec <request_ip_addr>
	esp_client_conn();
 8000a12:	f7ff fee1 	bl	80007d8 <esp_client_conn>
	esp_get_status();
 8000a16:	f7ff ff0b 	bl	8000830 <esp_get_status>
}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	08008088 	.word	0x08008088
 8000a24:	08008094 	.word	0x08008094

08000a28 <esp_send_data>:

void esp_send_data(char *data)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b094      	sub	sp, #80	@ 0x50
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 8000a30:	f107 0310 	add.w	r3, r7, #16
 8000a34:	2240      	movs	r2, #64	@ 0x40
 8000a36:	2100      	movs	r1, #0
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f006 f98d 	bl	8006d58 <memset>
	uint16_t length = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	81fb      	strh	r3, [r7, #14]
	sprintf(at_cmd,"AT+CIPSEND=%d\r\n",strlen(data));
 8000a42:	6878      	ldr	r0, [r7, #4]
 8000a44:	f7ff fbd6 	bl	80001f4 <strlen>
 8000a48:	4602      	mov	r2, r0
 8000a4a:	f107 0310 	add.w	r3, r7, #16
 8000a4e:	490e      	ldr	r1, [pc, #56]	@ (8000a88 <esp_send_data+0x60>)
 8000a50:	4618      	mov	r0, r3
 8000a52:	f006 f887 	bl	8006b64 <siprintf>
	if(esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000) == 0)
 8000a56:	f107 020e 	add.w	r2, r7, #14
 8000a5a:	f107 0010 	add.w	r0, r7, #16
 8000a5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a62:	490a      	ldr	r1, [pc, #40]	@ (8000a8c <esp_send_data+0x64>)
 8000a64:	f7ff fdba 	bl	80005dc <esp_at_command>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d107      	bne.n	8000a7e <esp_send_data+0x56>
	{
		esp_at_command((uint8_t *)data,(uint8_t *)response, &length, 1000);
 8000a6e:	f107 020e 	add.w	r2, r7, #14
 8000a72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a76:	4905      	ldr	r1, [pc, #20]	@ (8000a8c <esp_send_data+0x64>)
 8000a78:	6878      	ldr	r0, [r7, #4]
 8000a7a:	f7ff fdaf 	bl	80005dc <esp_at_command>
	}
}
 8000a7e:	bf00      	nop
 8000a80:	3750      	adds	r7, #80	@ 0x50
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	0800809c 	.word	0x0800809c
 8000a8c:	200000b0 	.word	0x200000b0

08000a90 <drv_uart_init>:

//==================uart2=========================
int drv_uart_init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart2, &cdata,1);
 8000a94:	2201      	movs	r2, #1
 8000a96:	4903      	ldr	r1, [pc, #12]	@ (8000aa4 <drv_uart_init+0x14>)
 8000a98:	4803      	ldr	r0, [pc, #12]	@ (8000aa8 <drv_uart_init+0x18>)
 8000a9a:	f004 ff62 	bl	8005962 <HAL_UART_Receive_IT>
    return 0;
 8000a9e:	2300      	movs	r3, #0
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	200004e6 	.word	0x200004e6
 8000aa8:	20000a64 	.word	0x20000a64

08000aac <__io_putchar>:
        return -1;

    return 0;
}
int __io_putchar(int ch)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
    if(HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) == HAL_OK)
 8000ab4:	1d39      	adds	r1, r7, #4
 8000ab6:	230a      	movs	r3, #10
 8000ab8:	2201      	movs	r2, #1
 8000aba:	4807      	ldr	r0, [pc, #28]	@ (8000ad8 <__io_putchar+0x2c>)
 8000abc:	f004 fec6 	bl	800584c <HAL_UART_Transmit>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d101      	bne.n	8000aca <__io_putchar+0x1e>
        return ch;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	e001      	b.n	8000ace <__io_putchar+0x22>
    return -1;
 8000aca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	3708      	adds	r7, #8
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	20000a64 	.word	0x20000a64

08000adc <send_ball_event_to_server>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int CCR = 1500;		// PWM을 통해 서보모터를 제어 할때 모터의 중앙값에 해당하는 값

static void send_ball_event_to_server(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b092      	sub	sp, #72	@ 0x48
 8000ae0:	af02      	add	r7, sp, #8
    if (esp_get_status() != 0) {
 8000ae2:	f7ff fea5 	bl	8000830 <esp_get_status>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d002      	beq.n	8000af2 <send_ball_event_to_server+0x16>
        esp_client_conn(); // 연결 안되어 있으면 재연결 시도
 8000aec:	f7ff fe74 	bl	80007d8 <esp_client_conn>
 8000af0:	e010      	b.n	8000b14 <send_ball_event_to_server+0x38>
        return;
    }

    char msg[64];
    snprintf(msg, sizeof(msg), "[%s]%s@%s\n", SQL_TOPIC, TAG_BSWLOCK, SAFE_ID);
 8000af2:	4638      	mov	r0, r7
 8000af4:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <send_ball_event_to_server+0x40>)
 8000af6:	9301      	str	r3, [sp, #4]
 8000af8:	4b09      	ldr	r3, [pc, #36]	@ (8000b20 <send_ball_event_to_server+0x44>)
 8000afa:	9300      	str	r3, [sp, #0]
 8000afc:	4b09      	ldr	r3, [pc, #36]	@ (8000b24 <send_ball_event_to_server+0x48>)
 8000afe:	4a0a      	ldr	r2, [pc, #40]	@ (8000b28 <send_ball_event_to_server+0x4c>)
 8000b00:	2140      	movs	r1, #64	@ 0x40
 8000b02:	f005 fff9 	bl	8006af8 <sniprintf>
    esp_send_data(msg);
 8000b06:	463b      	mov	r3, r7
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f7ff ff8d 	bl	8000a28 <esp_send_data>
    printf("Ball event sent!\r\n");
 8000b0e:	4807      	ldr	r0, [pc, #28]	@ (8000b2c <send_ball_event_to_server+0x50>)
 8000b10:	f005 ffea 	bl	8006ae8 <puts>
}
 8000b14:	3740      	adds	r7, #64	@ 0x40
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	080080c0 	.word	0x080080c0
 8000b20:	080080c4 	.word	0x080080c4
 8000b24:	080080ac 	.word	0x080080ac
 8000b28:	080080b4 	.word	0x080080b4
 8000b2c:	080080cc 	.word	0x080080cc

08000b30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b08a      	sub	sp, #40	@ 0x28
 8000b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	int ret = 0;
 8000b36:	2300      	movs	r3, #0
 8000b38:	623b      	str	r3, [r7, #32]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b3a:	f001 fba5 	bl	8002288 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b3e:	f000 f9e3 	bl	8000f08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b42:	f000 fc59 	bl	80013f8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000b46:	f000 fa49 	bl	8000fdc <MX_ADC1_Init>
  MX_I2C1_Init();
 8000b4a:	f000 fa99 	bl	8001080 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000b4e:	f000 fac5 	bl	80010dc <MX_TIM1_Init>
  MX_TIM2_Init();
 8000b52:	f000 fb63 	bl	800121c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000b56:	f000 fbad 	bl	80012b4 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000b5a:	f000 fbf9 	bl	8001350 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8000b5e:	f000 fc21 	bl	80013a4 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Start main() - wifi\r\n");
 8000b62:	4890      	ldr	r0, [pc, #576]	@ (8000da4 <main+0x274>)
 8000b64:	f005 ffc0 	bl	8006ae8 <puts>
  ret |= drv_uart_init();
 8000b68:	f7ff ff92 	bl	8000a90 <drv_uart_init>
 8000b6c:	4602      	mov	r2, r0
 8000b6e:	6a3b      	ldr	r3, [r7, #32]
 8000b70:	4313      	orrs	r3, r2
 8000b72:	623b      	str	r3, [r7, #32]
  ret |= drv_esp_init();
 8000b74:	f7ff fe7e 	bl	8000874 <drv_esp_init>
 8000b78:	4602      	mov	r2, r0
 8000b7a:	6a3b      	ldr	r3, [r7, #32]
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	623b      	str	r3, [r7, #32]
  if(ret != 0)
 8000b80:	6a3b      	ldr	r3, [r7, #32]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d004      	beq.n	8000b90 <main+0x60>
  {
   printf("Esp response error\r\n");
 8000b86:	4888      	ldr	r0, [pc, #544]	@ (8000da8 <main+0x278>)
 8000b88:	f005 ffae 	bl	8006ae8 <puts>
   Error_Handler();
 8000b8c:	f000 ff32 	bl	80019f4 <Error_Handler>

  }

  AiotClient_Init();
 8000b90:	f7ff ff36 	bl	8000a00 <AiotClient_Init>
  printf("321321\r\n");
 8000b94:	4885      	ldr	r0, [pc, #532]	@ (8000dac <main+0x27c>)
 8000b96:	f005 ffa7 	bl	8006ae8 <puts>
  if(HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 8000b9a:	4885      	ldr	r0, [pc, #532]	@ (8000db0 <main+0x280>)
 8000b9c:	f003 fe52 	bl	8004844 <HAL_TIM_Base_Start_IT>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <main+0x7a>
  {
   Error_Handler();
 8000ba6:	f000 ff25 	bl	80019f4 <Error_Handler>
  }
  printf("321321\r\n");
 8000baa:	4880      	ldr	r0, [pc, #512]	@ (8000dac <main+0x27c>)
 8000bac:	f005 ff9c 	bl	8006ae8 <puts>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);		// PWM 시작
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4880      	ldr	r0, [pc, #512]	@ (8000db4 <main+0x284>)
 8000bb4:	f003 ff02 	bl	80049bc <HAL_TIM_PWM_Start>


  HAL_TIM_Base_Start(&htim2);					// 타이머 시작
 8000bb8:	487f      	ldr	r0, [pc, #508]	@ (8000db8 <main+0x288>)
 8000bba:	f003 fde9 	bl	8004790 <HAL_TIM_Base_Start>
  printf("Start_timer\r\n");
 8000bbe:	487f      	ldr	r0, [pc, #508]	@ (8000dbc <main+0x28c>)
 8000bc0:	f005 ff92 	bl	8006ae8 <puts>
  lcd_init(&hi2c1);							// LCD 초기화
 8000bc4:	487e      	ldr	r0, [pc, #504]	@ (8000dc0 <main+0x290>)
 8000bc6:	f000 ff1b 	bl	8001a00 <lcd_init>
  lcd_set_cursor(0, 3);						// LCD 첫줄 세번 째 칸으로 이동
 8000bca:	2103      	movs	r1, #3
 8000bcc:	2000      	movs	r0, #0
 8000bce:	f000 fff5 	bl	8001bbc <lcd_set_cursor>
  lcd_send_string("DIAL LOCK");			    // 문자 출력
 8000bd2:	487c      	ldr	r0, [pc, #496]	@ (8000dc4 <main+0x294>)
 8000bd4:	f000 ffd2 	bl	8001b7c <lcd_send_string>
  lcd_set_cursor(1, 6);						// LCD 두번째줄 네번 째 칸으로 이동
 8000bd8:	2106      	movs	r1, #6
 8000bda:	2001      	movs	r0, #1
 8000bdc:	f000 ffee 	bl	8001bbc <lcd_set_cursor>
  lcd_send_string("SAFE");	   		        // 문자 출력
 8000be0:	4879      	ldr	r0, [pc, #484]	@ (8000dc8 <main+0x298>)
 8000be2:	f000 ffcb 	bl	8001b7c <lcd_send_string>
  HAL_Delay(3000);
 8000be6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000bea:	f001 fbbf 	bl	800236c <HAL_Delay>
  lcd_clear();
 8000bee:	f000 ffdb 	bl	8001ba8 <lcd_clear>
  printf("initLCD complit\r\n");
 8000bf2:	4876      	ldr	r0, [pc, #472]	@ (8000dcc <main+0x29c>)
 8000bf4:	f005 ff78 	bl	8006ae8 <puts>
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1500);  // 모터 중앙값
 8000bf8:	4b6e      	ldr	r3, [pc, #440]	@ (8000db4 <main+0x284>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000c00:	635a      	str	r2, [r3, #52]	@ 0x34

  lcd_set_cursor(0, 3);					// LCD 첫줄 세번 째 칸으로 이동
 8000c02:	2103      	movs	r1, #3
 8000c04:	2000      	movs	r0, #0
 8000c06:	f000 ffd9 	bl	8001bbc <lcd_set_cursor>
  lcd_send_string("ENTER CODE");			// 문자 출력
 8000c0a:	4871      	ldr	r0, [pc, #452]	@ (8000dd0 <main+0x2a0>)
 8000c0c:	f000 ffb6 	bl	8001b7c <lcd_send_string>

  print_nums();
 8000c10:	f000 feac 	bl	800196c <print_nums>

  //HAL_ADC_Start_IT(&hadc1);
  printf("ADC_Start\r\n");
 8000c14:	486f      	ldr	r0, [pc, #444]	@ (8000dd4 <main+0x2a4>)
 8000c16:	f005 ff67 	bl	8006ae8 <puts>
  printf("start while\r\n");
 8000c1a:	486f      	ldr	r0, [pc, #444]	@ (8000dd8 <main+0x2a8>)
 8000c1c:	f005 ff64 	bl	8006ae8 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  int ball_state = HAL_GPIO_ReadPin(Ball_SW_PORT, Ball_SW_PIN);
 8000c20:	2120      	movs	r1, #32
 8000c22:	486e      	ldr	r0, [pc, #440]	@ (8000ddc <main+0x2ac>)
 8000c24:	f002 fbe4 	bl	80033f0 <HAL_GPIO_ReadPin>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	61fb      	str	r3, [r7, #28]

	      if (ball_state == GPIO_PIN_RESET) {   // 볼 스위치 감지됨
 8000c2c:	69fb      	ldr	r3, [r7, #28]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d10f      	bne.n	8000c52 <main+0x122>
	          uint32_t now = HAL_GetTick();
 8000c32:	f001 fb8f 	bl	8002354 <HAL_GetTick>
 8000c36:	61b8      	str	r0, [r7, #24]
	          if (now - last_ball_tick >= 3000) {   // 3초 디바운스
 8000c38:	4b69      	ldr	r3, [pc, #420]	@ (8000de0 <main+0x2b0>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	69ba      	ldr	r2, [r7, #24]
 8000c3e:	1ad3      	subs	r3, r2, r3
 8000c40:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d904      	bls.n	8000c52 <main+0x122>
	              last_ball_tick = now;
 8000c48:	4a65      	ldr	r2, [pc, #404]	@ (8000de0 <main+0x2b0>)
 8000c4a:	69bb      	ldr	r3, [r7, #24]
 8000c4c:	6013      	str	r3, [r2, #0]
	              send_ball_event_to_server();      // 서버에 데이터 전송
 8000c4e:	f7ff ff45 	bl	8000adc <send_ball_event_to_server>
	          }
	      }

	  uint32_t now = HAL_GetTick();
 8000c52:	f001 fb7f 	bl	8002354 <HAL_GetTick>
 8000c56:	6178      	str	r0, [r7, #20]

	  lcd_set_cursor(1, 1);				// LCD 두 번째 줄 두 번째 칸으로 이동
 8000c58:	2101      	movs	r1, #1
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	f000 ffae 	bl	8001bbc <lcd_set_cursor>
	  lcd_send_string("->");			    // 문자 출력
 8000c60:	4860      	ldr	r0, [pc, #384]	@ (8000de4 <main+0x2b4>)
 8000c62:	f000 ff8b 	bl	8001b7c <lcd_send_string>

	      // 300ms 주기
	  	  if (adc_state == ADC_IDLE && (now - last_adc_tick) >= 300) {
 8000c66:	4b60      	ldr	r3, [pc, #384]	@ (8000de8 <main+0x2b8>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d10f      	bne.n	8000c8e <main+0x15e>
 8000c6e:	4b5f      	ldr	r3, [pc, #380]	@ (8000dec <main+0x2bc>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	697a      	ldr	r2, [r7, #20]
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000c7a:	d308      	bcc.n	8000c8e <main+0x15e>
	          last_adc_tick = now;
 8000c7c:	4a5b      	ldr	r2, [pc, #364]	@ (8000dec <main+0x2bc>)
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	6013      	str	r3, [r2, #0]
	          HAL_ADC_Start(&hadc1);
 8000c82:	485b      	ldr	r0, [pc, #364]	@ (8000df0 <main+0x2c0>)
 8000c84:	f001 fbda 	bl	800243c <HAL_ADC_Start>
	          adc_state = ADC_BUSY;
 8000c88:	4b57      	ldr	r3, [pc, #348]	@ (8000de8 <main+0x2b8>)
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	701a      	strb	r2, [r3, #0]
	      }

	      if (adc_state == ADC_BUSY) {
 8000c8e:	4b56      	ldr	r3, [pc, #344]	@ (8000de8 <main+0x2b8>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	2b01      	cmp	r3, #1
 8000c94:	d167      	bne.n	8000d66 <main+0x236>
	          // 블로킹 없이 완료 여부만 체크
	          if (HAL_ADC_PollForConversion(&hadc1, 0) == HAL_OK) {
 8000c96:	2100      	movs	r1, #0
 8000c98:	4855      	ldr	r0, [pc, #340]	@ (8000df0 <main+0x2c0>)
 8000c9a:	f001 fc83 	bl	80025a4 <HAL_ADC_PollForConversion>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d160      	bne.n	8000d66 <main+0x236>
	              uint16_t val = HAL_ADC_GetValue(&hadc1);
 8000ca4:	4852      	ldr	r0, [pc, #328]	@ (8000df0 <main+0x2c0>)
 8000ca6:	f001 fe18 	bl	80028da <HAL_ADC_GetValue>
 8000caa:	4603      	mov	r3, r0
 8000cac:	827b      	strh	r3, [r7, #18]

	              int digit;
	              if (val < 200)      digit = 0;
 8000cae:	8a7b      	ldrh	r3, [r7, #18]
 8000cb0:	2bc7      	cmp	r3, #199	@ 0xc7
 8000cb2:	d802      	bhi.n	8000cba <main+0x18a>
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000cb8:	e03d      	b.n	8000d36 <main+0x206>
	              else if (val < 500) digit = 1;
 8000cba:	8a7b      	ldrh	r3, [r7, #18]
 8000cbc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000cc0:	d202      	bcs.n	8000cc8 <main+0x198>
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8000cc6:	e036      	b.n	8000d36 <main+0x206>
	              else if (val < 1000) digit = 2;
 8000cc8:	8a7b      	ldrh	r3, [r7, #18]
 8000cca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000cce:	d202      	bcs.n	8000cd6 <main+0x1a6>
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000cd4:	e02f      	b.n	8000d36 <main+0x206>
	              else if (val < 1500) digit = 3;
 8000cd6:	8a7b      	ldrh	r3, [r7, #18]
 8000cd8:	f240 52db 	movw	r2, #1499	@ 0x5db
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d802      	bhi.n	8000ce6 <main+0x1b6>
 8000ce0:	2303      	movs	r3, #3
 8000ce2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ce4:	e027      	b.n	8000d36 <main+0x206>
	              else if (val < 2000) digit = 4;
 8000ce6:	8a7b      	ldrh	r3, [r7, #18]
 8000ce8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000cec:	d202      	bcs.n	8000cf4 <main+0x1c4>
 8000cee:	2304      	movs	r3, #4
 8000cf0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000cf2:	e020      	b.n	8000d36 <main+0x206>
	              else if (val < 2500) digit = 5;
 8000cf4:	8a7b      	ldrh	r3, [r7, #18]
 8000cf6:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d802      	bhi.n	8000d04 <main+0x1d4>
 8000cfe:	2305      	movs	r3, #5
 8000d00:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d02:	e018      	b.n	8000d36 <main+0x206>
	              else if (val < 3000) digit = 6;
 8000d04:	8a7b      	ldrh	r3, [r7, #18]
 8000d06:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d802      	bhi.n	8000d14 <main+0x1e4>
 8000d0e:	2306      	movs	r3, #6
 8000d10:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d12:	e010      	b.n	8000d36 <main+0x206>
	              else if (val < 3500) digit = 7;
 8000d14:	8a7b      	ldrh	r3, [r7, #18]
 8000d16:	f640 52ab 	movw	r2, #3499	@ 0xdab
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d802      	bhi.n	8000d24 <main+0x1f4>
 8000d1e:	2307      	movs	r3, #7
 8000d20:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d22:	e008      	b.n	8000d36 <main+0x206>
	              else if (val < 4000) digit = 8;
 8000d24:	8a7b      	ldrh	r3, [r7, #18]
 8000d26:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000d2a:	d202      	bcs.n	8000d32 <main+0x202>
 8000d2c:	2308      	movs	r3, #8
 8000d2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d30:	e001      	b.n	8000d36 <main+0x206>
	              else                 digit = 9;
 8000d32:	2309      	movs	r3, #9
 8000d34:	627b      	str	r3, [r7, #36]	@ 0x24

	              adc_val = digit;
 8000d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d38:	b29a      	uxth	r2, r3
 8000d3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000df4 <main+0x2c4>)
 8000d3c:	801a      	strh	r2, [r3, #0]
	              // LCD 출력 (이전 글자 잔상 방지용으로 2글자 덮어쓰기)
	              char buffer[5];
	              lcd_set_cursor(1, 4);
 8000d3e:	2104      	movs	r1, #4
 8000d40:	2001      	movs	r0, #1
 8000d42:	f000 ff3b 	bl	8001bbc <lcd_set_cursor>
//	              char buf[3] = { '0' + digit, ' ', '\0' };
	              sprintf(buffer, "%d", adc_val);
 8000d46:	4b2b      	ldr	r3, [pc, #172]	@ (8000df4 <main+0x2c4>)
 8000d48:	881b      	ldrh	r3, [r3, #0]
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	1d3b      	adds	r3, r7, #4
 8000d50:	4929      	ldr	r1, [pc, #164]	@ (8000df8 <main+0x2c8>)
 8000d52:	4618      	mov	r0, r3
 8000d54:	f005 ff06 	bl	8006b64 <siprintf>
	              lcd_send_string(buffer);
 8000d58:	1d3b      	adds	r3, r7, #4
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f000 ff0e 	bl	8001b7c <lcd_send_string>

	              adc_state = ADC_IDLE;       // 다음 주기 대기
 8000d60:	4b21      	ldr	r3, [pc, #132]	@ (8000de8 <main+0x2b8>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	701a      	strb	r2, [r3, #0]
	          // 아직 완료 안 됐으면 그냥 빠져나가서 Wi-Fi 루프 계속
	      }


	      // 릴리즈 폴링: 눌림 이후 손 뗐는지 확인
	      if (waiting_release) {
 8000d66:	4b25      	ldr	r3, [pc, #148]	@ (8000dfc <main+0x2cc>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d04e      	beq.n	8000e0e <main+0x2de>
	          // 손을 뗐으면 (핀 HIGH)
	          if (HAL_GPIO_ReadPin(TACT_GPIO_Port1, TACT_Pin1) == GPIO_PIN_SET) {
 8000d70:	2110      	movs	r1, #16
 8000d72:	481a      	ldr	r0, [pc, #104]	@ (8000ddc <main+0x2ac>)
 8000d74:	f002 fb3c 	bl	80033f0 <HAL_GPIO_ReadPin>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d147      	bne.n	8000e0e <main+0x2de>
	              waiting_release = 0;
 8000d7e:	4b1f      	ldr	r3, [pc, #124]	@ (8000dfc <main+0x2cc>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]
	              uint32_t held = HAL_GetTick() - press_tick;
 8000d84:	f001 fae6 	bl	8002354 <HAL_GetTick>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	4b1d      	ldr	r3, [pc, #116]	@ (8000e00 <main+0x2d0>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	1ad3      	subs	r3, r2, r3
 8000d90:	60fb      	str	r3, [r7, #12]

	              if (held >= LONG_PRESS_MS) long_press_flag = 1;
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	f240 52db 	movw	r2, #1499	@ 0x5db
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d935      	bls.n	8000e08 <main+0x2d8>
 8000d9c:	4b19      	ldr	r3, [pc, #100]	@ (8000e04 <main+0x2d4>)
 8000d9e:	2201      	movs	r2, #1
 8000da0:	701a      	strb	r2, [r3, #0]
 8000da2:	e034      	b.n	8000e0e <main+0x2de>
 8000da4:	080080e0 	.word	0x080080e0
 8000da8:	080080f8 	.word	0x080080f8
 8000dac:	0800810c 	.word	0x0800810c
 8000db0:	20000a1c 	.word	0x20000a1c
 8000db4:	2000098c 	.word	0x2000098c
 8000db8:	200009d4 	.word	0x200009d4
 8000dbc:	08008114 	.word	0x08008114
 8000dc0:	20000938 	.word	0x20000938
 8000dc4:	08008124 	.word	0x08008124
 8000dc8:	08008130 	.word	0x08008130
 8000dcc:	08008138 	.word	0x08008138
 8000dd0:	0800814c 	.word	0x0800814c
 8000dd4:	08008158 	.word	0x08008158
 8000dd8:	08008164 	.word	0x08008164
 8000ddc:	40020400 	.word	0x40020400
 8000de0:	20000af4 	.word	0x20000af4
 8000de4:	08008174 	.word	0x08008174
 8000de8:	20000b0c 	.word	0x20000b0c
 8000dec:	20000b08 	.word	0x20000b08
 8000df0:	200008f0 	.word	0x200008f0
 8000df4:	20000af8 	.word	0x20000af8
 8000df8:	08008178 	.word	0x08008178
 8000dfc:	20000afa 	.word	0x20000afa
 8000e00:	20000afc 	.word	0x20000afc
 8000e04:	20000b01 	.word	0x20000b01
	              else                       short_press_flag = 1;
 8000e08:	4b33      	ldr	r3, [pc, #204]	@ (8000ed8 <main+0x3a8>)
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	701a      	strb	r2, [r3, #0]
	          }
	      }

	      // 플래그 소비(실제 동작 수행)
	      if (long_press_flag) {
 8000e0e:	4b33      	ldr	r3, [pc, #204]	@ (8000edc <main+0x3ac>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d002      	beq.n	8000e1e <main+0x2ee>
	          long_press_flag = 0;
 8000e18:	4b30      	ldr	r3, [pc, #192]	@ (8000edc <main+0x3ac>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	701a      	strb	r2, [r3, #0]
	          // TODO: 길게 누름 동작 (예: reset_nums() 또는 강제 잠금/해제 등)
	      }

	      if (short_press_flag) {
 8000e1e:	4b2e      	ldr	r3, [pc, #184]	@ (8000ed8 <main+0x3a8>)
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d004      	beq.n	8000e32 <main+0x302>
	          short_press_flag = 0;
 8000e28:	4b2b      	ldr	r3, [pc, #172]	@ (8000ed8 <main+0x3a8>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	701a      	strb	r2, [r3, #0]
	          // 짧게 누름: 기존 버튼 한 번 누름과 동일 처리
	          handle_tact1();   // insert_num[i] = adc_val; 등
 8000e2e:	f000 fd31 	bl	8001894 <handle_tact1>
	      }



	    if(strstr((char *)cb_data.buf,"+IPD") && cb_data.buf[cb_data.length-1] == '\n')
 8000e32:	492b      	ldr	r1, [pc, #172]	@ (8000ee0 <main+0x3b0>)
 8000e34:	482b      	ldr	r0, [pc, #172]	@ (8000ee4 <main+0x3b4>)
 8000e36:	f006 f813 	bl	8006e60 <strstr>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d01d      	beq.n	8000e7c <main+0x34c>
 8000e40:	4b28      	ldr	r3, [pc, #160]	@ (8000ee4 <main+0x3b4>)
 8000e42:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000e46:	3b01      	subs	r3, #1
 8000e48:	4a26      	ldr	r2, [pc, #152]	@ (8000ee4 <main+0x3b4>)
 8000e4a:	5cd3      	ldrb	r3, [r2, r3]
 8000e4c:	2b0a      	cmp	r3, #10
 8000e4e:	d115      	bne.n	8000e7c <main+0x34c>
		{
			//?��?��?���??  \r\n+IPD,15:[KSH_LIN]HELLO\n
			strcpy(strBuff,strchr((char *)cb_data.buf,'['));
 8000e50:	215b      	movs	r1, #91	@ 0x5b
 8000e52:	4824      	ldr	r0, [pc, #144]	@ (8000ee4 <main+0x3b4>)
 8000e54:	f005 ff88 	bl	8006d68 <strchr>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4822      	ldr	r0, [pc, #136]	@ (8000ee8 <main+0x3b8>)
 8000e5e:	f006 f888 	bl	8006f72 <strcpy>

			//printf("Recv from server: %s\r\n", strBuff);
			memset(cb_data.buf,0x0,sizeof(cb_data.buf));
 8000e62:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e66:	2100      	movs	r1, #0
 8000e68:	481e      	ldr	r0, [pc, #120]	@ (8000ee4 <main+0x3b4>)
 8000e6a:	f005 ff75 	bl	8006d58 <memset>
			cb_data.length = 0;
 8000e6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ee4 <main+0x3b4>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
			esp_event(strBuff);
 8000e76:	481c      	ldr	r0, [pc, #112]	@ (8000ee8 <main+0x3b8>)
 8000e78:	f000 fb74 	bl	8001564 <esp_event>
		}
		if(rx2Flag)
 8000e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000eec <main+0x3bc>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d006      	beq.n	8000e94 <main+0x364>
		{
			printf("recv2 : %s\r\n",rx2Data);
 8000e86:	491a      	ldr	r1, [pc, #104]	@ (8000ef0 <main+0x3c0>)
 8000e88:	481a      	ldr	r0, [pc, #104]	@ (8000ef4 <main+0x3c4>)
 8000e8a:	f005 fdbd 	bl	8006a08 <iprintf>
			rx2Flag =0;
 8000e8e:	4b17      	ldr	r3, [pc, #92]	@ (8000eec <main+0x3bc>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	701a      	strb	r2, [r3, #0]
		}

		if(tim3Flag1Sec)	//1초에 한번
 8000e94:	4b18      	ldr	r3, [pc, #96]	@ (8000ef8 <main+0x3c8>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	f43f aec1 	beq.w	8000c20 <main+0xf0>
		{
			tim3Flag1Sec = 0;
 8000e9e:	4b16      	ldr	r3, [pc, #88]	@ (8000ef8 <main+0x3c8>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]
			if(!(tim3Sec%10)) //10초에 한번
 8000ea4:	4b15      	ldr	r3, [pc, #84]	@ (8000efc <main+0x3cc>)
 8000ea6:	6819      	ldr	r1, [r3, #0]
 8000ea8:	4b15      	ldr	r3, [pc, #84]	@ (8000f00 <main+0x3d0>)
 8000eaa:	fba3 2301 	umull	r2, r3, r3, r1
 8000eae:	08da      	lsrs	r2, r3, #3
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	009b      	lsls	r3, r3, #2
 8000eb4:	4413      	add	r3, r2
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	1aca      	subs	r2, r1, r3
 8000eba:	2a00      	cmp	r2, #0
 8000ebc:	f47f aeb0 	bne.w	8000c20 <main+0xf0>
			{
				if(esp_get_status() != 0)
 8000ec0:	f7ff fcb6 	bl	8000830 <esp_get_status>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	f43f aeaa 	beq.w	8000c20 <main+0xf0>
				{
					printf("server connecting ...\r\n");
 8000ecc:	480d      	ldr	r0, [pc, #52]	@ (8000f04 <main+0x3d4>)
 8000ece:	f005 fe0b 	bl	8006ae8 <puts>
					esp_client_conn();
 8000ed2:	f7ff fc81 	bl	80007d8 <esp_client_conn>
  {
 8000ed6:	e6a3      	b.n	8000c20 <main+0xf0>
 8000ed8:	20000b00 	.word	0x20000b00
 8000edc:	20000b01 	.word	0x20000b01
 8000ee0:	0800817c 	.word	0x0800817c
 8000ee4:	200004e8 	.word	0x200004e8
 8000ee8:	20000b14 	.word	0x20000b14
 8000eec:	200004b0 	.word	0x200004b0
 8000ef0:	200004b4 	.word	0x200004b4
 8000ef4:	08008184 	.word	0x08008184
 8000ef8:	20000014 	.word	0x20000014
 8000efc:	20000b04 	.word	0x20000b04
 8000f00:	cccccccd 	.word	0xcccccccd
 8000f04:	08008194 	.word	0x08008194

08000f08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b094      	sub	sp, #80	@ 0x50
 8000f0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f0e:	f107 0320 	add.w	r3, r7, #32
 8000f12:	2230      	movs	r2, #48	@ 0x30
 8000f14:	2100      	movs	r1, #0
 8000f16:	4618      	mov	r0, r3
 8000f18:	f005 ff1e 	bl	8006d58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f1c:	f107 030c 	add.w	r3, r7, #12
 8000f20:	2200      	movs	r2, #0
 8000f22:	601a      	str	r2, [r3, #0]
 8000f24:	605a      	str	r2, [r3, #4]
 8000f26:	609a      	str	r2, [r3, #8]
 8000f28:	60da      	str	r2, [r3, #12]
 8000f2a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	60bb      	str	r3, [r7, #8]
 8000f30:	4b28      	ldr	r3, [pc, #160]	@ (8000fd4 <SystemClock_Config+0xcc>)
 8000f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f34:	4a27      	ldr	r2, [pc, #156]	@ (8000fd4 <SystemClock_Config+0xcc>)
 8000f36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f3c:	4b25      	ldr	r3, [pc, #148]	@ (8000fd4 <SystemClock_Config+0xcc>)
 8000f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f44:	60bb      	str	r3, [r7, #8]
 8000f46:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f48:	2300      	movs	r3, #0
 8000f4a:	607b      	str	r3, [r7, #4]
 8000f4c:	4b22      	ldr	r3, [pc, #136]	@ (8000fd8 <SystemClock_Config+0xd0>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a21      	ldr	r2, [pc, #132]	@ (8000fd8 <SystemClock_Config+0xd0>)
 8000f52:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f56:	6013      	str	r3, [r2, #0]
 8000f58:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd8 <SystemClock_Config+0xd0>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f60:	607b      	str	r3, [r7, #4]
 8000f62:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f64:	2302      	movs	r3, #2
 8000f66:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f6c:	2310      	movs	r3, #16
 8000f6e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f70:	2302      	movs	r3, #2
 8000f72:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f74:	2300      	movs	r3, #0
 8000f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000f78:	2310      	movs	r3, #16
 8000f7a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000f7c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000f80:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000f82:	2304      	movs	r3, #4
 8000f84:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f86:	2304      	movs	r3, #4
 8000f88:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f8a:	f107 0320 	add.w	r3, r7, #32
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f002 ff16 	bl	8003dc0 <HAL_RCC_OscConfig>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000f9a:	f000 fd2b 	bl	80019f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f9e:	230f      	movs	r3, #15
 8000fa0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000faa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fae:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fb4:	f107 030c 	add.w	r3, r7, #12
 8000fb8:	2102      	movs	r1, #2
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f003 f978 	bl	80042b0 <HAL_RCC_ClockConfig>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000fc6:	f000 fd15 	bl	80019f4 <Error_Handler>
  }
}
 8000fca:	bf00      	nop
 8000fcc:	3750      	adds	r7, #80	@ 0x50
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	40023800 	.word	0x40023800
 8000fd8:	40007000 	.word	0x40007000

08000fdc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fe2:	463b      	mov	r3, r7
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000fee:	4b21      	ldr	r3, [pc, #132]	@ (8001074 <MX_ADC1_Init+0x98>)
 8000ff0:	4a21      	ldr	r2, [pc, #132]	@ (8001078 <MX_ADC1_Init+0x9c>)
 8000ff2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ff4:	4b1f      	ldr	r3, [pc, #124]	@ (8001074 <MX_ADC1_Init+0x98>)
 8000ff6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000ffa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8001074 <MX_ADC1_Init+0x98>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001002:	4b1c      	ldr	r3, [pc, #112]	@ (8001074 <MX_ADC1_Init+0x98>)
 8001004:	2200      	movs	r2, #0
 8001006:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001008:	4b1a      	ldr	r3, [pc, #104]	@ (8001074 <MX_ADC1_Init+0x98>)
 800100a:	2200      	movs	r2, #0
 800100c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800100e:	4b19      	ldr	r3, [pc, #100]	@ (8001074 <MX_ADC1_Init+0x98>)
 8001010:	2200      	movs	r2, #0
 8001012:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001016:	4b17      	ldr	r3, [pc, #92]	@ (8001074 <MX_ADC1_Init+0x98>)
 8001018:	2200      	movs	r2, #0
 800101a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800101c:	4b15      	ldr	r3, [pc, #84]	@ (8001074 <MX_ADC1_Init+0x98>)
 800101e:	4a17      	ldr	r2, [pc, #92]	@ (800107c <MX_ADC1_Init+0xa0>)
 8001020:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001022:	4b14      	ldr	r3, [pc, #80]	@ (8001074 <MX_ADC1_Init+0x98>)
 8001024:	2200      	movs	r2, #0
 8001026:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001028:	4b12      	ldr	r3, [pc, #72]	@ (8001074 <MX_ADC1_Init+0x98>)
 800102a:	2201      	movs	r2, #1
 800102c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800102e:	4b11      	ldr	r3, [pc, #68]	@ (8001074 <MX_ADC1_Init+0x98>)
 8001030:	2200      	movs	r2, #0
 8001032:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001036:	4b0f      	ldr	r3, [pc, #60]	@ (8001074 <MX_ADC1_Init+0x98>)
 8001038:	2201      	movs	r2, #1
 800103a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800103c:	480d      	ldr	r0, [pc, #52]	@ (8001074 <MX_ADC1_Init+0x98>)
 800103e:	f001 f9b9 	bl	80023b4 <HAL_ADC_Init>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001048:	f000 fcd4 	bl	80019f4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800104c:	2300      	movs	r3, #0
 800104e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001050:	2301      	movs	r3, #1
 8001052:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001054:	2300      	movs	r3, #0
 8001056:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001058:	463b      	mov	r3, r7
 800105a:	4619      	mov	r1, r3
 800105c:	4805      	ldr	r0, [pc, #20]	@ (8001074 <MX_ADC1_Init+0x98>)
 800105e:	f001 fc67 	bl	8002930 <HAL_ADC_ConfigChannel>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001068:	f000 fcc4 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800106c:	bf00      	nop
 800106e:	3710      	adds	r7, #16
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	200008f0 	.word	0x200008f0
 8001078:	40012000 	.word	0x40012000
 800107c:	0f000001 	.word	0x0f000001

08001080 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001084:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <MX_I2C1_Init+0x50>)
 8001086:	4a13      	ldr	r2, [pc, #76]	@ (80010d4 <MX_I2C1_Init+0x54>)
 8001088:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800108a:	4b11      	ldr	r3, [pc, #68]	@ (80010d0 <MX_I2C1_Init+0x50>)
 800108c:	4a12      	ldr	r2, [pc, #72]	@ (80010d8 <MX_I2C1_Init+0x58>)
 800108e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001090:	4b0f      	ldr	r3, [pc, #60]	@ (80010d0 <MX_I2C1_Init+0x50>)
 8001092:	2200      	movs	r2, #0
 8001094:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001096:	4b0e      	ldr	r3, [pc, #56]	@ (80010d0 <MX_I2C1_Init+0x50>)
 8001098:	2200      	movs	r2, #0
 800109a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800109c:	4b0c      	ldr	r3, [pc, #48]	@ (80010d0 <MX_I2C1_Init+0x50>)
 800109e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010a4:	4b0a      	ldr	r3, [pc, #40]	@ (80010d0 <MX_I2C1_Init+0x50>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010aa:	4b09      	ldr	r3, [pc, #36]	@ (80010d0 <MX_I2C1_Init+0x50>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010b0:	4b07      	ldr	r3, [pc, #28]	@ (80010d0 <MX_I2C1_Init+0x50>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010b6:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <MX_I2C1_Init+0x50>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010bc:	4804      	ldr	r0, [pc, #16]	@ (80010d0 <MX_I2C1_Init+0x50>)
 80010be:	f002 f9e1 	bl	8003484 <HAL_I2C_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010c8:	f000 fc94 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	20000938 	.word	0x20000938
 80010d4:	40005400 	.word	0x40005400
 80010d8:	000186a0 	.word	0x000186a0

080010dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b096      	sub	sp, #88	@ 0x58
 80010e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010e2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010f0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
 8001108:	611a      	str	r2, [r3, #16]
 800110a:	615a      	str	r2, [r3, #20]
 800110c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800110e:	1d3b      	adds	r3, r7, #4
 8001110:	2220      	movs	r2, #32
 8001112:	2100      	movs	r1, #0
 8001114:	4618      	mov	r0, r3
 8001116:	f005 fe1f 	bl	8006d58 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800111a:	4b3e      	ldr	r3, [pc, #248]	@ (8001214 <MX_TIM1_Init+0x138>)
 800111c:	4a3e      	ldr	r2, [pc, #248]	@ (8001218 <MX_TIM1_Init+0x13c>)
 800111e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8001120:	4b3c      	ldr	r3, [pc, #240]	@ (8001214 <MX_TIM1_Init+0x138>)
 8001122:	2253      	movs	r2, #83	@ 0x53
 8001124:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001126:	4b3b      	ldr	r3, [pc, #236]	@ (8001214 <MX_TIM1_Init+0x138>)
 8001128:	2200      	movs	r2, #0
 800112a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 800112c:	4b39      	ldr	r3, [pc, #228]	@ (8001214 <MX_TIM1_Init+0x138>)
 800112e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001132:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001134:	4b37      	ldr	r3, [pc, #220]	@ (8001214 <MX_TIM1_Init+0x138>)
 8001136:	2200      	movs	r2, #0
 8001138:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800113a:	4b36      	ldr	r3, [pc, #216]	@ (8001214 <MX_TIM1_Init+0x138>)
 800113c:	2200      	movs	r2, #0
 800113e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001140:	4b34      	ldr	r3, [pc, #208]	@ (8001214 <MX_TIM1_Init+0x138>)
 8001142:	2200      	movs	r2, #0
 8001144:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001146:	4833      	ldr	r0, [pc, #204]	@ (8001214 <MX_TIM1_Init+0x138>)
 8001148:	f003 fad2 	bl	80046f0 <HAL_TIM_Base_Init>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001152:	f000 fc4f 	bl	80019f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001156:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800115a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800115c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001160:	4619      	mov	r1, r3
 8001162:	482c      	ldr	r0, [pc, #176]	@ (8001214 <MX_TIM1_Init+0x138>)
 8001164:	f003 fe8c 	bl	8004e80 <HAL_TIM_ConfigClockSource>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800116e:	f000 fc41 	bl	80019f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001172:	4828      	ldr	r0, [pc, #160]	@ (8001214 <MX_TIM1_Init+0x138>)
 8001174:	f003 fbc8 	bl	8004908 <HAL_TIM_PWM_Init>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800117e:	f000 fc39 	bl	80019f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001182:	2300      	movs	r3, #0
 8001184:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001186:	2300      	movs	r3, #0
 8001188:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800118a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800118e:	4619      	mov	r1, r3
 8001190:	4820      	ldr	r0, [pc, #128]	@ (8001214 <MX_TIM1_Init+0x138>)
 8001192:	f004 fa37 	bl	8005604 <HAL_TIMEx_MasterConfigSynchronization>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800119c:	f000 fc2a 	bl	80019f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011a0:	2360      	movs	r3, #96	@ 0x60
 80011a2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011a8:	2300      	movs	r3, #0
 80011aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011ac:	2300      	movs	r3, #0
 80011ae:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011b0:	2300      	movs	r3, #0
 80011b2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011b4:	2300      	movs	r3, #0
 80011b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011b8:	2300      	movs	r3, #0
 80011ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011c0:	2200      	movs	r2, #0
 80011c2:	4619      	mov	r1, r3
 80011c4:	4813      	ldr	r0, [pc, #76]	@ (8001214 <MX_TIM1_Init+0x138>)
 80011c6:	f003 fd99 	bl	8004cfc <HAL_TIM_PWM_ConfigChannel>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80011d0:	f000 fc10 	bl	80019f4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011d4:	2300      	movs	r3, #0
 80011d6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011dc:	2300      	movs	r3, #0
 80011de:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011ec:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011ee:	2300      	movs	r3, #0
 80011f0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011f2:	1d3b      	adds	r3, r7, #4
 80011f4:	4619      	mov	r1, r3
 80011f6:	4807      	ldr	r0, [pc, #28]	@ (8001214 <MX_TIM1_Init+0x138>)
 80011f8:	f004 fa72 	bl	80056e0 <HAL_TIMEx_ConfigBreakDeadTime>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001202:	f000 fbf7 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001206:	4803      	ldr	r0, [pc, #12]	@ (8001214 <MX_TIM1_Init+0x138>)
 8001208:	f000 fe0e 	bl	8001e28 <HAL_TIM_MspPostInit>

}
 800120c:	bf00      	nop
 800120e:	3758      	adds	r7, #88	@ 0x58
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	2000098c 	.word	0x2000098c
 8001218:	40010000 	.word	0x40010000

0800121c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001222:	f107 0308 	add.w	r3, r7, #8
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	605a      	str	r2, [r3, #4]
 800122c:	609a      	str	r2, [r3, #8]
 800122e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001230:	463b      	mov	r3, r7
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001238:	4b1d      	ldr	r3, [pc, #116]	@ (80012b0 <MX_TIM2_Init+0x94>)
 800123a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800123e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8001240:	4b1b      	ldr	r3, [pc, #108]	@ (80012b0 <MX_TIM2_Init+0x94>)
 8001242:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001246:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001248:	4b19      	ldr	r3, [pc, #100]	@ (80012b0 <MX_TIM2_Init+0x94>)
 800124a:	2200      	movs	r2, #0
 800124c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 800124e:	4b18      	ldr	r3, [pc, #96]	@ (80012b0 <MX_TIM2_Init+0x94>)
 8001250:	2263      	movs	r2, #99	@ 0x63
 8001252:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001254:	4b16      	ldr	r3, [pc, #88]	@ (80012b0 <MX_TIM2_Init+0x94>)
 8001256:	2200      	movs	r2, #0
 8001258:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800125a:	4b15      	ldr	r3, [pc, #84]	@ (80012b0 <MX_TIM2_Init+0x94>)
 800125c:	2200      	movs	r2, #0
 800125e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001260:	4813      	ldr	r0, [pc, #76]	@ (80012b0 <MX_TIM2_Init+0x94>)
 8001262:	f003 fa45 	bl	80046f0 <HAL_TIM_Base_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800126c:	f000 fbc2 	bl	80019f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001270:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001274:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001276:	f107 0308 	add.w	r3, r7, #8
 800127a:	4619      	mov	r1, r3
 800127c:	480c      	ldr	r0, [pc, #48]	@ (80012b0 <MX_TIM2_Init+0x94>)
 800127e:	f003 fdff 	bl	8004e80 <HAL_TIM_ConfigClockSource>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001288:	f000 fbb4 	bl	80019f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800128c:	2300      	movs	r3, #0
 800128e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001290:	2300      	movs	r3, #0
 8001292:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001294:	463b      	mov	r3, r7
 8001296:	4619      	mov	r1, r3
 8001298:	4805      	ldr	r0, [pc, #20]	@ (80012b0 <MX_TIM2_Init+0x94>)
 800129a:	f004 f9b3 	bl	8005604 <HAL_TIMEx_MasterConfigSynchronization>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80012a4:	f000 fba6 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012a8:	bf00      	nop
 80012aa:	3718      	adds	r7, #24
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	200009d4 	.word	0x200009d4

080012b4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ba:	f107 0308 	add.w	r3, r7, #8
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]
 80012c4:	609a      	str	r2, [r3, #8]
 80012c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012c8:	463b      	mov	r3, r7
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001348 <MX_TIM3_Init+0x94>)
 80012d2:	4a1e      	ldr	r2, [pc, #120]	@ (800134c <MX_TIM3_Init+0x98>)
 80012d4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80012d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001348 <MX_TIM3_Init+0x94>)
 80012d8:	2253      	movs	r2, #83	@ 0x53
 80012da:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001348 <MX_TIM3_Init+0x94>)
 80012de:	2200      	movs	r2, #0
 80012e0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80012e2:	4b19      	ldr	r3, [pc, #100]	@ (8001348 <MX_TIM3_Init+0x94>)
 80012e4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80012e8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ea:	4b17      	ldr	r3, [pc, #92]	@ (8001348 <MX_TIM3_Init+0x94>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012f0:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <MX_TIM3_Init+0x94>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012f6:	4814      	ldr	r0, [pc, #80]	@ (8001348 <MX_TIM3_Init+0x94>)
 80012f8:	f003 f9fa 	bl	80046f0 <HAL_TIM_Base_Init>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001302:	f000 fb77 	bl	80019f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001306:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800130a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800130c:	f107 0308 	add.w	r3, r7, #8
 8001310:	4619      	mov	r1, r3
 8001312:	480d      	ldr	r0, [pc, #52]	@ (8001348 <MX_TIM3_Init+0x94>)
 8001314:	f003 fdb4 	bl	8004e80 <HAL_TIM_ConfigClockSource>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800131e:	f000 fb69 	bl	80019f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001322:	2300      	movs	r3, #0
 8001324:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001326:	2300      	movs	r3, #0
 8001328:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800132a:	463b      	mov	r3, r7
 800132c:	4619      	mov	r1, r3
 800132e:	4806      	ldr	r0, [pc, #24]	@ (8001348 <MX_TIM3_Init+0x94>)
 8001330:	f004 f968 	bl	8005604 <HAL_TIMEx_MasterConfigSynchronization>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800133a:	f000 fb5b 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800133e:	bf00      	nop
 8001340:	3718      	adds	r7, #24
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	20000a1c 	.word	0x20000a1c
 800134c:	40000400 	.word	0x40000400

08001350 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 8001356:	4a12      	ldr	r2, [pc, #72]	@ (80013a0 <MX_USART2_UART_Init+0x50>)
 8001358:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800135a:	4b10      	ldr	r3, [pc, #64]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 800135c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001360:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001362:	4b0e      	ldr	r3, [pc, #56]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001368:	4b0c      	ldr	r3, [pc, #48]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 800136a:	2200      	movs	r2, #0
 800136c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001374:	4b09      	ldr	r3, [pc, #36]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 8001376:	220c      	movs	r2, #12
 8001378:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137a:	4b08      	ldr	r3, [pc, #32]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001380:	4b06      	ldr	r3, [pc, #24]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 8001382:	2200      	movs	r2, #0
 8001384:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001386:	4805      	ldr	r0, [pc, #20]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 8001388:	f004 fa10 	bl	80057ac <HAL_UART_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001392:	f000 fb2f 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000a64 	.word	0x20000a64
 80013a0:	40004400 	.word	0x40004400

080013a4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80013a8:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <MX_USART6_UART_Init+0x4c>)
 80013aa:	4a12      	ldr	r2, [pc, #72]	@ (80013f4 <MX_USART6_UART_Init+0x50>)
 80013ac:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 38400;
 80013ae:	4b10      	ldr	r3, [pc, #64]	@ (80013f0 <MX_USART6_UART_Init+0x4c>)
 80013b0:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80013b4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80013b6:	4b0e      	ldr	r3, [pc, #56]	@ (80013f0 <MX_USART6_UART_Init+0x4c>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80013bc:	4b0c      	ldr	r3, [pc, #48]	@ (80013f0 <MX_USART6_UART_Init+0x4c>)
 80013be:	2200      	movs	r2, #0
 80013c0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80013c2:	4b0b      	ldr	r3, [pc, #44]	@ (80013f0 <MX_USART6_UART_Init+0x4c>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80013c8:	4b09      	ldr	r3, [pc, #36]	@ (80013f0 <MX_USART6_UART_Init+0x4c>)
 80013ca:	220c      	movs	r2, #12
 80013cc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013ce:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <MX_USART6_UART_Init+0x4c>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d4:	4b06      	ldr	r3, [pc, #24]	@ (80013f0 <MX_USART6_UART_Init+0x4c>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80013da:	4805      	ldr	r0, [pc, #20]	@ (80013f0 <MX_USART6_UART_Init+0x4c>)
 80013dc:	f004 f9e6 	bl	80057ac <HAL_UART_Init>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80013e6:	f000 fb05 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000aac 	.word	0x20000aac
 80013f4:	40011400 	.word	0x40011400

080013f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08a      	sub	sp, #40	@ 0x28
 80013fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fe:	f107 0314 	add.w	r3, r7, #20
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	605a      	str	r2, [r3, #4]
 8001408:	609a      	str	r2, [r3, #8]
 800140a:	60da      	str	r2, [r3, #12]
 800140c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
 8001412:	4b3e      	ldr	r3, [pc, #248]	@ (800150c <MX_GPIO_Init+0x114>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	4a3d      	ldr	r2, [pc, #244]	@ (800150c <MX_GPIO_Init+0x114>)
 8001418:	f043 0304 	orr.w	r3, r3, #4
 800141c:	6313      	str	r3, [r2, #48]	@ 0x30
 800141e:	4b3b      	ldr	r3, [pc, #236]	@ (800150c <MX_GPIO_Init+0x114>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	f003 0304 	and.w	r3, r3, #4
 8001426:	613b      	str	r3, [r7, #16]
 8001428:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	4b37      	ldr	r3, [pc, #220]	@ (800150c <MX_GPIO_Init+0x114>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001432:	4a36      	ldr	r2, [pc, #216]	@ (800150c <MX_GPIO_Init+0x114>)
 8001434:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001438:	6313      	str	r3, [r2, #48]	@ 0x30
 800143a:	4b34      	ldr	r3, [pc, #208]	@ (800150c <MX_GPIO_Init+0x114>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	60bb      	str	r3, [r7, #8]
 800144a:	4b30      	ldr	r3, [pc, #192]	@ (800150c <MX_GPIO_Init+0x114>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144e:	4a2f      	ldr	r2, [pc, #188]	@ (800150c <MX_GPIO_Init+0x114>)
 8001450:	f043 0301 	orr.w	r3, r3, #1
 8001454:	6313      	str	r3, [r2, #48]	@ 0x30
 8001456:	4b2d      	ldr	r3, [pc, #180]	@ (800150c <MX_GPIO_Init+0x114>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145a:	f003 0301 	and.w	r3, r3, #1
 800145e:	60bb      	str	r3, [r7, #8]
 8001460:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	607b      	str	r3, [r7, #4]
 8001466:	4b29      	ldr	r3, [pc, #164]	@ (800150c <MX_GPIO_Init+0x114>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146a:	4a28      	ldr	r2, [pc, #160]	@ (800150c <MX_GPIO_Init+0x114>)
 800146c:	f043 0302 	orr.w	r3, r3, #2
 8001470:	6313      	str	r3, [r2, #48]	@ 0x30
 8001472:	4b26      	ldr	r3, [pc, #152]	@ (800150c <MX_GPIO_Init+0x114>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800147e:	2200      	movs	r2, #0
 8001480:	2120      	movs	r1, #32
 8001482:	4823      	ldr	r0, [pc, #140]	@ (8001510 <MX_GPIO_Init+0x118>)
 8001484:	f001 ffcc 	bl	8003420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001488:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800148c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800148e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001492:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001498:	f107 0314 	add.w	r3, r7, #20
 800149c:	4619      	mov	r1, r3
 800149e:	481d      	ldr	r0, [pc, #116]	@ (8001514 <MX_GPIO_Init+0x11c>)
 80014a0:	f001 fe22 	bl	80030e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014a4:	2320      	movs	r3, #32
 80014a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a8:	2301      	movs	r3, #1
 80014aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b0:	2300      	movs	r3, #0
 80014b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	4619      	mov	r1, r3
 80014ba:	4815      	ldr	r0, [pc, #84]	@ (8001510 <MX_GPIO_Init+0x118>)
 80014bc:	f001 fe14 	bl	80030e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80014c0:	2310      	movs	r3, #16
 80014c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014c4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80014c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014ca:	2301      	movs	r3, #1
 80014cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	4619      	mov	r1, r3
 80014d4:	4810      	ldr	r0, [pc, #64]	@ (8001518 <MX_GPIO_Init+0x120>)
 80014d6:	f001 fe07 	bl	80030e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80014da:	2320      	movs	r3, #32
 80014dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014de:	2300      	movs	r3, #0
 80014e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014e2:	2301      	movs	r3, #1
 80014e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e6:	f107 0314 	add.w	r3, r7, #20
 80014ea:	4619      	mov	r1, r3
 80014ec:	480a      	ldr	r0, [pc, #40]	@ (8001518 <MX_GPIO_Init+0x120>)
 80014ee:	f001 fdfb 	bl	80030e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80014f2:	2200      	movs	r2, #0
 80014f4:	2100      	movs	r1, #0
 80014f6:	200a      	movs	r0, #10
 80014f8:	f001 fd2d 	bl	8002f56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80014fc:	200a      	movs	r0, #10
 80014fe:	f001 fd46 	bl	8002f8e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001502:	bf00      	nop
 8001504:	3728      	adds	r7, #40	@ 0x28
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40023800 	.word	0x40023800
 8001510:	40020000 	.word	0x40020000
 8001514:	40020800 	.word	0x40020800
 8001518:	40020400 	.word	0x40020400

0800151c <MX_GPIO_LED_ON>:

/* USER CODE BEGIN 4 */
void MX_GPIO_LED_ON(int pin)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, pin, GPIO_PIN_SET);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	b29b      	uxth	r3, r3
 8001528:	2201      	movs	r2, #1
 800152a:	4619      	mov	r1, r3
 800152c:	4803      	ldr	r0, [pc, #12]	@ (800153c <MX_GPIO_LED_ON+0x20>)
 800152e:	f001 ff77 	bl	8003420 <HAL_GPIO_WritePin>
}
 8001532:	bf00      	nop
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40020000 	.word	0x40020000

08001540 <MX_GPIO_LED_OFF>:
void MX_GPIO_LED_OFF(int pin)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, pin, GPIO_PIN_RESET);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	b29b      	uxth	r3, r3
 800154c:	2200      	movs	r2, #0
 800154e:	4619      	mov	r1, r3
 8001550:	4803      	ldr	r0, [pc, #12]	@ (8001560 <MX_GPIO_LED_OFF+0x20>)
 8001552:	f001 ff65 	bl	8003420 <HAL_GPIO_WritePin>
}
 8001556:	bf00      	nop
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40020000 	.word	0x40020000

08001564 <esp_event>:

void esp_event(char * recvBuf)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b08c      	sub	sp, #48	@ 0x30
 8001568:	af02      	add	r7, sp, #8
 800156a:	6078      	str	r0, [r7, #4]
  int i=0;
 800156c:	2300      	movs	r3, #0
 800156e:	627b      	str	r3, [r7, #36]	@ 0x24
  char * pToken;
  char * pArray[ARR_CNT]={0};
 8001570:	f107 030c 	add.w	r3, r7, #12
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]
 800157a:	609a      	str	r2, [r3, #8]
 800157c:	60da      	str	r2, [r3, #12]
 800157e:	611a      	str	r2, [r3, #16]


  strBuff[strlen(recvBuf)-1] = '\0';	//'\n' cut
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f7fe fe37 	bl	80001f4 <strlen>
 8001586:	4603      	mov	r3, r0
 8001588:	3b01      	subs	r3, #1
 800158a:	4a53      	ldr	r2, [pc, #332]	@ (80016d8 <esp_event+0x174>)
 800158c:	2100      	movs	r1, #0
 800158e:	54d1      	strb	r1, [r2, r3]
  printf("\r\nDebug recv : %s\r\n",recvBuf);
 8001590:	6879      	ldr	r1, [r7, #4]
 8001592:	4852      	ldr	r0, [pc, #328]	@ (80016dc <esp_event+0x178>)
 8001594:	f005 fa38 	bl	8006a08 <iprintf>

  //여기서 문자열 단순 비교
  if (strstr(recvBuf, "SUCCESS")) {
 8001598:	4951      	ldr	r1, [pc, #324]	@ (80016e0 <esp_event+0x17c>)
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f005 fc60 	bl	8006e60 <strstr>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d01a      	beq.n	80015dc <esp_event+0x78>

	  // 서보모터 90도 회전
	  CCR = 2500;
 80015a6:	4b4f      	ldr	r3, [pc, #316]	@ (80016e4 <esp_event+0x180>)
 80015a8:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80015ac:	601a      	str	r2, [r3, #0]
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, CCR);// PWM  세팅
 80015ae:	4b4d      	ldr	r3, [pc, #308]	@ (80016e4 <esp_event+0x180>)
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	4b4d      	ldr	r3, [pc, #308]	@ (80016e8 <esp_event+0x184>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	635a      	str	r2, [r3, #52]	@ 0x34

	  flag_locked = 0;
 80015b8:	4b4c      	ldr	r3, [pc, #304]	@ (80016ec <esp_event+0x188>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	601a      	str	r2, [r3, #0]

	  lcd_set_cursor(0, 0);
 80015be:	2100      	movs	r1, #0
 80015c0:	2000      	movs	r0, #0
 80015c2:	f000 fafb 	bl	8001bbc <lcd_set_cursor>
	  lcd_send_string("                ");
 80015c6:	484a      	ldr	r0, [pc, #296]	@ (80016f0 <esp_event+0x18c>)
 80015c8:	f000 fad8 	bl	8001b7c <lcd_send_string>
      lcd_set_cursor(0, 4);
 80015cc:	2104      	movs	r1, #4
 80015ce:	2000      	movs	r0, #0
 80015d0:	f000 faf4 	bl	8001bbc <lcd_set_cursor>
      lcd_send_string("SUCCESS!");   // 비밀번호 맞음
 80015d4:	4847      	ldr	r0, [pc, #284]	@ (80016f4 <esp_event+0x190>)
 80015d6:	f000 fad1 	bl	8001b7c <lcd_send_string>
 80015da:	e014      	b.n	8001606 <esp_event+0xa2>

  }
  else if (strstr(recvBuf, "FAILURE")) {
 80015dc:	4946      	ldr	r1, [pc, #280]	@ (80016f8 <esp_event+0x194>)
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f005 fc3e 	bl	8006e60 <strstr>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d00d      	beq.n	8001606 <esp_event+0xa2>
	  lcd_set_cursor(0, 0);
 80015ea:	2100      	movs	r1, #0
 80015ec:	2000      	movs	r0, #0
 80015ee:	f000 fae5 	bl	8001bbc <lcd_set_cursor>
	  lcd_send_string("                ");
 80015f2:	483f      	ldr	r0, [pc, #252]	@ (80016f0 <esp_event+0x18c>)
 80015f4:	f000 fac2 	bl	8001b7c <lcd_send_string>
      lcd_set_cursor(0, 5);
 80015f8:	2105      	movs	r1, #5
 80015fa:	2000      	movs	r0, #0
 80015fc:	f000 fade 	bl	8001bbc <lcd_set_cursor>
      lcd_send_string("FAILED");    // 비밀번호 틀림
 8001600:	483e      	ldr	r0, [pc, #248]	@ (80016fc <esp_event+0x198>)
 8001602:	f000 fabb 	bl	8001b7c <lcd_send_string>
  }

  pToken = strtok(recvBuf,"[@]");
 8001606:	493e      	ldr	r1, [pc, #248]	@ (8001700 <esp_event+0x19c>)
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f005 fbcd 	bl	8006da8 <strtok>
 800160e:	6238      	str	r0, [r7, #32]
  while(pToken != NULL)
 8001610:	e011      	b.n	8001636 <esp_event+0xd2>
  {
    pArray[i] = pToken;
 8001612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	3328      	adds	r3, #40	@ 0x28
 8001618:	443b      	add	r3, r7
 800161a:	6a3a      	ldr	r2, [r7, #32]
 800161c:	f843 2c1c 	str.w	r2, [r3, #-28]
    if(++i >= ARR_CNT)
 8001620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001622:	3301      	adds	r3, #1
 8001624:	627b      	str	r3, [r7, #36]	@ 0x24
 8001626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001628:	2b04      	cmp	r3, #4
 800162a:	dc08      	bgt.n	800163e <esp_event+0xda>
      break;
    pToken = strtok(NULL,"[@]");
 800162c:	4934      	ldr	r1, [pc, #208]	@ (8001700 <esp_event+0x19c>)
 800162e:	2000      	movs	r0, #0
 8001630:	f005 fbba 	bl	8006da8 <strtok>
 8001634:	6238      	str	r0, [r7, #32]
  while(pToken != NULL)
 8001636:	6a3b      	ldr	r3, [r7, #32]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d1ea      	bne.n	8001612 <esp_event+0xae>
 800163c:	e000      	b.n	8001640 <esp_event+0xdc>
      break;
 800163e:	bf00      	nop
  }

  if(!strcmp(pArray[1],"LED"))
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	4930      	ldr	r1, [pc, #192]	@ (8001704 <esp_event+0x1a0>)
 8001644:	4618      	mov	r0, r3
 8001646:	f7fe fdcb 	bl	80001e0 <strcmp>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d127      	bne.n	80016a0 <esp_event+0x13c>
  {
  	if(!strcmp(pArray[2],"ON"))
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	492d      	ldr	r1, [pc, #180]	@ (8001708 <esp_event+0x1a4>)
 8001654:	4618      	mov	r0, r3
 8001656:	f7fe fdc3 	bl	80001e0 <strcmp>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d103      	bne.n	8001668 <esp_event+0x104>
  	{
  		MX_GPIO_LED_ON(LD2_Pin);
 8001660:	2020      	movs	r0, #32
 8001662:	f7ff ff5b 	bl	800151c <MX_GPIO_LED_ON>
 8001666:	e00a      	b.n	800167e <esp_event+0x11a>
  	}
	else if(!strcmp(pArray[2],"OFF"))
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	4928      	ldr	r1, [pc, #160]	@ (800170c <esp_event+0x1a8>)
 800166c:	4618      	mov	r0, r3
 800166e:	f7fe fdb7 	bl	80001e0 <strcmp>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d102      	bne.n	800167e <esp_event+0x11a>
	{
		MX_GPIO_LED_OFF(LD2_Pin);
 8001678:	2020      	movs	r0, #32
 800167a:	f7ff ff61 	bl	8001540 <MX_GPIO_LED_OFF>
	}
	sprintf(sendBuf,"[%s]%s@%s\n",pArray[0],pArray[1],pArray[2]);
 800167e:	68fa      	ldr	r2, [r7, #12]
 8001680:	6939      	ldr	r1, [r7, #16]
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	460b      	mov	r3, r1
 8001688:	4921      	ldr	r1, [pc, #132]	@ (8001710 <esp_event+0x1ac>)
 800168a:	4822      	ldr	r0, [pc, #136]	@ (8001714 <esp_event+0x1b0>)
 800168c:	f005 fa6a 	bl	8006b64 <siprintf>
      return;
  }
  else
      return;

  esp_send_data(sendBuf);
 8001690:	4820      	ldr	r0, [pc, #128]	@ (8001714 <esp_event+0x1b0>)
 8001692:	f7ff f9c9 	bl	8000a28 <esp_send_data>
  printf("Debug send : %s\r\n",sendBuf);
 8001696:	491f      	ldr	r1, [pc, #124]	@ (8001714 <esp_event+0x1b0>)
 8001698:	481f      	ldr	r0, [pc, #124]	@ (8001718 <esp_event+0x1b4>)
 800169a:	f005 f9b5 	bl	8006a08 <iprintf>
 800169e:	e017      	b.n	80016d0 <esp_event+0x16c>
  else if(!strncmp(pArray[1]," New conn",8))
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	2208      	movs	r2, #8
 80016a4:	491d      	ldr	r1, [pc, #116]	@ (800171c <esp_event+0x1b8>)
 80016a6:	4618      	mov	r0, r3
 80016a8:	f005 fb6b 	bl	8006d82 <strncmp>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d00b      	beq.n	80016ca <esp_event+0x166>
  else if(!strncmp(pArray[1]," Already log",8))
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	2208      	movs	r2, #8
 80016b6:	491a      	ldr	r1, [pc, #104]	@ (8001720 <esp_event+0x1bc>)
 80016b8:	4618      	mov	r0, r3
 80016ba:	f005 fb62 	bl	8006d82 <strncmp>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d104      	bne.n	80016ce <esp_event+0x16a>
	  esp_client_conn();
 80016c4:	f7ff f888 	bl	80007d8 <esp_client_conn>
      return;
 80016c8:	e002      	b.n	80016d0 <esp_event+0x16c>
     return;
 80016ca:	bf00      	nop
 80016cc:	e000      	b.n	80016d0 <esp_event+0x16c>
      return;
 80016ce:	bf00      	nop
}
 80016d0:	3728      	adds	r7, #40	@ 0x28
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000b14 	.word	0x20000b14
 80016dc:	080081ac 	.word	0x080081ac
 80016e0:	080081c0 	.word	0x080081c0
 80016e4:	20000018 	.word	0x20000018
 80016e8:	2000098c 	.word	0x2000098c
 80016ec:	20000010 	.word	0x20000010
 80016f0:	080081c8 	.word	0x080081c8
 80016f4:	080081dc 	.word	0x080081dc
 80016f8:	080081e8 	.word	0x080081e8
 80016fc:	080081f0 	.word	0x080081f0
 8001700:	080081f8 	.word	0x080081f8
 8001704:	080081fc 	.word	0x080081fc
 8001708:	08008200 	.word	0x08008200
 800170c:	08008204 	.word	0x08008204
 8001710:	080080b4 	.word	0x080080b4
 8001714:	20000b54 	.word	0x20000b54
 8001718:	08008224 	.word	0x08008224
 800171c:	08008208 	.word	0x08008208
 8001720:	08008214 	.word	0x08008214

08001724 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)		//1ms 마다 호출
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
	static int tim3Cnt = 0;
	tim3Cnt++;
 800172c:	4b0d      	ldr	r3, [pc, #52]	@ (8001764 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	3301      	adds	r3, #1
 8001732:	4a0c      	ldr	r2, [pc, #48]	@ (8001764 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001734:	6013      	str	r3, [r2, #0]
	if(tim3Cnt >= 1000) //1ms * 1000 = 1Sec
 8001736:	4b0b      	ldr	r3, [pc, #44]	@ (8001764 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800173e:	db0a      	blt.n	8001756 <HAL_TIM_PeriodElapsedCallback+0x32>
	{
		tim3Flag1Sec = 1;
 8001740:	4b09      	ldr	r3, [pc, #36]	@ (8001768 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001742:	2201      	movs	r2, #1
 8001744:	601a      	str	r2, [r3, #0]
		tim3Sec++;
 8001746:	4b09      	ldr	r3, [pc, #36]	@ (800176c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	3301      	adds	r3, #1
 800174c:	4a07      	ldr	r2, [pc, #28]	@ (800176c <HAL_TIM_PeriodElapsedCallback+0x48>)
 800174e:	6013      	str	r3, [r2, #0]
		tim3Cnt = 0;
 8001750:	4b04      	ldr	r3, [pc, #16]	@ (8001764 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
	}
}
 8001756:	bf00      	nop
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	20000b94 	.word	0x20000b94
 8001768:	20000014 	.word	0x20000014
 800176c:	20000b04 	.word	0x20000b04

08001770 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin != TACT_Pin1) return;
 800177a:	88fb      	ldrh	r3, [r7, #6]
 800177c:	2b10      	cmp	r3, #16
 800177e:	d119      	bne.n	80017b4 <HAL_GPIO_EXTI_Callback+0x44>

    uint32_t now = HAL_GetTick();
 8001780:	f000 fde8 	bl	8002354 <HAL_GetTick>
 8001784:	60f8      	str	r0, [r7, #12]
    if (now - last_press_time_tact1 < 200) return; // 디바운스
 8001786:	4b0e      	ldr	r3, [pc, #56]	@ (80017c0 <HAL_GPIO_EXTI_Callback+0x50>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	68fa      	ldr	r2, [r7, #12]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2bc7      	cmp	r3, #199	@ 0xc7
 8001790:	d912      	bls.n	80017b8 <HAL_GPIO_EXTI_Callback+0x48>
    last_press_time_tact1 = now;
 8001792:	4a0b      	ldr	r2, [pc, #44]	@ (80017c0 <HAL_GPIO_EXTI_Callback+0x50>)
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	6013      	str	r3, [r2, #0]

    // 풀업/Active-Low 가정: 눌림 시 LOW
    if (HAL_GPIO_ReadPin(TACT_GPIO_Port1, TACT_Pin1) == GPIO_PIN_RESET) {
 8001798:	2110      	movs	r1, #16
 800179a:	480a      	ldr	r0, [pc, #40]	@ (80017c4 <HAL_GPIO_EXTI_Callback+0x54>)
 800179c:	f001 fe28 	bl	80033f0 <HAL_GPIO_ReadPin>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d109      	bne.n	80017ba <HAL_GPIO_EXTI_Callback+0x4a>
        press_tick = now;           // 눌린 순간 시각 저장
 80017a6:	4a08      	ldr	r2, [pc, #32]	@ (80017c8 <HAL_GPIO_EXTI_Callback+0x58>)
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	6013      	str	r3, [r2, #0]
        waiting_release = 1;        // 릴리즈 대기 시작
 80017ac:	4b07      	ldr	r3, [pc, #28]	@ (80017cc <HAL_GPIO_EXTI_Callback+0x5c>)
 80017ae:	2201      	movs	r2, #1
 80017b0:	701a      	strb	r2, [r3, #0]
 80017b2:	e002      	b.n	80017ba <HAL_GPIO_EXTI_Callback+0x4a>
    if (GPIO_Pin != TACT_Pin1) return;
 80017b4:	bf00      	nop
 80017b6:	e000      	b.n	80017ba <HAL_GPIO_EXTI_Callback+0x4a>
    if (now - last_press_time_tact1 < 200) return; // 디바운스
 80017b8:	bf00      	nop
        // ※ 여기서 handle_tact1() 호출하지 마세요 (LCD/I2C는 메인에서)
    }
}
 80017ba:	3710      	adds	r7, #16
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20000b10 	.word	0x20000b10
 80017c4:	40020400 	.word	0x40020400
 80017c8:	20000afc 	.word	0x20000afc
 80017cc:	20000afa 	.word	0x20000afa

080017d0 <code4_to_str>:
//	HAL_ADC_Start_IT(&hadc1);
//}

// 4자리 배열(각 원소 0~9 가정)을 "1234" 문자열로 변환
static void code4_to_str(const int d[4], char out[8])
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
    out[0] = '0' + d[0];
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	3330      	adds	r3, #48	@ 0x30
 80017e2:	b2da      	uxtb	r2, r3
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	701a      	strb	r2, [r3, #0]
    out[1] = '0' + d[1];
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	3304      	adds	r3, #4
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	b2da      	uxtb	r2, r3
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	3301      	adds	r3, #1
 80017f4:	3230      	adds	r2, #48	@ 0x30
 80017f6:	b2d2      	uxtb	r2, r2
 80017f8:	701a      	strb	r2, [r3, #0]
    out[2] = '0' + d[2];
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	3308      	adds	r3, #8
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	b2da      	uxtb	r2, r3
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	3302      	adds	r3, #2
 8001806:	3230      	adds	r2, #48	@ 0x30
 8001808:	b2d2      	uxtb	r2, r2
 800180a:	701a      	strb	r2, [r3, #0]
    out[3] = '0' + d[3];
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	330c      	adds	r3, #12
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	b2da      	uxtb	r2, r3
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	3303      	adds	r3, #3
 8001818:	3230      	adds	r2, #48	@ 0x30
 800181a:	b2d2      	uxtb	r2, r2
 800181c:	701a      	strb	r2, [r3, #0]
    out[4] = '\0';
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	3304      	adds	r3, #4
 8001822:	2200      	movs	r2, #0
 8001824:	701a      	strb	r2, [r3, #0]
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
	...

08001834 <send_login_to_server>:

// [SSS_SQL]LOGIN@ID@PSWD\n
static void send_login_to_server(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b09a      	sub	sp, #104	@ 0x68
 8001838:	af04      	add	r7, sp, #16
    if (esp_get_status() != 0) {
 800183a:	f7fe fff9 	bl	8000830 <esp_get_status>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d002      	beq.n	800184a <send_login_to_server+0x16>
        esp_client_conn();     // 연결 재시도(이번 루프는 그냥 시도만)
 8001844:	f7fe ffc8 	bl	80007d8 <esp_client_conn>
 8001848:	e016      	b.n	8001878 <send_login_to_server+0x44>
        return;
    }

    char code[8];
    code4_to_str(insert_num, code);   // 현재 입력한 4자리
 800184a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800184e:	4619      	mov	r1, r3
 8001850:	480b      	ldr	r0, [pc, #44]	@ (8001880 <send_login_to_server+0x4c>)
 8001852:	f7ff ffbd 	bl	80017d0 <code4_to_str>

    char msg[80];
    snprintf(msg, sizeof(msg), "[%s]%s@%s@%s\n", SQL_TOPIC, TAG_LOGIN, SAFE_ID, code);
 8001856:	4638      	mov	r0, r7
 8001858:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800185c:	9302      	str	r3, [sp, #8]
 800185e:	4b09      	ldr	r3, [pc, #36]	@ (8001884 <send_login_to_server+0x50>)
 8001860:	9301      	str	r3, [sp, #4]
 8001862:	4b09      	ldr	r3, [pc, #36]	@ (8001888 <send_login_to_server+0x54>)
 8001864:	9300      	str	r3, [sp, #0]
 8001866:	4b09      	ldr	r3, [pc, #36]	@ (800188c <send_login_to_server+0x58>)
 8001868:	4a09      	ldr	r2, [pc, #36]	@ (8001890 <send_login_to_server+0x5c>)
 800186a:	2150      	movs	r1, #80	@ 0x50
 800186c:	f005 f944 	bl	8006af8 <sniprintf>
    esp_send_data(msg);
 8001870:	463b      	mov	r3, r7
 8001872:	4618      	mov	r0, r3
 8001874:	f7ff f8d8 	bl	8000a28 <esp_send_data>
}
 8001878:	3758      	adds	r7, #88	@ 0x58
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	20000000 	.word	0x20000000
 8001884:	080080c0 	.word	0x080080c0
 8001888:	08008248 	.word	0x08008248
 800188c:	080080ac 	.word	0x080080ac
 8001890:	08008238 	.word	0x08008238

08001894 <handle_tact1>:
    esp_send_data(msg);
}


void handle_tact1(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
    // 잠금 상태일 때: 숫자 4개 모아서 서버로 전송
    if (flag_locked)
 8001898:	4b2b      	ldr	r3, [pc, #172]	@ (8001948 <handle_tact1+0xb4>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d03b      	beq.n	8001918 <handle_tact1+0x84>
    {
        static int i = 0;

        // 화면 갱신
        if(i == 0){
 80018a0:	4b2a      	ldr	r3, [pc, #168]	@ (800194c <handle_tact1+0xb8>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d10d      	bne.n	80018c4 <handle_tact1+0x30>
        lcd_set_cursor(0, 0);
 80018a8:	2100      	movs	r1, #0
 80018aa:	2000      	movs	r0, #0
 80018ac:	f000 f986 	bl	8001bbc <lcd_set_cursor>
        lcd_send_string("                ");
 80018b0:	4827      	ldr	r0, [pc, #156]	@ (8001950 <handle_tact1+0xbc>)
 80018b2:	f000 f963 	bl	8001b7c <lcd_send_string>
        lcd_set_cursor(0, 3);
 80018b6:	2103      	movs	r1, #3
 80018b8:	2000      	movs	r0, #0
 80018ba:	f000 f97f 	bl	8001bbc <lcd_set_cursor>
        lcd_send_string("ENTER CODE");
 80018be:	4825      	ldr	r0, [pc, #148]	@ (8001954 <handle_tact1+0xc0>)
 80018c0:	f000 f95c 	bl	8001b7c <lcd_send_string>
        }

        // 현재 ADC에서 읽은 한 자리 저장
        insert_num[i] = adc_val;
 80018c4:	4b24      	ldr	r3, [pc, #144]	@ (8001958 <handle_tact1+0xc4>)
 80018c6:	881b      	ldrh	r3, [r3, #0]
 80018c8:	b29a      	uxth	r2, r3
 80018ca:	4b20      	ldr	r3, [pc, #128]	@ (800194c <handle_tact1+0xb8>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4611      	mov	r1, r2
 80018d0:	4a22      	ldr	r2, [pc, #136]	@ (800195c <handle_tact1+0xc8>)
 80018d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        i++;
 80018d6:	4b1d      	ldr	r3, [pc, #116]	@ (800194c <handle_tact1+0xb8>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	3301      	adds	r3, #1
 80018dc:	4a1b      	ldr	r2, [pc, #108]	@ (800194c <handle_tact1+0xb8>)
 80018de:	6013      	str	r3, [r2, #0]

        print_nums();
 80018e0:	f000 f844 	bl	800196c <print_nums>

        // 4자리 다 모이면 서버로 전송하고 입력버퍼 초기화
        if (i >= PASSWORD_LEN)
 80018e4:	4b19      	ldr	r3, [pc, #100]	@ (800194c <handle_tact1+0xb8>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2b03      	cmp	r3, #3
 80018ea:	dd2b      	ble.n	8001944 <handle_tact1+0xb0>
        {
            send_login_to_server();   // [SSS_SQL]LOGIN@ID@PSWD 전송
 80018ec:	f7ff ffa2 	bl	8001834 <send_login_to_server>

            // 전송 중/확인 중 안내 (선택)
            lcd_set_cursor(0, 0);
 80018f0:	2100      	movs	r1, #0
 80018f2:	2000      	movs	r0, #0
 80018f4:	f000 f962 	bl	8001bbc <lcd_set_cursor>
            lcd_send_string("                ");
 80018f8:	4815      	ldr	r0, [pc, #84]	@ (8001950 <handle_tact1+0xbc>)
 80018fa:	f000 f93f 	bl	8001b7c <lcd_send_string>
            lcd_set_cursor(0, 2);
 80018fe:	2102      	movs	r1, #2
 8001900:	2000      	movs	r0, #0
 8001902:	f000 f95b 	bl	8001bbc <lcd_set_cursor>
            lcd_send_string("CHECKING....");
 8001906:	4816      	ldr	r0, [pc, #88]	@ (8001960 <handle_tact1+0xcc>)
 8001908:	f000 f938 	bl	8001b7c <lcd_send_string>

            reset_nums();
 800190c:	f000 f856 	bl	80019bc <reset_nums>
            i = 0;
 8001910:	4b0e      	ldr	r3, [pc, #56]	@ (800194c <handle_tact1+0xb8>)
 8001912:	2200      	movs	r2, #0
 8001914:	601a      	str	r2, [r3, #0]
        lcd_send_string("                ");
        lcd_set_cursor(0, 5);
        lcd_send_string("LOCKED");
        flag_locked = 1;
    }
}
 8001916:	e015      	b.n	8001944 <handle_tact1+0xb0>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1500); // 서보 복귀
 8001918:	4b12      	ldr	r3, [pc, #72]	@ (8001964 <handle_tact1+0xd0>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001920:	635a      	str	r2, [r3, #52]	@ 0x34
        lcd_set_cursor(0, 0);
 8001922:	2100      	movs	r1, #0
 8001924:	2000      	movs	r0, #0
 8001926:	f000 f949 	bl	8001bbc <lcd_set_cursor>
        lcd_send_string("                ");
 800192a:	4809      	ldr	r0, [pc, #36]	@ (8001950 <handle_tact1+0xbc>)
 800192c:	f000 f926 	bl	8001b7c <lcd_send_string>
        lcd_set_cursor(0, 5);
 8001930:	2105      	movs	r1, #5
 8001932:	2000      	movs	r0, #0
 8001934:	f000 f942 	bl	8001bbc <lcd_set_cursor>
        lcd_send_string("LOCKED");
 8001938:	480b      	ldr	r0, [pc, #44]	@ (8001968 <handle_tact1+0xd4>)
 800193a:	f000 f91f 	bl	8001b7c <lcd_send_string>
        flag_locked = 1;
 800193e:	4b02      	ldr	r3, [pc, #8]	@ (8001948 <handle_tact1+0xb4>)
 8001940:	2201      	movs	r2, #1
 8001942:	601a      	str	r2, [r3, #0]
}
 8001944:	bf00      	nop
 8001946:	bd80      	pop	{r7, pc}
 8001948:	20000010 	.word	0x20000010
 800194c:	20000b98 	.word	0x20000b98
 8001950:	080081c8 	.word	0x080081c8
 8001954:	0800814c 	.word	0x0800814c
 8001958:	20000af8 	.word	0x20000af8
 800195c:	20000000 	.word	0x20000000
 8001960:	0800826c 	.word	0x0800826c
 8001964:	2000098c 	.word	0x2000098c
 8001968:	0800827c 	.word	0x0800827c

0800196c <print_nums>:



void print_nums()
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
	for (int i = 0; i < 4; i++)
 8001972:	2300      	movs	r3, #0
 8001974:	607b      	str	r3, [r7, #4]
 8001976:	e016      	b.n	80019a6 <print_nums+0x3a>
	{
		lcd_set_cursor(1, 7 + (i * 2));
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	b2db      	uxtb	r3, r3
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	b2db      	uxtb	r3, r3
 8001980:	3307      	adds	r3, #7
 8001982:	b2db      	uxtb	r3, r3
 8001984:	4619      	mov	r1, r3
 8001986:	2001      	movs	r0, #1
 8001988:	f000 f918 	bl	8001bbc <lcd_set_cursor>
		lcd_send_data('0' + insert_num[i]);
 800198c:	4a0a      	ldr	r2, [pc, #40]	@ (80019b8 <print_nums+0x4c>)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001994:	b2db      	uxtb	r3, r3
 8001996:	3330      	adds	r3, #48	@ 0x30
 8001998:	b2db      	uxtb	r3, r3
 800199a:	4618      	mov	r0, r3
 800199c:	f000 f87c 	bl	8001a98 <lcd_send_data>
	for (int i = 0; i < 4; i++)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	3301      	adds	r3, #1
 80019a4:	607b      	str	r3, [r7, #4]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2b03      	cmp	r3, #3
 80019aa:	dde5      	ble.n	8001978 <print_nums+0xc>
	}
}
 80019ac:	bf00      	nop
 80019ae:	bf00      	nop
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	20000000 	.word	0x20000000

080019bc <reset_nums>:

void reset_nums()
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
	for (int i = 0; i < PASSWORD_LEN; i++)
 80019c2:	2300      	movs	r3, #0
 80019c4:	607b      	str	r3, [r7, #4]
 80019c6:	e008      	b.n	80019da <reset_nums+0x1e>
		insert_num[i] = -1;
 80019c8:	4a09      	ldr	r2, [pc, #36]	@ (80019f0 <reset_nums+0x34>)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f04f 31ff 	mov.w	r1, #4294967295
 80019d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < PASSWORD_LEN; i++)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	3301      	adds	r3, #1
 80019d8:	607b      	str	r3, [r7, #4]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2b03      	cmp	r3, #3
 80019de:	ddf3      	ble.n	80019c8 <reset_nums+0xc>
}
 80019e0:	bf00      	nop
 80019e2:	bf00      	nop
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	20000000 	.word	0x20000000

080019f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019f8:	b672      	cpsid	i
}
 80019fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019fc:	bf00      	nop
 80019fe:	e7fd      	b.n	80019fc <Error_Handler+0x8>

08001a00 <lcd_init>:
void lcd_send_raw_cmd(uint8_t cmd);
void lcd_send_internal(uint8_t data, uint8_t flags);
void lcd_send_cmd(uint8_t cmd);
void lcd_send_byte(uint8_t data);

void lcd_init(I2C_HandleTypeDef *hi2c) {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
	lcd_i2c = hi2c;
 8001a08:	4a1b      	ldr	r2, [pc, #108]	@ (8001a78 <lcd_init+0x78>)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6013      	str	r3, [r2, #0]

	//HAL_Delay(50);
	HAL_Delay(100);
 8001a0e:	2064      	movs	r0, #100	@ 0x64
 8001a10:	f000 fcac 	bl	800236c <HAL_Delay>
	//lcd_send_cmd(0x30);
	////HAL_Delay(1);
	//HAL_Delay(2);
	//lcd_send_cmd(0x30);
	//HAL_Delay(10);
	for (int i = 0; i < 3; i++)
 8001a14:	2300      	movs	r3, #0
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	e00e      	b.n	8001a38 <lcd_init+0x38>
	{
		lcd_send_raw_cmd(0x30);
 8001a1a:	2030      	movs	r0, #48	@ 0x30
 8001a1c:	f000 f84a 	bl	8001ab4 <lcd_send_raw_cmd>
		HAL_Delay(i == 0 ? 5 : 1);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d101      	bne.n	8001a2a <lcd_init+0x2a>
 8001a26:	2305      	movs	r3, #5
 8001a28:	e000      	b.n	8001a2c <lcd_init+0x2c>
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f000 fc9d 	bl	800236c <HAL_Delay>
	for (int i = 0; i < 3; i++)
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	3301      	adds	r3, #1
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	dded      	ble.n	8001a1a <lcd_init+0x1a>
	}
	lcd_send_raw_cmd(0x20); // 4-bit mode
 8001a3e:	2020      	movs	r0, #32
 8001a40:	f000 f838 	bl	8001ab4 <lcd_send_raw_cmd>
	HAL_Delay(1);
 8001a44:	2001      	movs	r0, #1
 8001a46:	f000 fc91 	bl	800236c <HAL_Delay>

	lcd_send_cmd(0x28); // Function set: 4-bit, 2-line, 5x8 dots
 8001a4a:	2028      	movs	r0, #40	@ 0x28
 8001a4c:	f000 f816 	bl	8001a7c <lcd_send_cmd>
	lcd_send_cmd(0x08); // Display off
 8001a50:	2008      	movs	r0, #8
 8001a52:	f000 f813 	bl	8001a7c <lcd_send_cmd>
	lcd_send_cmd(0x01); // Clear display
 8001a56:	2001      	movs	r0, #1
 8001a58:	f000 f810 	bl	8001a7c <lcd_send_cmd>
	HAL_Delay(2);
 8001a5c:	2002      	movs	r0, #2
 8001a5e:	f000 fc85 	bl	800236c <HAL_Delay>
	lcd_send_cmd(0x06); // Entry mode set: increment, no shift
 8001a62:	2006      	movs	r0, #6
 8001a64:	f000 f80a 	bl	8001a7c <lcd_send_cmd>
	lcd_send_cmd(0x0C); // Display on, cursor off, blink off
 8001a68:	200c      	movs	r0, #12
 8001a6a:	f000 f807 	bl	8001a7c <lcd_send_cmd>
}
 8001a6e:	bf00      	nop
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	20000b9c 	.word	0x20000b9c

08001a7c <lcd_send_cmd>:

void lcd_send_cmd(uint8_t cmd) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
	lcd_send_internal(cmd, 0);
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	2100      	movs	r1, #0
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f000 f836 	bl	8001afc <lcd_send_internal>
}
 8001a90:	bf00      	nop
 8001a92:	3708      	adds	r7, #8
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <lcd_send_data>:

void lcd_send_data(uint8_t data) {
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	71fb      	strb	r3, [r7, #7]
	lcd_send_internal(data, LCD_RS);
 8001aa2:	79fb      	ldrb	r3, [r7, #7]
 8001aa4:	2101      	movs	r1, #1
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f000 f828 	bl	8001afc <lcd_send_internal>
}
 8001aac:	bf00      	nop
 8001aae:	3708      	adds	r7, #8
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <lcd_send_raw_cmd>:

void lcd_send_raw_cmd(uint8_t cmd) {
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b086      	sub	sp, #24
 8001ab8:	af02      	add	r7, sp, #8
 8001aba:	4603      	mov	r3, r0
 8001abc:	71fb      	strb	r3, [r7, #7]
	uint8_t high_nibble = cmd & 0xF0;
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	f023 030f 	bic.w	r3, r3, #15
 8001ac4:	73fb      	strb	r3, [r7, #15]
	uint8_t buf[2];

	buf[0] = high_nibble | LCD_BACKLIGHT | LCD_ENABLE;
 8001ac6:	7bfb      	ldrb	r3, [r7, #15]
 8001ac8:	f043 030c 	orr.w	r3, r3, #12
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	733b      	strb	r3, [r7, #12]
	buf[1] = high_nibble | LCD_BACKLIGHT;
 8001ad0:	7bfb      	ldrb	r3, [r7, #15]
 8001ad2:	f043 0308 	orr.w	r3, r3, #8
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(lcd_i2c, LCD_I2C_ADDR, buf, 2, HAL_MAX_DELAY);
 8001ada:	4b07      	ldr	r3, [pc, #28]	@ (8001af8 <lcd_send_raw_cmd+0x44>)
 8001adc:	6818      	ldr	r0, [r3, #0]
 8001ade:	f107 020c 	add.w	r2, r7, #12
 8001ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae6:	9300      	str	r3, [sp, #0]
 8001ae8:	2302      	movs	r3, #2
 8001aea:	214e      	movs	r1, #78	@ 0x4e
 8001aec:	f001 fe0e 	bl	800370c <HAL_I2C_Master_Transmit>
}
 8001af0:	bf00      	nop
 8001af2:	3710      	adds	r7, #16
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	20000b9c 	.word	0x20000b9c

08001afc <lcd_send_internal>:

void lcd_send_internal(uint8_t data, uint8_t flags) {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af02      	add	r7, sp, #8
 8001b02:	4603      	mov	r3, r0
 8001b04:	460a      	mov	r2, r1
 8001b06:	71fb      	strb	r3, [r7, #7]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	71bb      	strb	r3, [r7, #6]
	uint8_t high_nibble = data & 0xF0;
 8001b0c:	79fb      	ldrb	r3, [r7, #7]
 8001b0e:	f023 030f 	bic.w	r3, r3, #15
 8001b12:	73fb      	strb	r3, [r7, #15]
	uint8_t low_nibble = (data << 4) & 0xF0;
 8001b14:	79fb      	ldrb	r3, [r7, #7]
 8001b16:	011b      	lsls	r3, r3, #4
 8001b18:	73bb      	strb	r3, [r7, #14]
	uint8_t buf[4];

	buf[0] = high_nibble | flags | LCD_BACKLIGHT | LCD_ENABLE;
 8001b1a:	7bfa      	ldrb	r2, [r7, #15]
 8001b1c:	79bb      	ldrb	r3, [r7, #6]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	f043 030c 	orr.w	r3, r3, #12
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	723b      	strb	r3, [r7, #8]
	buf[1] = high_nibble | flags | LCD_BACKLIGHT;
 8001b2a:	7bfa      	ldrb	r2, [r7, #15]
 8001b2c:	79bb      	ldrb	r3, [r7, #6]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	f043 0308 	orr.w	r3, r3, #8
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	727b      	strb	r3, [r7, #9]
	buf[2] = low_nibble | flags | LCD_BACKLIGHT | LCD_ENABLE;
 8001b3a:	7bba      	ldrb	r2, [r7, #14]
 8001b3c:	79bb      	ldrb	r3, [r7, #6]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	f043 030c 	orr.w	r3, r3, #12
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	72bb      	strb	r3, [r7, #10]
	buf[3] = low_nibble | flags | LCD_BACKLIGHT;
 8001b4a:	7bba      	ldrb	r2, [r7, #14]
 8001b4c:	79bb      	ldrb	r3, [r7, #6]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	f043 0308 	orr.w	r3, r3, #8
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(lcd_i2c, LCD_I2C_ADDR, buf, 4, HAL_MAX_DELAY);
 8001b5a:	4b07      	ldr	r3, [pc, #28]	@ (8001b78 <lcd_send_internal+0x7c>)
 8001b5c:	6818      	ldr	r0, [r3, #0]
 8001b5e:	f107 0208 	add.w	r2, r7, #8
 8001b62:	f04f 33ff 	mov.w	r3, #4294967295
 8001b66:	9300      	str	r3, [sp, #0]
 8001b68:	2304      	movs	r3, #4
 8001b6a:	214e      	movs	r1, #78	@ 0x4e
 8001b6c:	f001 fdce 	bl	800370c <HAL_I2C_Master_Transmit>
}
 8001b70:	bf00      	nop
 8001b72:	3710      	adds	r7, #16
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20000b9c 	.word	0x20000b9c

08001b7c <lcd_send_string>:

void lcd_send_string(char *str) {
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
	while (*str) {
 8001b84:	e007      	b.n	8001b96 <lcd_send_string+0x1a>
		lcd_send_data((uint8_t)(*str));
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff ff84 	bl	8001a98 <lcd_send_data>
		str++;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	3301      	adds	r3, #1
 8001b94:	607b      	str	r3, [r7, #4]
	while (*str) {
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d1f3      	bne.n	8001b86 <lcd_send_string+0xa>
	}
}
 8001b9e:	bf00      	nop
 8001ba0:	bf00      	nop
 8001ba2:	3708      	adds	r7, #8
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <lcd_clear>:

void lcd_clear(void) {
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 8001bac:	2001      	movs	r0, #1
 8001bae:	f7ff ff65 	bl	8001a7c <lcd_send_cmd>
	HAL_Delay(2);
 8001bb2:	2002      	movs	r0, #2
 8001bb4:	f000 fbda 	bl	800236c <HAL_Delay>
}
 8001bb8:	bf00      	nop
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t col) {
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	460a      	mov	r2, r1
 8001bc6:	71fb      	strb	r3, [r7, #7]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	71bb      	strb	r3, [r7, #6]
	uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};	// 2??
 8001bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf8 <lcd_set_cursor+0x3c>)
 8001bce:	60fb      	str	r3, [r7, #12]
	lcd_send_cmd(0x80 | (col + row_offsets[row]));
 8001bd0:	79fb      	ldrb	r3, [r7, #7]
 8001bd2:	3310      	adds	r3, #16
 8001bd4:	443b      	add	r3, r7
 8001bd6:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8001bda:	79bb      	ldrb	r3, [r7, #6]
 8001bdc:	4413      	add	r3, r2
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	b25b      	sxtb	r3, r3
 8001be2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001be6:	b25b      	sxtb	r3, r3
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff ff46 	bl	8001a7c <lcd_send_cmd>
}
 8001bf0:	bf00      	nop
 8001bf2:	3710      	adds	r7, #16
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	54144000 	.word	0x54144000

08001bfc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	607b      	str	r3, [r7, #4]
 8001c06:	4b10      	ldr	r3, [pc, #64]	@ (8001c48 <HAL_MspInit+0x4c>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0a:	4a0f      	ldr	r2, [pc, #60]	@ (8001c48 <HAL_MspInit+0x4c>)
 8001c0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c10:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c12:	4b0d      	ldr	r3, [pc, #52]	@ (8001c48 <HAL_MspInit+0x4c>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c1a:	607b      	str	r3, [r7, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	603b      	str	r3, [r7, #0]
 8001c22:	4b09      	ldr	r3, [pc, #36]	@ (8001c48 <HAL_MspInit+0x4c>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c26:	4a08      	ldr	r2, [pc, #32]	@ (8001c48 <HAL_MspInit+0x4c>)
 8001c28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c2e:	4b06      	ldr	r3, [pc, #24]	@ (8001c48 <HAL_MspInit+0x4c>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c36:	603b      	str	r3, [r7, #0]
 8001c38:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c3a:	2007      	movs	r0, #7
 8001c3c:	f001 f980 	bl	8002f40 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c40:	bf00      	nop
 8001c42:	3708      	adds	r7, #8
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	40023800 	.word	0x40023800

08001c4c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08a      	sub	sp, #40	@ 0x28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c54:	f107 0314 	add.w	r3, r7, #20
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a1b      	ldr	r2, [pc, #108]	@ (8001cd8 <HAL_ADC_MspInit+0x8c>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d12f      	bne.n	8001cce <HAL_ADC_MspInit+0x82>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	613b      	str	r3, [r7, #16]
 8001c72:	4b1a      	ldr	r3, [pc, #104]	@ (8001cdc <HAL_ADC_MspInit+0x90>)
 8001c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c76:	4a19      	ldr	r2, [pc, #100]	@ (8001cdc <HAL_ADC_MspInit+0x90>)
 8001c78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c7e:	4b17      	ldr	r3, [pc, #92]	@ (8001cdc <HAL_ADC_MspInit+0x90>)
 8001c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c86:	613b      	str	r3, [r7, #16]
 8001c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	4b13      	ldr	r3, [pc, #76]	@ (8001cdc <HAL_ADC_MspInit+0x90>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c92:	4a12      	ldr	r2, [pc, #72]	@ (8001cdc <HAL_ADC_MspInit+0x90>)
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c9a:	4b10      	ldr	r3, [pc, #64]	@ (8001cdc <HAL_ADC_MspInit+0x90>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001caa:	2303      	movs	r3, #3
 8001cac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb2:	f107 0314 	add.w	r3, r7, #20
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4809      	ldr	r0, [pc, #36]	@ (8001ce0 <HAL_ADC_MspInit+0x94>)
 8001cba:	f001 fa15 	bl	80030e8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	2012      	movs	r0, #18
 8001cc4:	f001 f947 	bl	8002f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001cc8:	2012      	movs	r0, #18
 8001cca:	f001 f960 	bl	8002f8e <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001cce:	bf00      	nop
 8001cd0:	3728      	adds	r7, #40	@ 0x28
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40012000 	.word	0x40012000
 8001cdc:	40023800 	.word	0x40023800
 8001ce0:	40020000 	.word	0x40020000

08001ce4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b08a      	sub	sp, #40	@ 0x28
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cec:	f107 0314 	add.w	r3, r7, #20
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a19      	ldr	r2, [pc, #100]	@ (8001d68 <HAL_I2C_MspInit+0x84>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d12c      	bne.n	8001d60 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	613b      	str	r3, [r7, #16]
 8001d0a:	4b18      	ldr	r3, [pc, #96]	@ (8001d6c <HAL_I2C_MspInit+0x88>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0e:	4a17      	ldr	r2, [pc, #92]	@ (8001d6c <HAL_I2C_MspInit+0x88>)
 8001d10:	f043 0302 	orr.w	r3, r3, #2
 8001d14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d16:	4b15      	ldr	r3, [pc, #84]	@ (8001d6c <HAL_I2C_MspInit+0x88>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1a:	f003 0302 	and.w	r3, r3, #2
 8001d1e:	613b      	str	r3, [r7, #16]
 8001d20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d22:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d28:	2312      	movs	r3, #18
 8001d2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d30:	2303      	movs	r3, #3
 8001d32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d34:	2304      	movs	r3, #4
 8001d36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d38:	f107 0314 	add.w	r3, r7, #20
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	480c      	ldr	r0, [pc, #48]	@ (8001d70 <HAL_I2C_MspInit+0x8c>)
 8001d40:	f001 f9d2 	bl	80030e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d44:	2300      	movs	r3, #0
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	4b08      	ldr	r3, [pc, #32]	@ (8001d6c <HAL_I2C_MspInit+0x88>)
 8001d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d4c:	4a07      	ldr	r2, [pc, #28]	@ (8001d6c <HAL_I2C_MspInit+0x88>)
 8001d4e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d52:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d54:	4b05      	ldr	r3, [pc, #20]	@ (8001d6c <HAL_I2C_MspInit+0x88>)
 8001d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d5c:	60fb      	str	r3, [r7, #12]
 8001d5e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001d60:	bf00      	nop
 8001d62:	3728      	adds	r7, #40	@ 0x28
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	40005400 	.word	0x40005400
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	40020400 	.word	0x40020400

08001d74 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b086      	sub	sp, #24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a26      	ldr	r2, [pc, #152]	@ (8001e1c <HAL_TIM_Base_MspInit+0xa8>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d10e      	bne.n	8001da4 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	617b      	str	r3, [r7, #20]
 8001d8a:	4b25      	ldr	r3, [pc, #148]	@ (8001e20 <HAL_TIM_Base_MspInit+0xac>)
 8001d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d8e:	4a24      	ldr	r2, [pc, #144]	@ (8001e20 <HAL_TIM_Base_MspInit+0xac>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d96:	4b22      	ldr	r3, [pc, #136]	@ (8001e20 <HAL_TIM_Base_MspInit+0xac>)
 8001d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	617b      	str	r3, [r7, #20]
 8001da0:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001da2:	e036      	b.n	8001e12 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM2)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dac:	d116      	bne.n	8001ddc <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dae:	2300      	movs	r3, #0
 8001db0:	613b      	str	r3, [r7, #16]
 8001db2:	4b1b      	ldr	r3, [pc, #108]	@ (8001e20 <HAL_TIM_Base_MspInit+0xac>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db6:	4a1a      	ldr	r2, [pc, #104]	@ (8001e20 <HAL_TIM_Base_MspInit+0xac>)
 8001db8:	f043 0301 	orr.w	r3, r3, #1
 8001dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dbe:	4b18      	ldr	r3, [pc, #96]	@ (8001e20 <HAL_TIM_Base_MspInit+0xac>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	613b      	str	r3, [r7, #16]
 8001dc8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001dca:	2200      	movs	r2, #0
 8001dcc:	2100      	movs	r1, #0
 8001dce:	201c      	movs	r0, #28
 8001dd0:	f001 f8c1 	bl	8002f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001dd4:	201c      	movs	r0, #28
 8001dd6:	f001 f8da 	bl	8002f8e <HAL_NVIC_EnableIRQ>
}
 8001dda:	e01a      	b.n	8001e12 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a10      	ldr	r2, [pc, #64]	@ (8001e24 <HAL_TIM_Base_MspInit+0xb0>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d115      	bne.n	8001e12 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001de6:	2300      	movs	r3, #0
 8001de8:	60fb      	str	r3, [r7, #12]
 8001dea:	4b0d      	ldr	r3, [pc, #52]	@ (8001e20 <HAL_TIM_Base_MspInit+0xac>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dee:	4a0c      	ldr	r2, [pc, #48]	@ (8001e20 <HAL_TIM_Base_MspInit+0xac>)
 8001df0:	f043 0302 	orr.w	r3, r3, #2
 8001df4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001df6:	4b0a      	ldr	r3, [pc, #40]	@ (8001e20 <HAL_TIM_Base_MspInit+0xac>)
 8001df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e02:	2200      	movs	r2, #0
 8001e04:	2100      	movs	r1, #0
 8001e06:	201d      	movs	r0, #29
 8001e08:	f001 f8a5 	bl	8002f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e0c:	201d      	movs	r0, #29
 8001e0e:	f001 f8be 	bl	8002f8e <HAL_NVIC_EnableIRQ>
}
 8001e12:	bf00      	nop
 8001e14:	3718      	adds	r7, #24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40010000 	.word	0x40010000
 8001e20:	40023800 	.word	0x40023800
 8001e24:	40000400 	.word	0x40000400

08001e28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b088      	sub	sp, #32
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e30:	f107 030c 	add.w	r3, r7, #12
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	605a      	str	r2, [r3, #4]
 8001e3a:	609a      	str	r2, [r3, #8]
 8001e3c:	60da      	str	r2, [r3, #12]
 8001e3e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a12      	ldr	r2, [pc, #72]	@ (8001e90 <HAL_TIM_MspPostInit+0x68>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d11e      	bne.n	8001e88 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60bb      	str	r3, [r7, #8]
 8001e4e:	4b11      	ldr	r3, [pc, #68]	@ (8001e94 <HAL_TIM_MspPostInit+0x6c>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e52:	4a10      	ldr	r2, [pc, #64]	@ (8001e94 <HAL_TIM_MspPostInit+0x6c>)
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e94 <HAL_TIM_MspPostInit+0x6c>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	60bb      	str	r3, [r7, #8]
 8001e64:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001e66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e6a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e74:	2300      	movs	r3, #0
 8001e76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e7c:	f107 030c 	add.w	r3, r7, #12
 8001e80:	4619      	mov	r1, r3
 8001e82:	4805      	ldr	r0, [pc, #20]	@ (8001e98 <HAL_TIM_MspPostInit+0x70>)
 8001e84:	f001 f930 	bl	80030e8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001e88:	bf00      	nop
 8001e8a:	3720      	adds	r7, #32
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40010000 	.word	0x40010000
 8001e94:	40023800 	.word	0x40023800
 8001e98:	40020000 	.word	0x40020000

08001e9c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b08c      	sub	sp, #48	@ 0x30
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea4:	f107 031c 	add.w	r3, r7, #28
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
 8001eb2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a3a      	ldr	r2, [pc, #232]	@ (8001fa4 <HAL_UART_MspInit+0x108>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d134      	bne.n	8001f28 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61bb      	str	r3, [r7, #24]
 8001ec2:	4b39      	ldr	r3, [pc, #228]	@ (8001fa8 <HAL_UART_MspInit+0x10c>)
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec6:	4a38      	ldr	r2, [pc, #224]	@ (8001fa8 <HAL_UART_MspInit+0x10c>)
 8001ec8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ecc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ece:	4b36      	ldr	r3, [pc, #216]	@ (8001fa8 <HAL_UART_MspInit+0x10c>)
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ed6:	61bb      	str	r3, [r7, #24]
 8001ed8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	617b      	str	r3, [r7, #20]
 8001ede:	4b32      	ldr	r3, [pc, #200]	@ (8001fa8 <HAL_UART_MspInit+0x10c>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee2:	4a31      	ldr	r2, [pc, #196]	@ (8001fa8 <HAL_UART_MspInit+0x10c>)
 8001ee4:	f043 0301 	orr.w	r3, r3, #1
 8001ee8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eea:	4b2f      	ldr	r3, [pc, #188]	@ (8001fa8 <HAL_UART_MspInit+0x10c>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	617b      	str	r3, [r7, #20]
 8001ef4:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ef6:	230c      	movs	r3, #12
 8001ef8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efa:	2302      	movs	r3, #2
 8001efc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f02:	2303      	movs	r3, #3
 8001f04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f06:	2307      	movs	r3, #7
 8001f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f0a:	f107 031c 	add.w	r3, r7, #28
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4826      	ldr	r0, [pc, #152]	@ (8001fac <HAL_UART_MspInit+0x110>)
 8001f12:	f001 f8e9 	bl	80030e8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f16:	2200      	movs	r2, #0
 8001f18:	2100      	movs	r1, #0
 8001f1a:	2026      	movs	r0, #38	@ 0x26
 8001f1c:	f001 f81b 	bl	8002f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f20:	2026      	movs	r0, #38	@ 0x26
 8001f22:	f001 f834 	bl	8002f8e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8001f26:	e039      	b.n	8001f9c <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART6)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a20      	ldr	r2, [pc, #128]	@ (8001fb0 <HAL_UART_MspInit+0x114>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d134      	bne.n	8001f9c <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	613b      	str	r3, [r7, #16]
 8001f36:	4b1c      	ldr	r3, [pc, #112]	@ (8001fa8 <HAL_UART_MspInit+0x10c>)
 8001f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f3a:	4a1b      	ldr	r2, [pc, #108]	@ (8001fa8 <HAL_UART_MspInit+0x10c>)
 8001f3c:	f043 0320 	orr.w	r3, r3, #32
 8001f40:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f42:	4b19      	ldr	r3, [pc, #100]	@ (8001fa8 <HAL_UART_MspInit+0x10c>)
 8001f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f46:	f003 0320 	and.w	r3, r3, #32
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60fb      	str	r3, [r7, #12]
 8001f52:	4b15      	ldr	r3, [pc, #84]	@ (8001fa8 <HAL_UART_MspInit+0x10c>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	4a14      	ldr	r2, [pc, #80]	@ (8001fa8 <HAL_UART_MspInit+0x10c>)
 8001f58:	f043 0301 	orr.w	r3, r3, #1
 8001f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5e:	4b12      	ldr	r3, [pc, #72]	@ (8001fa8 <HAL_UART_MspInit+0x10c>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	60fb      	str	r3, [r7, #12]
 8001f68:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001f6a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001f6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f70:	2302      	movs	r3, #2
 8001f72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001f7c:	2308      	movs	r3, #8
 8001f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f80:	f107 031c 	add.w	r3, r7, #28
 8001f84:	4619      	mov	r1, r3
 8001f86:	4809      	ldr	r0, [pc, #36]	@ (8001fac <HAL_UART_MspInit+0x110>)
 8001f88:	f001 f8ae 	bl	80030e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	2100      	movs	r1, #0
 8001f90:	2047      	movs	r0, #71	@ 0x47
 8001f92:	f000 ffe0 	bl	8002f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001f96:	2047      	movs	r0, #71	@ 0x47
 8001f98:	f000 fff9 	bl	8002f8e <HAL_NVIC_EnableIRQ>
}
 8001f9c:	bf00      	nop
 8001f9e:	3730      	adds	r7, #48	@ 0x30
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40004400 	.word	0x40004400
 8001fa8:	40023800 	.word	0x40023800
 8001fac:	40020000 	.word	0x40020000
 8001fb0:	40011400 	.word	0x40011400

08001fb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fb8:	bf00      	nop
 8001fba:	e7fd      	b.n	8001fb8 <NMI_Handler+0x4>

08001fbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <HardFault_Handler+0x4>

08001fc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fc8:	bf00      	nop
 8001fca:	e7fd      	b.n	8001fc8 <MemManage_Handler+0x4>

08001fcc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fd0:	bf00      	nop
 8001fd2:	e7fd      	b.n	8001fd0 <BusFault_Handler+0x4>

08001fd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fd8:	bf00      	nop
 8001fda:	e7fd      	b.n	8001fd8 <UsageFault_Handler+0x4>

08001fdc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fe0:	bf00      	nop
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr

08001fea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fea:	b480      	push	{r7}
 8001fec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fee:	bf00      	nop
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ffc:	bf00      	nop
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr

08002006 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800200a:	f000 f98f 	bl	800232c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800200e:	bf00      	nop
 8002010:	bd80      	pop	{r7, pc}

08002012 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002016:	2010      	movs	r0, #16
 8002018:	f001 fa1c 	bl	8003454 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800201c:	bf00      	nop
 800201e:	bd80      	pop	{r7, pc}

08002020 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002024:	4802      	ldr	r0, [pc, #8]	@ (8002030 <ADC_IRQHandler+0x10>)
 8002026:	f000 fb48 	bl	80026ba <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800202a:	bf00      	nop
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	200008f0 	.word	0x200008f0

08002034 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002038:	4802      	ldr	r0, [pc, #8]	@ (8002044 <TIM2_IRQHandler+0x10>)
 800203a:	f002 fd6f 	bl	8004b1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800203e:	bf00      	nop
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	200009d4 	.word	0x200009d4

08002048 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800204c:	4802      	ldr	r0, [pc, #8]	@ (8002058 <TIM3_IRQHandler+0x10>)
 800204e:	f002 fd65 	bl	8004b1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002052:	bf00      	nop
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	20000a1c 	.word	0x20000a1c

0800205c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002060:	4802      	ldr	r0, [pc, #8]	@ (800206c <USART2_IRQHandler+0x10>)
 8002062:	f003 fca3 	bl	80059ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20000a64 	.word	0x20000a64

08002070 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002074:	4802      	ldr	r0, [pc, #8]	@ (8002080 <USART6_IRQHandler+0x10>)
 8002076:	f003 fc99 	bl	80059ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	20000aac 	.word	0x20000aac

08002084 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  return 1;
 8002088:	2301      	movs	r3, #1
}
 800208a:	4618      	mov	r0, r3
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <_kill>:

int _kill(int pid, int sig)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800209e:	f004 ff3b 	bl	8006f18 <__errno>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2216      	movs	r2, #22
 80020a6:	601a      	str	r2, [r3, #0]
  return -1;
 80020a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <_exit>:

void _exit (int status)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020bc:	f04f 31ff 	mov.w	r1, #4294967295
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f7ff ffe7 	bl	8002094 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020c6:	bf00      	nop
 80020c8:	e7fd      	b.n	80020c6 <_exit+0x12>

080020ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b086      	sub	sp, #24
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	60f8      	str	r0, [r7, #12]
 80020d2:	60b9      	str	r1, [r7, #8]
 80020d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020d6:	2300      	movs	r3, #0
 80020d8:	617b      	str	r3, [r7, #20]
 80020da:	e00a      	b.n	80020f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020dc:	f3af 8000 	nop.w
 80020e0:	4601      	mov	r1, r0
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	1c5a      	adds	r2, r3, #1
 80020e6:	60ba      	str	r2, [r7, #8]
 80020e8:	b2ca      	uxtb	r2, r1
 80020ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	3301      	adds	r3, #1
 80020f0:	617b      	str	r3, [r7, #20]
 80020f2:	697a      	ldr	r2, [r7, #20]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	dbf0      	blt.n	80020dc <_read+0x12>
  }

  return len;
 80020fa:	687b      	ldr	r3, [r7, #4]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3718      	adds	r7, #24
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b086      	sub	sp, #24
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]
 8002114:	e009      	b.n	800212a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	1c5a      	adds	r2, r3, #1
 800211a:	60ba      	str	r2, [r7, #8]
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	4618      	mov	r0, r3
 8002120:	f7fe fcc4 	bl	8000aac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	3301      	adds	r3, #1
 8002128:	617b      	str	r3, [r7, #20]
 800212a:	697a      	ldr	r2, [r7, #20]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	429a      	cmp	r2, r3
 8002130:	dbf1      	blt.n	8002116 <_write+0x12>
  }
  return len;
 8002132:	687b      	ldr	r3, [r7, #4]
}
 8002134:	4618      	mov	r0, r3
 8002136:	3718      	adds	r7, #24
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <_close>:

int _close(int file)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002144:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002148:	4618      	mov	r0, r3
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002164:	605a      	str	r2, [r3, #4]
  return 0;
 8002166:	2300      	movs	r3, #0
}
 8002168:	4618      	mov	r0, r3
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <_isatty>:

int _isatty(int file)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800217c:	2301      	movs	r3, #1
}
 800217e:	4618      	mov	r0, r3
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800218a:	b480      	push	{r7}
 800218c:	b085      	sub	sp, #20
 800218e:	af00      	add	r7, sp, #0
 8002190:	60f8      	str	r0, [r7, #12]
 8002192:	60b9      	str	r1, [r7, #8]
 8002194:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002196:	2300      	movs	r3, #0
}
 8002198:	4618      	mov	r0, r3
 800219a:	3714      	adds	r7, #20
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b086      	sub	sp, #24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021ac:	4a14      	ldr	r2, [pc, #80]	@ (8002200 <_sbrk+0x5c>)
 80021ae:	4b15      	ldr	r3, [pc, #84]	@ (8002204 <_sbrk+0x60>)
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021b8:	4b13      	ldr	r3, [pc, #76]	@ (8002208 <_sbrk+0x64>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d102      	bne.n	80021c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021c0:	4b11      	ldr	r3, [pc, #68]	@ (8002208 <_sbrk+0x64>)
 80021c2:	4a12      	ldr	r2, [pc, #72]	@ (800220c <_sbrk+0x68>)
 80021c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021c6:	4b10      	ldr	r3, [pc, #64]	@ (8002208 <_sbrk+0x64>)
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4413      	add	r3, r2
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d207      	bcs.n	80021e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021d4:	f004 fea0 	bl	8006f18 <__errno>
 80021d8:	4603      	mov	r3, r0
 80021da:	220c      	movs	r2, #12
 80021dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021de:	f04f 33ff 	mov.w	r3, #4294967295
 80021e2:	e009      	b.n	80021f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021e4:	4b08      	ldr	r3, [pc, #32]	@ (8002208 <_sbrk+0x64>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021ea:	4b07      	ldr	r3, [pc, #28]	@ (8002208 <_sbrk+0x64>)
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4413      	add	r3, r2
 80021f2:	4a05      	ldr	r2, [pc, #20]	@ (8002208 <_sbrk+0x64>)
 80021f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021f6:	68fb      	ldr	r3, [r7, #12]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3718      	adds	r7, #24
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	20020000 	.word	0x20020000
 8002204:	00000400 	.word	0x00000400
 8002208:	20000ba0 	.word	0x20000ba0
 800220c:	20000cf8 	.word	0x20000cf8

08002210 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002214:	4b06      	ldr	r3, [pc, #24]	@ (8002230 <SystemInit+0x20>)
 8002216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800221a:	4a05      	ldr	r2, [pc, #20]	@ (8002230 <SystemInit+0x20>)
 800221c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002220:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002224:	bf00      	nop
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	e000ed00 	.word	0xe000ed00

08002234 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002234:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800226c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002238:	f7ff ffea 	bl	8002210 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800223c:	480c      	ldr	r0, [pc, #48]	@ (8002270 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800223e:	490d      	ldr	r1, [pc, #52]	@ (8002274 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002240:	4a0d      	ldr	r2, [pc, #52]	@ (8002278 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002242:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002244:	e002      	b.n	800224c <LoopCopyDataInit>

08002246 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002246:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002248:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800224a:	3304      	adds	r3, #4

0800224c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800224c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800224e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002250:	d3f9      	bcc.n	8002246 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002252:	4a0a      	ldr	r2, [pc, #40]	@ (800227c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002254:	4c0a      	ldr	r4, [pc, #40]	@ (8002280 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002256:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002258:	e001      	b.n	800225e <LoopFillZerobss>

0800225a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800225a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800225c:	3204      	adds	r2, #4

0800225e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800225e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002260:	d3fb      	bcc.n	800225a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002262:	f004 fe5f 	bl	8006f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002266:	f7fe fc63 	bl	8000b30 <main>
  bx  lr    
 800226a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800226c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002270:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002274:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8002278:	0800838c 	.word	0x0800838c
  ldr r2, =_sbss
 800227c:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8002280:	20000cf4 	.word	0x20000cf4

08002284 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002284:	e7fe      	b.n	8002284 <DMA1_Stream0_IRQHandler>
	...

08002288 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800228c:	4b0e      	ldr	r3, [pc, #56]	@ (80022c8 <HAL_Init+0x40>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a0d      	ldr	r2, [pc, #52]	@ (80022c8 <HAL_Init+0x40>)
 8002292:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002296:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002298:	4b0b      	ldr	r3, [pc, #44]	@ (80022c8 <HAL_Init+0x40>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a0a      	ldr	r2, [pc, #40]	@ (80022c8 <HAL_Init+0x40>)
 800229e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022a4:	4b08      	ldr	r3, [pc, #32]	@ (80022c8 <HAL_Init+0x40>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a07      	ldr	r2, [pc, #28]	@ (80022c8 <HAL_Init+0x40>)
 80022aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022b0:	2003      	movs	r0, #3
 80022b2:	f000 fe45 	bl	8002f40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022b6:	2000      	movs	r0, #0
 80022b8:	f000 f808 	bl	80022cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022bc:	f7ff fc9e 	bl	8001bfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	40023c00 	.word	0x40023c00

080022cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022d4:	4b12      	ldr	r3, [pc, #72]	@ (8002320 <HAL_InitTick+0x54>)
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	4b12      	ldr	r3, [pc, #72]	@ (8002324 <HAL_InitTick+0x58>)
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	4619      	mov	r1, r3
 80022de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ea:	4618      	mov	r0, r3
 80022ec:	f000 fe5d 	bl	8002faa <HAL_SYSTICK_Config>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e00e      	b.n	8002318 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2b0f      	cmp	r3, #15
 80022fe:	d80a      	bhi.n	8002316 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002300:	2200      	movs	r2, #0
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	f04f 30ff 	mov.w	r0, #4294967295
 8002308:	f000 fe25 	bl	8002f56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800230c:	4a06      	ldr	r2, [pc, #24]	@ (8002328 <HAL_InitTick+0x5c>)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002312:	2300      	movs	r3, #0
 8002314:	e000      	b.n	8002318 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
}
 8002318:	4618      	mov	r0, r3
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	2000001c 	.word	0x2000001c
 8002324:	20000024 	.word	0x20000024
 8002328:	20000020 	.word	0x20000020

0800232c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002330:	4b06      	ldr	r3, [pc, #24]	@ (800234c <HAL_IncTick+0x20>)
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	461a      	mov	r2, r3
 8002336:	4b06      	ldr	r3, [pc, #24]	@ (8002350 <HAL_IncTick+0x24>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4413      	add	r3, r2
 800233c:	4a04      	ldr	r2, [pc, #16]	@ (8002350 <HAL_IncTick+0x24>)
 800233e:	6013      	str	r3, [r2, #0]
}
 8002340:	bf00      	nop
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	20000024 	.word	0x20000024
 8002350:	20000ba4 	.word	0x20000ba4

08002354 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  return uwTick;
 8002358:	4b03      	ldr	r3, [pc, #12]	@ (8002368 <HAL_GetTick+0x14>)
 800235a:	681b      	ldr	r3, [r3, #0]
}
 800235c:	4618      	mov	r0, r3
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	20000ba4 	.word	0x20000ba4

0800236c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002374:	f7ff ffee 	bl	8002354 <HAL_GetTick>
 8002378:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002384:	d005      	beq.n	8002392 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002386:	4b0a      	ldr	r3, [pc, #40]	@ (80023b0 <HAL_Delay+0x44>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	461a      	mov	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	4413      	add	r3, r2
 8002390:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002392:	bf00      	nop
 8002394:	f7ff ffde 	bl	8002354 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	68fa      	ldr	r2, [r7, #12]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d8f7      	bhi.n	8002394 <HAL_Delay+0x28>
  {
  }
}
 80023a4:	bf00      	nop
 80023a6:	bf00      	nop
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	20000024 	.word	0x20000024

080023b4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023bc:	2300      	movs	r3, #0
 80023be:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e033      	b.n	8002432 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d109      	bne.n	80023e6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f7ff fc3a 	bl	8001c4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ea:	f003 0310 	and.w	r3, r3, #16
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d118      	bne.n	8002424 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80023fa:	f023 0302 	bic.w	r3, r3, #2
 80023fe:	f043 0202 	orr.w	r2, r3, #2
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f000 fbc4 	bl	8002b94 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2200      	movs	r2, #0
 8002410:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002416:	f023 0303 	bic.w	r3, r3, #3
 800241a:	f043 0201 	orr.w	r2, r3, #1
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	641a      	str	r2, [r3, #64]	@ 0x40
 8002422:	e001      	b.n	8002428 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002430:	7bfb      	ldrb	r3, [r7, #15]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
	...

0800243c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002444:	2300      	movs	r3, #0
 8002446:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800244e:	2b01      	cmp	r3, #1
 8002450:	d101      	bne.n	8002456 <HAL_ADC_Start+0x1a>
 8002452:	2302      	movs	r3, #2
 8002454:	e097      	b.n	8002586 <HAL_ADC_Start+0x14a>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2201      	movs	r2, #1
 800245a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	f003 0301 	and.w	r3, r3, #1
 8002468:	2b01      	cmp	r3, #1
 800246a:	d018      	beq.n	800249e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	689a      	ldr	r2, [r3, #8]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f042 0201 	orr.w	r2, r2, #1
 800247a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800247c:	4b45      	ldr	r3, [pc, #276]	@ (8002594 <HAL_ADC_Start+0x158>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a45      	ldr	r2, [pc, #276]	@ (8002598 <HAL_ADC_Start+0x15c>)
 8002482:	fba2 2303 	umull	r2, r3, r2, r3
 8002486:	0c9a      	lsrs	r2, r3, #18
 8002488:	4613      	mov	r3, r2
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	4413      	add	r3, r2
 800248e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002490:	e002      	b.n	8002498 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	3b01      	subs	r3, #1
 8002496:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1f9      	bne.n	8002492 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f003 0301 	and.w	r3, r3, #1
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d15f      	bne.n	800256c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80024b4:	f023 0301 	bic.w	r3, r3, #1
 80024b8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d007      	beq.n	80024de <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80024d6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024ea:	d106      	bne.n	80024fa <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024f0:	f023 0206 	bic.w	r2, r3, #6
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	645a      	str	r2, [r3, #68]	@ 0x44
 80024f8:	e002      	b.n	8002500 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002508:	4b24      	ldr	r3, [pc, #144]	@ (800259c <HAL_ADC_Start+0x160>)
 800250a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002514:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	f003 031f 	and.w	r3, r3, #31
 800251e:	2b00      	cmp	r3, #0
 8002520:	d10f      	bne.n	8002542 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d129      	bne.n	8002584 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	689a      	ldr	r2, [r3, #8]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800253e:	609a      	str	r2, [r3, #8]
 8002540:	e020      	b.n	8002584 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a16      	ldr	r2, [pc, #88]	@ (80025a0 <HAL_ADC_Start+0x164>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d11b      	bne.n	8002584 <HAL_ADC_Start+0x148>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d114      	bne.n	8002584 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002568:	609a      	str	r2, [r3, #8]
 800256a:	e00b      	b.n	8002584 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002570:	f043 0210 	orr.w	r2, r3, #16
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257c:	f043 0201 	orr.w	r2, r3, #1
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002584:	2300      	movs	r3, #0
}
 8002586:	4618      	mov	r0, r3
 8002588:	3714      	adds	r7, #20
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	2000001c 	.word	0x2000001c
 8002598:	431bde83 	.word	0x431bde83
 800259c:	40012300 	.word	0x40012300
 80025a0:	40012000 	.word	0x40012000

080025a4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80025ae:	2300      	movs	r3, #0
 80025b0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025c0:	d113      	bne.n	80025ea <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80025cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025d0:	d10b      	bne.n	80025ea <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d6:	f043 0220 	orr.w	r2, r3, #32
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e063      	b.n	80026b2 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80025ea:	f7ff feb3 	bl	8002354 <HAL_GetTick>
 80025ee:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80025f0:	e021      	b.n	8002636 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025f8:	d01d      	beq.n	8002636 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d007      	beq.n	8002610 <HAL_ADC_PollForConversion+0x6c>
 8002600:	f7ff fea8 	bl	8002354 <HAL_GetTick>
 8002604:	4602      	mov	r2, r0
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	429a      	cmp	r2, r3
 800260e:	d212      	bcs.n	8002636 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b02      	cmp	r3, #2
 800261c:	d00b      	beq.n	8002636 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002622:	f043 0204 	orr.w	r2, r3, #4
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e03d      	b.n	80026b2 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b02      	cmp	r3, #2
 8002642:	d1d6      	bne.n	80025f2 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f06f 0212 	mvn.w	r2, #18
 800264c:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002652:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d123      	bne.n	80026b0 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800266c:	2b00      	cmp	r3, #0
 800266e:	d11f      	bne.n	80026b0 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002676:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800267a:	2b00      	cmp	r3, #0
 800267c:	d006      	beq.n	800268c <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002688:	2b00      	cmp	r3, #0
 800268a:	d111      	bne.n	80026b0 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002690:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d105      	bne.n	80026b0 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a8:	f043 0201 	orr.w	r2, r3, #1
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b086      	sub	sp, #24
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80026c2:	2300      	movs	r3, #0
 80026c4:	617b      	str	r3, [r7, #20]
 80026c6:	2300      	movs	r3, #0
 80026c8:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	f003 0320 	and.w	r3, r3, #32
 80026e8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d049      	beq.n	8002784 <HAL_ADC_IRQHandler+0xca>
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d046      	beq.n	8002784 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fa:	f003 0310 	and.w	r3, r3, #16
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d105      	bne.n	800270e <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002706:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d12b      	bne.n	8002774 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002720:	2b00      	cmp	r3, #0
 8002722:	d127      	bne.n	8002774 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800272a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800272e:	2b00      	cmp	r3, #0
 8002730:	d006      	beq.n	8002740 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800273c:	2b00      	cmp	r3, #0
 800273e:	d119      	bne.n	8002774 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	685a      	ldr	r2, [r3, #4]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f022 0220 	bic.w	r2, r2, #32
 800274e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002754:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002760:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d105      	bne.n	8002774 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276c:	f043 0201 	orr.w	r2, r3, #1
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 f8bd 	bl	80028f4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f06f 0212 	mvn.w	r2, #18
 8002782:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f003 0304 	and.w	r3, r3, #4
 800278a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002792:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d057      	beq.n	800284a <HAL_ADC_IRQHandler+0x190>
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d054      	beq.n	800284a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a4:	f003 0310 	and.w	r3, r3, #16
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d105      	bne.n	80027b8 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d139      	bne.n	800283a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027cc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d006      	beq.n	80027e2 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d12b      	bne.n	800283a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d124      	bne.n	800283a <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d11d      	bne.n	800283a <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002802:	2b00      	cmp	r3, #0
 8002804:	d119      	bne.n	800283a <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002814:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800282a:	2b00      	cmp	r3, #0
 800282c:	d105      	bne.n	800283a <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002832:	f043 0201 	orr.w	r2, r3, #1
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 faa6 	bl	8002d8c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f06f 020c 	mvn.w	r2, #12
 8002848:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002858:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d017      	beq.n	8002890 <HAL_ADC_IRQHandler+0x1d6>
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d014      	beq.n	8002890 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0301 	and.w	r3, r3, #1
 8002870:	2b01      	cmp	r3, #1
 8002872:	d10d      	bne.n	8002890 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002878:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	f000 f841 	bl	8002908 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f06f 0201 	mvn.w	r2, #1
 800288e:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f003 0320 	and.w	r3, r3, #32
 8002896:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800289e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d015      	beq.n	80028d2 <HAL_ADC_IRQHandler+0x218>
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d012      	beq.n	80028d2 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b0:	f043 0202 	orr.w	r2, r3, #2
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f06f 0220 	mvn.w	r2, #32
 80028c0:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f000 f82a 	bl	800291c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f06f 0220 	mvn.w	r2, #32
 80028d0:	601a      	str	r2, [r3, #0]
  }
}
 80028d2:	bf00      	nop
 80028d4:	3718      	adds	r7, #24
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80028da:	b480      	push	{r7}
 80028dc:	b083      	sub	sp, #12
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80028fc:	bf00      	nop
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800293a:	2300      	movs	r3, #0
 800293c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002944:	2b01      	cmp	r3, #1
 8002946:	d101      	bne.n	800294c <HAL_ADC_ConfigChannel+0x1c>
 8002948:	2302      	movs	r3, #2
 800294a:	e113      	b.n	8002b74 <HAL_ADC_ConfigChannel+0x244>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2b09      	cmp	r3, #9
 800295a:	d925      	bls.n	80029a8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	68d9      	ldr	r1, [r3, #12]
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	b29b      	uxth	r3, r3
 8002968:	461a      	mov	r2, r3
 800296a:	4613      	mov	r3, r2
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	4413      	add	r3, r2
 8002970:	3b1e      	subs	r3, #30
 8002972:	2207      	movs	r2, #7
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	43da      	mvns	r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	400a      	ands	r2, r1
 8002980:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	68d9      	ldr	r1, [r3, #12]
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	689a      	ldr	r2, [r3, #8]
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	b29b      	uxth	r3, r3
 8002992:	4618      	mov	r0, r3
 8002994:	4603      	mov	r3, r0
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	4403      	add	r3, r0
 800299a:	3b1e      	subs	r3, #30
 800299c:	409a      	lsls	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	430a      	orrs	r2, r1
 80029a4:	60da      	str	r2, [r3, #12]
 80029a6:	e022      	b.n	80029ee <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	6919      	ldr	r1, [r3, #16]
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	461a      	mov	r2, r3
 80029b6:	4613      	mov	r3, r2
 80029b8:	005b      	lsls	r3, r3, #1
 80029ba:	4413      	add	r3, r2
 80029bc:	2207      	movs	r2, #7
 80029be:	fa02 f303 	lsl.w	r3, r2, r3
 80029c2:	43da      	mvns	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	400a      	ands	r2, r1
 80029ca:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6919      	ldr	r1, [r3, #16]
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	689a      	ldr	r2, [r3, #8]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	b29b      	uxth	r3, r3
 80029dc:	4618      	mov	r0, r3
 80029de:	4603      	mov	r3, r0
 80029e0:	005b      	lsls	r3, r3, #1
 80029e2:	4403      	add	r3, r0
 80029e4:	409a      	lsls	r2, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	430a      	orrs	r2, r1
 80029ec:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2b06      	cmp	r3, #6
 80029f4:	d824      	bhi.n	8002a40 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685a      	ldr	r2, [r3, #4]
 8002a00:	4613      	mov	r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	4413      	add	r3, r2
 8002a06:	3b05      	subs	r3, #5
 8002a08:	221f      	movs	r2, #31
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0e:	43da      	mvns	r2, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	400a      	ands	r2, r1
 8002a16:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	4618      	mov	r0, r3
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	685a      	ldr	r2, [r3, #4]
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	4413      	add	r3, r2
 8002a30:	3b05      	subs	r3, #5
 8002a32:	fa00 f203 	lsl.w	r2, r0, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a3e:	e04c      	b.n	8002ada <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	2b0c      	cmp	r3, #12
 8002a46:	d824      	bhi.n	8002a92 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	685a      	ldr	r2, [r3, #4]
 8002a52:	4613      	mov	r3, r2
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	4413      	add	r3, r2
 8002a58:	3b23      	subs	r3, #35	@ 0x23
 8002a5a:	221f      	movs	r2, #31
 8002a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a60:	43da      	mvns	r2, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	400a      	ands	r2, r1
 8002a68:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	4618      	mov	r0, r3
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685a      	ldr	r2, [r3, #4]
 8002a7c:	4613      	mov	r3, r2
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	4413      	add	r3, r2
 8002a82:	3b23      	subs	r3, #35	@ 0x23
 8002a84:	fa00 f203 	lsl.w	r2, r0, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002a90:	e023      	b.n	8002ada <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685a      	ldr	r2, [r3, #4]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	4413      	add	r3, r2
 8002aa2:	3b41      	subs	r3, #65	@ 0x41
 8002aa4:	221f      	movs	r2, #31
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	43da      	mvns	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	400a      	ands	r2, r1
 8002ab2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685a      	ldr	r2, [r3, #4]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	4413      	add	r3, r2
 8002acc:	3b41      	subs	r3, #65	@ 0x41
 8002ace:	fa00 f203 	lsl.w	r2, r0, r3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ada:	4b29      	ldr	r3, [pc, #164]	@ (8002b80 <HAL_ADC_ConfigChannel+0x250>)
 8002adc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a28      	ldr	r2, [pc, #160]	@ (8002b84 <HAL_ADC_ConfigChannel+0x254>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d10f      	bne.n	8002b08 <HAL_ADC_ConfigChannel+0x1d8>
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2b12      	cmp	r3, #18
 8002aee:	d10b      	bne.n	8002b08 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8002b84 <HAL_ADC_ConfigChannel+0x254>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d12b      	bne.n	8002b6a <HAL_ADC_ConfigChannel+0x23a>
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a1c      	ldr	r2, [pc, #112]	@ (8002b88 <HAL_ADC_ConfigChannel+0x258>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d003      	beq.n	8002b24 <HAL_ADC_ConfigChannel+0x1f4>
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2b11      	cmp	r3, #17
 8002b22:	d122      	bne.n	8002b6a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a11      	ldr	r2, [pc, #68]	@ (8002b88 <HAL_ADC_ConfigChannel+0x258>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d111      	bne.n	8002b6a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b46:	4b11      	ldr	r3, [pc, #68]	@ (8002b8c <HAL_ADC_ConfigChannel+0x25c>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a11      	ldr	r2, [pc, #68]	@ (8002b90 <HAL_ADC_ConfigChannel+0x260>)
 8002b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b50:	0c9a      	lsrs	r2, r3, #18
 8002b52:	4613      	mov	r3, r2
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	4413      	add	r3, r2
 8002b58:	005b      	lsls	r3, r3, #1
 8002b5a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002b5c:	e002      	b.n	8002b64 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	3b01      	subs	r3, #1
 8002b62:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1f9      	bne.n	8002b5e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002b72:	2300      	movs	r3, #0
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3714      	adds	r7, #20
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	40012300 	.word	0x40012300
 8002b84:	40012000 	.word	0x40012000
 8002b88:	10000012 	.word	0x10000012
 8002b8c:	2000001c 	.word	0x2000001c
 8002b90:	431bde83 	.word	0x431bde83

08002b94 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b9c:	4b79      	ldr	r3, [pc, #484]	@ (8002d84 <ADC_Init+0x1f0>)
 8002b9e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	685a      	ldr	r2, [r3, #4]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	431a      	orrs	r2, r3
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002bc8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	6859      	ldr	r1, [r3, #4]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	691b      	ldr	r3, [r3, #16]
 8002bd4:	021a      	lsls	r2, r3, #8
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	685a      	ldr	r2, [r3, #4]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002bec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	6859      	ldr	r1, [r3, #4]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	689a      	ldr	r2, [r3, #8]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	689a      	ldr	r2, [r3, #8]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c0e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	6899      	ldr	r1, [r3, #8]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	68da      	ldr	r2, [r3, #12]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c26:	4a58      	ldr	r2, [pc, #352]	@ (8002d88 <ADC_Init+0x1f4>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d022      	beq.n	8002c72 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	689a      	ldr	r2, [r3, #8]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002c3a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	6899      	ldr	r1, [r3, #8]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	430a      	orrs	r2, r1
 8002c4c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	689a      	ldr	r2, [r3, #8]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002c5c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	6899      	ldr	r1, [r3, #8]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	609a      	str	r2, [r3, #8]
 8002c70:	e00f      	b.n	8002c92 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	689a      	ldr	r2, [r3, #8]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002c80:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	689a      	ldr	r2, [r3, #8]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002c90:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f022 0202 	bic.w	r2, r2, #2
 8002ca0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	6899      	ldr	r1, [r3, #8]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	7e1b      	ldrb	r3, [r3, #24]
 8002cac:	005a      	lsls	r2, r3, #1
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d01b      	beq.n	8002cf8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	685a      	ldr	r2, [r3, #4]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002cce:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	685a      	ldr	r2, [r3, #4]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002cde:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	6859      	ldr	r1, [r3, #4]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cea:	3b01      	subs	r3, #1
 8002cec:	035a      	lsls	r2, r3, #13
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	605a      	str	r2, [r3, #4]
 8002cf6:	e007      	b.n	8002d08 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	685a      	ldr	r2, [r3, #4]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d06:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002d16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	69db      	ldr	r3, [r3, #28]
 8002d22:	3b01      	subs	r3, #1
 8002d24:	051a      	lsls	r2, r3, #20
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689a      	ldr	r2, [r3, #8]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002d3c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	6899      	ldr	r1, [r3, #8]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002d4a:	025a      	lsls	r2, r3, #9
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d62:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	6899      	ldr	r1, [r3, #8]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	695b      	ldr	r3, [r3, #20]
 8002d6e:	029a      	lsls	r2, r3, #10
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	430a      	orrs	r2, r1
 8002d76:	609a      	str	r2, [r3, #8]
}
 8002d78:	bf00      	nop
 8002d7a:	3714      	adds	r7, #20
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	40012300 	.word	0x40012300
 8002d88:	0f000001 	.word	0x0f000001

08002d8c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f003 0307 	and.w	r3, r3, #7
 8002dae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002db0:	4b0c      	ldr	r3, [pc, #48]	@ (8002de4 <__NVIC_SetPriorityGrouping+0x44>)
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002dcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dd2:	4a04      	ldr	r2, [pc, #16]	@ (8002de4 <__NVIC_SetPriorityGrouping+0x44>)
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	60d3      	str	r3, [r2, #12]
}
 8002dd8:	bf00      	nop
 8002dda:	3714      	adds	r7, #20
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	e000ed00 	.word	0xe000ed00

08002de8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dec:	4b04      	ldr	r3, [pc, #16]	@ (8002e00 <__NVIC_GetPriorityGrouping+0x18>)
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	0a1b      	lsrs	r3, r3, #8
 8002df2:	f003 0307 	and.w	r3, r3, #7
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr
 8002e00:	e000ed00 	.word	0xe000ed00

08002e04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	db0b      	blt.n	8002e2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e16:	79fb      	ldrb	r3, [r7, #7]
 8002e18:	f003 021f 	and.w	r2, r3, #31
 8002e1c:	4907      	ldr	r1, [pc, #28]	@ (8002e3c <__NVIC_EnableIRQ+0x38>)
 8002e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e22:	095b      	lsrs	r3, r3, #5
 8002e24:	2001      	movs	r0, #1
 8002e26:	fa00 f202 	lsl.w	r2, r0, r2
 8002e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e2e:	bf00      	nop
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	e000e100 	.word	0xe000e100

08002e40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	6039      	str	r1, [r7, #0]
 8002e4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	db0a      	blt.n	8002e6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	b2da      	uxtb	r2, r3
 8002e58:	490c      	ldr	r1, [pc, #48]	@ (8002e8c <__NVIC_SetPriority+0x4c>)
 8002e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e5e:	0112      	lsls	r2, r2, #4
 8002e60:	b2d2      	uxtb	r2, r2
 8002e62:	440b      	add	r3, r1
 8002e64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e68:	e00a      	b.n	8002e80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	b2da      	uxtb	r2, r3
 8002e6e:	4908      	ldr	r1, [pc, #32]	@ (8002e90 <__NVIC_SetPriority+0x50>)
 8002e70:	79fb      	ldrb	r3, [r7, #7]
 8002e72:	f003 030f 	and.w	r3, r3, #15
 8002e76:	3b04      	subs	r3, #4
 8002e78:	0112      	lsls	r2, r2, #4
 8002e7a:	b2d2      	uxtb	r2, r2
 8002e7c:	440b      	add	r3, r1
 8002e7e:	761a      	strb	r2, [r3, #24]
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr
 8002e8c:	e000e100 	.word	0xe000e100
 8002e90:	e000ed00 	.word	0xe000ed00

08002e94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b089      	sub	sp, #36	@ 0x24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f003 0307 	and.w	r3, r3, #7
 8002ea6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	f1c3 0307 	rsb	r3, r3, #7
 8002eae:	2b04      	cmp	r3, #4
 8002eb0:	bf28      	it	cs
 8002eb2:	2304      	movcs	r3, #4
 8002eb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	3304      	adds	r3, #4
 8002eba:	2b06      	cmp	r3, #6
 8002ebc:	d902      	bls.n	8002ec4 <NVIC_EncodePriority+0x30>
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	3b03      	subs	r3, #3
 8002ec2:	e000      	b.n	8002ec6 <NVIC_EncodePriority+0x32>
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	43da      	mvns	r2, r3
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	401a      	ands	r2, r3
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002edc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee6:	43d9      	mvns	r1, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eec:	4313      	orrs	r3, r2
         );
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3724      	adds	r7, #36	@ 0x24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
	...

08002efc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f0c:	d301      	bcc.n	8002f12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e00f      	b.n	8002f32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f12:	4a0a      	ldr	r2, [pc, #40]	@ (8002f3c <SysTick_Config+0x40>)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	3b01      	subs	r3, #1
 8002f18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f1a:	210f      	movs	r1, #15
 8002f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f20:	f7ff ff8e 	bl	8002e40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f24:	4b05      	ldr	r3, [pc, #20]	@ (8002f3c <SysTick_Config+0x40>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f2a:	4b04      	ldr	r3, [pc, #16]	@ (8002f3c <SysTick_Config+0x40>)
 8002f2c:	2207      	movs	r2, #7
 8002f2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	e000e010 	.word	0xe000e010

08002f40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	f7ff ff29 	bl	8002da0 <__NVIC_SetPriorityGrouping>
}
 8002f4e:	bf00      	nop
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}

08002f56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f56:	b580      	push	{r7, lr}
 8002f58:	b086      	sub	sp, #24
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	60b9      	str	r1, [r7, #8]
 8002f60:	607a      	str	r2, [r7, #4]
 8002f62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f64:	2300      	movs	r3, #0
 8002f66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f68:	f7ff ff3e 	bl	8002de8 <__NVIC_GetPriorityGrouping>
 8002f6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	68b9      	ldr	r1, [r7, #8]
 8002f72:	6978      	ldr	r0, [r7, #20]
 8002f74:	f7ff ff8e 	bl	8002e94 <NVIC_EncodePriority>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f7e:	4611      	mov	r1, r2
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff ff5d 	bl	8002e40 <__NVIC_SetPriority>
}
 8002f86:	bf00      	nop
 8002f88:	3718      	adds	r7, #24
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b082      	sub	sp, #8
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	4603      	mov	r3, r0
 8002f96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7ff ff31 	bl	8002e04 <__NVIC_EnableIRQ>
}
 8002fa2:	bf00      	nop
 8002fa4:	3708      	adds	r7, #8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b082      	sub	sp, #8
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f7ff ffa2 	bl	8002efc <SysTick_Config>
 8002fb8:	4603      	mov	r3, r0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b084      	sub	sp, #16
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fce:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002fd0:	f7ff f9c0 	bl	8002354 <HAL_GetTick>
 8002fd4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d008      	beq.n	8002ff4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2280      	movs	r2, #128	@ 0x80
 8002fe6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e052      	b.n	800309a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f022 0216 	bic.w	r2, r2, #22
 8003002:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	695a      	ldr	r2, [r3, #20]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003012:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003018:	2b00      	cmp	r3, #0
 800301a:	d103      	bne.n	8003024 <HAL_DMA_Abort+0x62>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003020:	2b00      	cmp	r3, #0
 8003022:	d007      	beq.n	8003034 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0208 	bic.w	r2, r2, #8
 8003032:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f022 0201 	bic.w	r2, r2, #1
 8003042:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003044:	e013      	b.n	800306e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003046:	f7ff f985 	bl	8002354 <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	2b05      	cmp	r3, #5
 8003052:	d90c      	bls.n	800306e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2220      	movs	r2, #32
 8003058:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2203      	movs	r2, #3
 800305e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e015      	b.n	800309a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0301 	and.w	r3, r3, #1
 8003078:	2b00      	cmp	r3, #0
 800307a:	d1e4      	bne.n	8003046 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003080:	223f      	movs	r2, #63	@ 0x3f
 8003082:	409a      	lsls	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003098:	2300      	movs	r3, #0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80030a2:	b480      	push	{r7}
 80030a4:	b083      	sub	sp, #12
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d004      	beq.n	80030c0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2280      	movs	r2, #128	@ 0x80
 80030ba:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e00c      	b.n	80030da <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2205      	movs	r2, #5
 80030c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f022 0201 	bic.w	r2, r2, #1
 80030d6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
	...

080030e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b089      	sub	sp, #36	@ 0x24
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80030f2:	2300      	movs	r3, #0
 80030f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80030f6:	2300      	movs	r3, #0
 80030f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030fa:	2300      	movs	r3, #0
 80030fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030fe:	2300      	movs	r3, #0
 8003100:	61fb      	str	r3, [r7, #28]
 8003102:	e159      	b.n	80033b8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003104:	2201      	movs	r2, #1
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	697a      	ldr	r2, [r7, #20]
 8003114:	4013      	ands	r3, r2
 8003116:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003118:	693a      	ldr	r2, [r7, #16]
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	429a      	cmp	r2, r3
 800311e:	f040 8148 	bne.w	80033b2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f003 0303 	and.w	r3, r3, #3
 800312a:	2b01      	cmp	r3, #1
 800312c:	d005      	beq.n	800313a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003136:	2b02      	cmp	r3, #2
 8003138:	d130      	bne.n	800319c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	005b      	lsls	r3, r3, #1
 8003144:	2203      	movs	r2, #3
 8003146:	fa02 f303 	lsl.w	r3, r2, r3
 800314a:	43db      	mvns	r3, r3
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	4013      	ands	r3, r2
 8003150:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	68da      	ldr	r2, [r3, #12]
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	fa02 f303 	lsl.w	r3, r2, r3
 800315e:	69ba      	ldr	r2, [r7, #24]
 8003160:	4313      	orrs	r3, r2
 8003162:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	69ba      	ldr	r2, [r7, #24]
 8003168:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003170:	2201      	movs	r2, #1
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	fa02 f303 	lsl.w	r3, r2, r3
 8003178:	43db      	mvns	r3, r3
 800317a:	69ba      	ldr	r2, [r7, #24]
 800317c:	4013      	ands	r3, r2
 800317e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	091b      	lsrs	r3, r3, #4
 8003186:	f003 0201 	and.w	r2, r3, #1
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	4313      	orrs	r3, r2
 8003194:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f003 0303 	and.w	r3, r3, #3
 80031a4:	2b03      	cmp	r3, #3
 80031a6:	d017      	beq.n	80031d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	2203      	movs	r2, #3
 80031b4:	fa02 f303 	lsl.w	r3, r2, r3
 80031b8:	43db      	mvns	r3, r3
 80031ba:	69ba      	ldr	r2, [r7, #24]
 80031bc:	4013      	ands	r3, r2
 80031be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	689a      	ldr	r2, [r3, #8]
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	005b      	lsls	r3, r3, #1
 80031c8:	fa02 f303 	lsl.w	r3, r2, r3
 80031cc:	69ba      	ldr	r2, [r7, #24]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	69ba      	ldr	r2, [r7, #24]
 80031d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f003 0303 	and.w	r3, r3, #3
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d123      	bne.n	800322c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	08da      	lsrs	r2, r3, #3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	3208      	adds	r2, #8
 80031ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	f003 0307 	and.w	r3, r3, #7
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	220f      	movs	r2, #15
 80031fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003200:	43db      	mvns	r3, r3
 8003202:	69ba      	ldr	r2, [r7, #24]
 8003204:	4013      	ands	r3, r2
 8003206:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	691a      	ldr	r2, [r3, #16]
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	f003 0307 	and.w	r3, r3, #7
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	69ba      	ldr	r2, [r7, #24]
 800321a:	4313      	orrs	r3, r2
 800321c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	08da      	lsrs	r2, r3, #3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	3208      	adds	r2, #8
 8003226:	69b9      	ldr	r1, [r7, #24]
 8003228:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	005b      	lsls	r3, r3, #1
 8003236:	2203      	movs	r2, #3
 8003238:	fa02 f303 	lsl.w	r3, r2, r3
 800323c:	43db      	mvns	r3, r3
 800323e:	69ba      	ldr	r2, [r7, #24]
 8003240:	4013      	ands	r3, r2
 8003242:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f003 0203 	and.w	r2, r3, #3
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	005b      	lsls	r3, r3, #1
 8003250:	fa02 f303 	lsl.w	r3, r2, r3
 8003254:	69ba      	ldr	r2, [r7, #24]
 8003256:	4313      	orrs	r3, r2
 8003258:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	69ba      	ldr	r2, [r7, #24]
 800325e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003268:	2b00      	cmp	r3, #0
 800326a:	f000 80a2 	beq.w	80033b2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800326e:	2300      	movs	r3, #0
 8003270:	60fb      	str	r3, [r7, #12]
 8003272:	4b57      	ldr	r3, [pc, #348]	@ (80033d0 <HAL_GPIO_Init+0x2e8>)
 8003274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003276:	4a56      	ldr	r2, [pc, #344]	@ (80033d0 <HAL_GPIO_Init+0x2e8>)
 8003278:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800327c:	6453      	str	r3, [r2, #68]	@ 0x44
 800327e:	4b54      	ldr	r3, [pc, #336]	@ (80033d0 <HAL_GPIO_Init+0x2e8>)
 8003280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003282:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003286:	60fb      	str	r3, [r7, #12]
 8003288:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800328a:	4a52      	ldr	r2, [pc, #328]	@ (80033d4 <HAL_GPIO_Init+0x2ec>)
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	089b      	lsrs	r3, r3, #2
 8003290:	3302      	adds	r3, #2
 8003292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003296:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	220f      	movs	r2, #15
 80032a2:	fa02 f303 	lsl.w	r3, r2, r3
 80032a6:	43db      	mvns	r3, r3
 80032a8:	69ba      	ldr	r2, [r7, #24]
 80032aa:	4013      	ands	r3, r2
 80032ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a49      	ldr	r2, [pc, #292]	@ (80033d8 <HAL_GPIO_Init+0x2f0>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d019      	beq.n	80032ea <HAL_GPIO_Init+0x202>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a48      	ldr	r2, [pc, #288]	@ (80033dc <HAL_GPIO_Init+0x2f4>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d013      	beq.n	80032e6 <HAL_GPIO_Init+0x1fe>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a47      	ldr	r2, [pc, #284]	@ (80033e0 <HAL_GPIO_Init+0x2f8>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d00d      	beq.n	80032e2 <HAL_GPIO_Init+0x1fa>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a46      	ldr	r2, [pc, #280]	@ (80033e4 <HAL_GPIO_Init+0x2fc>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d007      	beq.n	80032de <HAL_GPIO_Init+0x1f6>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a45      	ldr	r2, [pc, #276]	@ (80033e8 <HAL_GPIO_Init+0x300>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d101      	bne.n	80032da <HAL_GPIO_Init+0x1f2>
 80032d6:	2304      	movs	r3, #4
 80032d8:	e008      	b.n	80032ec <HAL_GPIO_Init+0x204>
 80032da:	2307      	movs	r3, #7
 80032dc:	e006      	b.n	80032ec <HAL_GPIO_Init+0x204>
 80032de:	2303      	movs	r3, #3
 80032e0:	e004      	b.n	80032ec <HAL_GPIO_Init+0x204>
 80032e2:	2302      	movs	r3, #2
 80032e4:	e002      	b.n	80032ec <HAL_GPIO_Init+0x204>
 80032e6:	2301      	movs	r3, #1
 80032e8:	e000      	b.n	80032ec <HAL_GPIO_Init+0x204>
 80032ea:	2300      	movs	r3, #0
 80032ec:	69fa      	ldr	r2, [r7, #28]
 80032ee:	f002 0203 	and.w	r2, r2, #3
 80032f2:	0092      	lsls	r2, r2, #2
 80032f4:	4093      	lsls	r3, r2
 80032f6:	69ba      	ldr	r2, [r7, #24]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032fc:	4935      	ldr	r1, [pc, #212]	@ (80033d4 <HAL_GPIO_Init+0x2ec>)
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	089b      	lsrs	r3, r3, #2
 8003302:	3302      	adds	r3, #2
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800330a:	4b38      	ldr	r3, [pc, #224]	@ (80033ec <HAL_GPIO_Init+0x304>)
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	43db      	mvns	r3, r3
 8003314:	69ba      	ldr	r2, [r7, #24]
 8003316:	4013      	ands	r3, r2
 8003318:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d003      	beq.n	800332e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003326:	69ba      	ldr	r2, [r7, #24]
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	4313      	orrs	r3, r2
 800332c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800332e:	4a2f      	ldr	r2, [pc, #188]	@ (80033ec <HAL_GPIO_Init+0x304>)
 8003330:	69bb      	ldr	r3, [r7, #24]
 8003332:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003334:	4b2d      	ldr	r3, [pc, #180]	@ (80033ec <HAL_GPIO_Init+0x304>)
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	43db      	mvns	r3, r3
 800333e:	69ba      	ldr	r2, [r7, #24]
 8003340:	4013      	ands	r3, r2
 8003342:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d003      	beq.n	8003358 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	4313      	orrs	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003358:	4a24      	ldr	r2, [pc, #144]	@ (80033ec <HAL_GPIO_Init+0x304>)
 800335a:	69bb      	ldr	r3, [r7, #24]
 800335c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800335e:	4b23      	ldr	r3, [pc, #140]	@ (80033ec <HAL_GPIO_Init+0x304>)
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	43db      	mvns	r3, r3
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	4013      	ands	r3, r2
 800336c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d003      	beq.n	8003382 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	4313      	orrs	r3, r2
 8003380:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003382:	4a1a      	ldr	r2, [pc, #104]	@ (80033ec <HAL_GPIO_Init+0x304>)
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003388:	4b18      	ldr	r3, [pc, #96]	@ (80033ec <HAL_GPIO_Init+0x304>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	43db      	mvns	r3, r3
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	4013      	ands	r3, r2
 8003396:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d003      	beq.n	80033ac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033ac:	4a0f      	ldr	r2, [pc, #60]	@ (80033ec <HAL_GPIO_Init+0x304>)
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	3301      	adds	r3, #1
 80033b6:	61fb      	str	r3, [r7, #28]
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	2b0f      	cmp	r3, #15
 80033bc:	f67f aea2 	bls.w	8003104 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033c0:	bf00      	nop
 80033c2:	bf00      	nop
 80033c4:	3724      	adds	r7, #36	@ 0x24
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	40023800 	.word	0x40023800
 80033d4:	40013800 	.word	0x40013800
 80033d8:	40020000 	.word	0x40020000
 80033dc:	40020400 	.word	0x40020400
 80033e0:	40020800 	.word	0x40020800
 80033e4:	40020c00 	.word	0x40020c00
 80033e8:	40021000 	.word	0x40021000
 80033ec:	40013c00 	.word	0x40013c00

080033f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b085      	sub	sp, #20
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	460b      	mov	r3, r1
 80033fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	691a      	ldr	r2, [r3, #16]
 8003400:	887b      	ldrh	r3, [r7, #2]
 8003402:	4013      	ands	r3, r2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d002      	beq.n	800340e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003408:	2301      	movs	r3, #1
 800340a:	73fb      	strb	r3, [r7, #15]
 800340c:	e001      	b.n	8003412 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800340e:	2300      	movs	r3, #0
 8003410:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003412:	7bfb      	ldrb	r3, [r7, #15]
}
 8003414:	4618      	mov	r0, r3
 8003416:	3714      	adds	r7, #20
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	460b      	mov	r3, r1
 800342a:	807b      	strh	r3, [r7, #2]
 800342c:	4613      	mov	r3, r2
 800342e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003430:	787b      	ldrb	r3, [r7, #1]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d003      	beq.n	800343e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003436:	887a      	ldrh	r2, [r7, #2]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800343c:	e003      	b.n	8003446 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800343e:	887b      	ldrh	r3, [r7, #2]
 8003440:	041a      	lsls	r2, r3, #16
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	619a      	str	r2, [r3, #24]
}
 8003446:	bf00      	nop
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
	...

08003454 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b082      	sub	sp, #8
 8003458:	af00      	add	r7, sp, #0
 800345a:	4603      	mov	r3, r0
 800345c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800345e:	4b08      	ldr	r3, [pc, #32]	@ (8003480 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003460:	695a      	ldr	r2, [r3, #20]
 8003462:	88fb      	ldrh	r3, [r7, #6]
 8003464:	4013      	ands	r3, r2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d006      	beq.n	8003478 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800346a:	4a05      	ldr	r2, [pc, #20]	@ (8003480 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800346c:	88fb      	ldrh	r3, [r7, #6]
 800346e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003470:	88fb      	ldrh	r3, [r7, #6]
 8003472:	4618      	mov	r0, r3
 8003474:	f7fe f97c 	bl	8001770 <HAL_GPIO_EXTI_Callback>
  }
}
 8003478:	bf00      	nop
 800347a:	3708      	adds	r7, #8
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	40013c00 	.word	0x40013c00

08003484 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e12b      	b.n	80036ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800349c:	b2db      	uxtb	r3, r3
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d106      	bne.n	80034b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f7fe fc1a 	bl	8001ce4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2224      	movs	r2, #36	@ 0x24
 80034b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f022 0201 	bic.w	r2, r2, #1
 80034c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80034e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80034e8:	f001 f8da 	bl	80046a0 <HAL_RCC_GetPCLK1Freq>
 80034ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	4a81      	ldr	r2, [pc, #516]	@ (80036f8 <HAL_I2C_Init+0x274>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d807      	bhi.n	8003508 <HAL_I2C_Init+0x84>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	4a80      	ldr	r2, [pc, #512]	@ (80036fc <HAL_I2C_Init+0x278>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	bf94      	ite	ls
 8003500:	2301      	movls	r3, #1
 8003502:	2300      	movhi	r3, #0
 8003504:	b2db      	uxtb	r3, r3
 8003506:	e006      	b.n	8003516 <HAL_I2C_Init+0x92>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	4a7d      	ldr	r2, [pc, #500]	@ (8003700 <HAL_I2C_Init+0x27c>)
 800350c:	4293      	cmp	r3, r2
 800350e:	bf94      	ite	ls
 8003510:	2301      	movls	r3, #1
 8003512:	2300      	movhi	r3, #0
 8003514:	b2db      	uxtb	r3, r3
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e0e7      	b.n	80036ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	4a78      	ldr	r2, [pc, #480]	@ (8003704 <HAL_I2C_Init+0x280>)
 8003522:	fba2 2303 	umull	r2, r3, r2, r3
 8003526:	0c9b      	lsrs	r3, r3, #18
 8003528:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	68ba      	ldr	r2, [r7, #8]
 800353a:	430a      	orrs	r2, r1
 800353c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	6a1b      	ldr	r3, [r3, #32]
 8003544:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	4a6a      	ldr	r2, [pc, #424]	@ (80036f8 <HAL_I2C_Init+0x274>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d802      	bhi.n	8003558 <HAL_I2C_Init+0xd4>
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	3301      	adds	r3, #1
 8003556:	e009      	b.n	800356c <HAL_I2C_Init+0xe8>
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800355e:	fb02 f303 	mul.w	r3, r2, r3
 8003562:	4a69      	ldr	r2, [pc, #420]	@ (8003708 <HAL_I2C_Init+0x284>)
 8003564:	fba2 2303 	umull	r2, r3, r2, r3
 8003568:	099b      	lsrs	r3, r3, #6
 800356a:	3301      	adds	r3, #1
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	6812      	ldr	r2, [r2, #0]
 8003570:	430b      	orrs	r3, r1
 8003572:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	69db      	ldr	r3, [r3, #28]
 800357a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800357e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	495c      	ldr	r1, [pc, #368]	@ (80036f8 <HAL_I2C_Init+0x274>)
 8003588:	428b      	cmp	r3, r1
 800358a:	d819      	bhi.n	80035c0 <HAL_I2C_Init+0x13c>
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	1e59      	subs	r1, r3, #1
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	fbb1 f3f3 	udiv	r3, r1, r3
 800359a:	1c59      	adds	r1, r3, #1
 800359c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80035a0:	400b      	ands	r3, r1
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d00a      	beq.n	80035bc <HAL_I2C_Init+0x138>
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	1e59      	subs	r1, r3, #1
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	005b      	lsls	r3, r3, #1
 80035b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80035b4:	3301      	adds	r3, #1
 80035b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035ba:	e051      	b.n	8003660 <HAL_I2C_Init+0x1dc>
 80035bc:	2304      	movs	r3, #4
 80035be:	e04f      	b.n	8003660 <HAL_I2C_Init+0x1dc>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d111      	bne.n	80035ec <HAL_I2C_Init+0x168>
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	1e58      	subs	r0, r3, #1
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6859      	ldr	r1, [r3, #4]
 80035d0:	460b      	mov	r3, r1
 80035d2:	005b      	lsls	r3, r3, #1
 80035d4:	440b      	add	r3, r1
 80035d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80035da:	3301      	adds	r3, #1
 80035dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	bf0c      	ite	eq
 80035e4:	2301      	moveq	r3, #1
 80035e6:	2300      	movne	r3, #0
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	e012      	b.n	8003612 <HAL_I2C_Init+0x18e>
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	1e58      	subs	r0, r3, #1
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6859      	ldr	r1, [r3, #4]
 80035f4:	460b      	mov	r3, r1
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	440b      	add	r3, r1
 80035fa:	0099      	lsls	r1, r3, #2
 80035fc:	440b      	add	r3, r1
 80035fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003602:	3301      	adds	r3, #1
 8003604:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003608:	2b00      	cmp	r3, #0
 800360a:	bf0c      	ite	eq
 800360c:	2301      	moveq	r3, #1
 800360e:	2300      	movne	r3, #0
 8003610:	b2db      	uxtb	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d001      	beq.n	800361a <HAL_I2C_Init+0x196>
 8003616:	2301      	movs	r3, #1
 8003618:	e022      	b.n	8003660 <HAL_I2C_Init+0x1dc>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d10e      	bne.n	8003640 <HAL_I2C_Init+0x1bc>
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	1e58      	subs	r0, r3, #1
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6859      	ldr	r1, [r3, #4]
 800362a:	460b      	mov	r3, r1
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	440b      	add	r3, r1
 8003630:	fbb0 f3f3 	udiv	r3, r0, r3
 8003634:	3301      	adds	r3, #1
 8003636:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800363a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800363e:	e00f      	b.n	8003660 <HAL_I2C_Init+0x1dc>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	1e58      	subs	r0, r3, #1
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6859      	ldr	r1, [r3, #4]
 8003648:	460b      	mov	r3, r1
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	440b      	add	r3, r1
 800364e:	0099      	lsls	r1, r3, #2
 8003650:	440b      	add	r3, r1
 8003652:	fbb0 f3f3 	udiv	r3, r0, r3
 8003656:	3301      	adds	r3, #1
 8003658:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800365c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003660:	6879      	ldr	r1, [r7, #4]
 8003662:	6809      	ldr	r1, [r1, #0]
 8003664:	4313      	orrs	r3, r2
 8003666:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	69da      	ldr	r2, [r3, #28]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a1b      	ldr	r3, [r3, #32]
 800367a:	431a      	orrs	r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	430a      	orrs	r2, r1
 8003682:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800368e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	6911      	ldr	r1, [r2, #16]
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	68d2      	ldr	r2, [r2, #12]
 800369a:	4311      	orrs	r1, r2
 800369c:	687a      	ldr	r2, [r7, #4]
 800369e:	6812      	ldr	r2, [r2, #0]
 80036a0:	430b      	orrs	r3, r1
 80036a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	695a      	ldr	r2, [r3, #20]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	699b      	ldr	r3, [r3, #24]
 80036b6:	431a      	orrs	r2, r3
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	430a      	orrs	r2, r1
 80036be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f042 0201 	orr.w	r2, r2, #1
 80036ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2220      	movs	r2, #32
 80036da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3710      	adds	r7, #16
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	000186a0 	.word	0x000186a0
 80036fc:	001e847f 	.word	0x001e847f
 8003700:	003d08ff 	.word	0x003d08ff
 8003704:	431bde83 	.word	0x431bde83
 8003708:	10624dd3 	.word	0x10624dd3

0800370c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b088      	sub	sp, #32
 8003710:	af02      	add	r7, sp, #8
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	607a      	str	r2, [r7, #4]
 8003716:	461a      	mov	r2, r3
 8003718:	460b      	mov	r3, r1
 800371a:	817b      	strh	r3, [r7, #10]
 800371c:	4613      	mov	r3, r2
 800371e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003720:	f7fe fe18 	bl	8002354 <HAL_GetTick>
 8003724:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800372c:	b2db      	uxtb	r3, r3
 800372e:	2b20      	cmp	r3, #32
 8003730:	f040 80e0 	bne.w	80038f4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	9300      	str	r3, [sp, #0]
 8003738:	2319      	movs	r3, #25
 800373a:	2201      	movs	r2, #1
 800373c:	4970      	ldr	r1, [pc, #448]	@ (8003900 <HAL_I2C_Master_Transmit+0x1f4>)
 800373e:	68f8      	ldr	r0, [r7, #12]
 8003740:	f000 f964 	bl	8003a0c <I2C_WaitOnFlagUntilTimeout>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800374a:	2302      	movs	r3, #2
 800374c:	e0d3      	b.n	80038f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003754:	2b01      	cmp	r3, #1
 8003756:	d101      	bne.n	800375c <HAL_I2C_Master_Transmit+0x50>
 8003758:	2302      	movs	r3, #2
 800375a:	e0cc      	b.n	80038f6 <HAL_I2C_Master_Transmit+0x1ea>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b01      	cmp	r3, #1
 8003770:	d007      	beq.n	8003782 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f042 0201 	orr.w	r2, r2, #1
 8003780:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003790:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2221      	movs	r2, #33	@ 0x21
 8003796:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2210      	movs	r2, #16
 800379e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	893a      	ldrh	r2, [r7, #8]
 80037b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037b8:	b29a      	uxth	r2, r3
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	4a50      	ldr	r2, [pc, #320]	@ (8003904 <HAL_I2C_Master_Transmit+0x1f8>)
 80037c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80037c4:	8979      	ldrh	r1, [r7, #10]
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	6a3a      	ldr	r2, [r7, #32]
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f000 f89c 	bl	8003908 <I2C_MasterRequestWrite>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e08d      	b.n	80038f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037da:	2300      	movs	r3, #0
 80037dc:	613b      	str	r3, [r7, #16]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	695b      	ldr	r3, [r3, #20]
 80037e4:	613b      	str	r3, [r7, #16]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	699b      	ldr	r3, [r3, #24]
 80037ec:	613b      	str	r3, [r7, #16]
 80037ee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80037f0:	e066      	b.n	80038c0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037f2:	697a      	ldr	r2, [r7, #20]
 80037f4:	6a39      	ldr	r1, [r7, #32]
 80037f6:	68f8      	ldr	r0, [r7, #12]
 80037f8:	f000 fa22 	bl	8003c40 <I2C_WaitOnTXEFlagUntilTimeout>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00d      	beq.n	800381e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003806:	2b04      	cmp	r3, #4
 8003808:	d107      	bne.n	800381a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003818:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e06b      	b.n	80038f6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003822:	781a      	ldrb	r2, [r3, #0]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382e:	1c5a      	adds	r2, r3, #1
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003838:	b29b      	uxth	r3, r3
 800383a:	3b01      	subs	r3, #1
 800383c:	b29a      	uxth	r2, r3
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003846:	3b01      	subs	r3, #1
 8003848:	b29a      	uxth	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	695b      	ldr	r3, [r3, #20]
 8003854:	f003 0304 	and.w	r3, r3, #4
 8003858:	2b04      	cmp	r3, #4
 800385a:	d11b      	bne.n	8003894 <HAL_I2C_Master_Transmit+0x188>
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003860:	2b00      	cmp	r3, #0
 8003862:	d017      	beq.n	8003894 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003868:	781a      	ldrb	r2, [r3, #0]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003874:	1c5a      	adds	r2, r3, #1
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800387e:	b29b      	uxth	r3, r3
 8003880:	3b01      	subs	r3, #1
 8003882:	b29a      	uxth	r2, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800388c:	3b01      	subs	r3, #1
 800388e:	b29a      	uxth	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003894:	697a      	ldr	r2, [r7, #20]
 8003896:	6a39      	ldr	r1, [r7, #32]
 8003898:	68f8      	ldr	r0, [r7, #12]
 800389a:	f000 fa19 	bl	8003cd0 <I2C_WaitOnBTFFlagUntilTimeout>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d00d      	beq.n	80038c0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a8:	2b04      	cmp	r3, #4
 80038aa:	d107      	bne.n	80038bc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038ba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e01a      	b.n	80038f6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d194      	bne.n	80037f2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2220      	movs	r2, #32
 80038dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80038f0:	2300      	movs	r3, #0
 80038f2:	e000      	b.n	80038f6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80038f4:	2302      	movs	r3, #2
  }
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3718      	adds	r7, #24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	00100002 	.word	0x00100002
 8003904:	ffff0000 	.word	0xffff0000

08003908 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b088      	sub	sp, #32
 800390c:	af02      	add	r7, sp, #8
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	607a      	str	r2, [r7, #4]
 8003912:	603b      	str	r3, [r7, #0]
 8003914:	460b      	mov	r3, r1
 8003916:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	2b08      	cmp	r3, #8
 8003922:	d006      	beq.n	8003932 <I2C_MasterRequestWrite+0x2a>
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d003      	beq.n	8003932 <I2C_MasterRequestWrite+0x2a>
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003930:	d108      	bne.n	8003944 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003940:	601a      	str	r2, [r3, #0]
 8003942:	e00b      	b.n	800395c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003948:	2b12      	cmp	r3, #18
 800394a:	d107      	bne.n	800395c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800395a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	9300      	str	r3, [sp, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003968:	68f8      	ldr	r0, [r7, #12]
 800396a:	f000 f84f 	bl	8003a0c <I2C_WaitOnFlagUntilTimeout>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00d      	beq.n	8003990 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800397e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003982:	d103      	bne.n	800398c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800398a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800398c:	2303      	movs	r3, #3
 800398e:	e035      	b.n	80039fc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003998:	d108      	bne.n	80039ac <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800399a:	897b      	ldrh	r3, [r7, #10]
 800399c:	b2db      	uxtb	r3, r3
 800399e:	461a      	mov	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80039a8:	611a      	str	r2, [r3, #16]
 80039aa:	e01b      	b.n	80039e4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80039ac:	897b      	ldrh	r3, [r7, #10]
 80039ae:	11db      	asrs	r3, r3, #7
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	f003 0306 	and.w	r3, r3, #6
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	f063 030f 	orn	r3, r3, #15
 80039bc:	b2da      	uxtb	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	490e      	ldr	r1, [pc, #56]	@ (8003a04 <I2C_MasterRequestWrite+0xfc>)
 80039ca:	68f8      	ldr	r0, [r7, #12]
 80039cc:	f000 f898 	bl	8003b00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e010      	b.n	80039fc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80039da:	897b      	ldrh	r3, [r7, #10]
 80039dc:	b2da      	uxtb	r2, r3
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	4907      	ldr	r1, [pc, #28]	@ (8003a08 <I2C_MasterRequestWrite+0x100>)
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 f888 	bl	8003b00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d001      	beq.n	80039fa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e000      	b.n	80039fc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80039fa:	2300      	movs	r3, #0
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3718      	adds	r7, #24
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	00010008 	.word	0x00010008
 8003a08:	00010002 	.word	0x00010002

08003a0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	603b      	str	r3, [r7, #0]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a1c:	e048      	b.n	8003ab0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a24:	d044      	beq.n	8003ab0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a26:	f7fe fc95 	bl	8002354 <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	683a      	ldr	r2, [r7, #0]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d302      	bcc.n	8003a3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d139      	bne.n	8003ab0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	0c1b      	lsrs	r3, r3, #16
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d10d      	bne.n	8003a62 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	43da      	mvns	r2, r3
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	4013      	ands	r3, r2
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	bf0c      	ite	eq
 8003a58:	2301      	moveq	r3, #1
 8003a5a:	2300      	movne	r3, #0
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	461a      	mov	r2, r3
 8003a60:	e00c      	b.n	8003a7c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	699b      	ldr	r3, [r3, #24]
 8003a68:	43da      	mvns	r2, r3
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	bf0c      	ite	eq
 8003a74:	2301      	moveq	r3, #1
 8003a76:	2300      	movne	r3, #0
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	79fb      	ldrb	r3, [r7, #7]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d116      	bne.n	8003ab0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2200      	movs	r2, #0
 8003a86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2220      	movs	r2, #32
 8003a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9c:	f043 0220 	orr.w	r2, r3, #32
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e023      	b.n	8003af8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	0c1b      	lsrs	r3, r3, #16
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d10d      	bne.n	8003ad6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	695b      	ldr	r3, [r3, #20]
 8003ac0:	43da      	mvns	r2, r3
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	bf0c      	ite	eq
 8003acc:	2301      	moveq	r3, #1
 8003ace:	2300      	movne	r3, #0
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	e00c      	b.n	8003af0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	699b      	ldr	r3, [r3, #24]
 8003adc:	43da      	mvns	r2, r3
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	bf0c      	ite	eq
 8003ae8:	2301      	moveq	r3, #1
 8003aea:	2300      	movne	r3, #0
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	461a      	mov	r2, r3
 8003af0:	79fb      	ldrb	r3, [r7, #7]
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d093      	beq.n	8003a1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003af6:	2300      	movs	r3, #0
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3710      	adds	r7, #16
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b084      	sub	sp, #16
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	607a      	str	r2, [r7, #4]
 8003b0c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b0e:	e071      	b.n	8003bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b1e:	d123      	bne.n	8003b68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b2e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2220      	movs	r2, #32
 8003b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b54:	f043 0204 	orr.w	r2, r3, #4
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e067      	b.n	8003c38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b6e:	d041      	beq.n	8003bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b70:	f7fe fbf0 	bl	8002354 <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d302      	bcc.n	8003b86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d136      	bne.n	8003bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	0c1b      	lsrs	r3, r3, #16
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d10c      	bne.n	8003baa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	695b      	ldr	r3, [r3, #20]
 8003b96:	43da      	mvns	r2, r3
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	bf14      	ite	ne
 8003ba2:	2301      	movne	r3, #1
 8003ba4:	2300      	moveq	r3, #0
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	e00b      	b.n	8003bc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	43da      	mvns	r2, r3
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	bf14      	ite	ne
 8003bbc:	2301      	movne	r3, #1
 8003bbe:	2300      	moveq	r3, #0
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d016      	beq.n	8003bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2220      	movs	r2, #32
 8003bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be0:	f043 0220 	orr.w	r2, r3, #32
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e021      	b.n	8003c38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	0c1b      	lsrs	r3, r3, #16
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d10c      	bne.n	8003c18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	695b      	ldr	r3, [r3, #20]
 8003c04:	43da      	mvns	r2, r3
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	4013      	ands	r3, r2
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	bf14      	ite	ne
 8003c10:	2301      	movne	r3, #1
 8003c12:	2300      	moveq	r3, #0
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	e00b      	b.n	8003c30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	43da      	mvns	r2, r3
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	4013      	ands	r3, r2
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	bf14      	ite	ne
 8003c2a:	2301      	movne	r3, #1
 8003c2c:	2300      	moveq	r3, #0
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	f47f af6d 	bne.w	8003b10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3710      	adds	r7, #16
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b084      	sub	sp, #16
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c4c:	e034      	b.n	8003cb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c4e:	68f8      	ldr	r0, [r7, #12]
 8003c50:	f000 f886 	bl	8003d60 <I2C_IsAcknowledgeFailed>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d001      	beq.n	8003c5e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e034      	b.n	8003cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c64:	d028      	beq.n	8003cb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c66:	f7fe fb75 	bl	8002354 <HAL_GetTick>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	68ba      	ldr	r2, [r7, #8]
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d302      	bcc.n	8003c7c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d11d      	bne.n	8003cb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c86:	2b80      	cmp	r3, #128	@ 0x80
 8003c88:	d016      	beq.n	8003cb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2220      	movs	r2, #32
 8003c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca4:	f043 0220 	orr.w	r2, r3, #32
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e007      	b.n	8003cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	695b      	ldr	r3, [r3, #20]
 8003cbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cc2:	2b80      	cmp	r3, #128	@ 0x80
 8003cc4:	d1c3      	bne.n	8003c4e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3710      	adds	r7, #16
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003cdc:	e034      	b.n	8003d48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cde:	68f8      	ldr	r0, [r7, #12]
 8003ce0:	f000 f83e 	bl	8003d60 <I2C_IsAcknowledgeFailed>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d001      	beq.n	8003cee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e034      	b.n	8003d58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cf4:	d028      	beq.n	8003d48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cf6:	f7fe fb2d 	bl	8002354 <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	68ba      	ldr	r2, [r7, #8]
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d302      	bcc.n	8003d0c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d11d      	bne.n	8003d48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	695b      	ldr	r3, [r3, #20]
 8003d12:	f003 0304 	and.w	r3, r3, #4
 8003d16:	2b04      	cmp	r3, #4
 8003d18:	d016      	beq.n	8003d48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2220      	movs	r2, #32
 8003d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d34:	f043 0220 	orr.w	r2, r3, #32
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e007      	b.n	8003d58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	f003 0304 	and.w	r3, r3, #4
 8003d52:	2b04      	cmp	r3, #4
 8003d54:	d1c3      	bne.n	8003cde <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d56:	2300      	movs	r3, #0
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3710      	adds	r7, #16
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d76:	d11b      	bne.n	8003db0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d80:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2200      	movs	r2, #0
 8003d86:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d9c:	f043 0204 	orr.w	r2, r3, #4
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e000      	b.n	8003db2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	370c      	adds	r7, #12
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
	...

08003dc0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b086      	sub	sp, #24
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d101      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e267      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0301 	and.w	r3, r3, #1
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d075      	beq.n	8003eca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003dde:	4b88      	ldr	r3, [pc, #544]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	f003 030c 	and.w	r3, r3, #12
 8003de6:	2b04      	cmp	r3, #4
 8003de8:	d00c      	beq.n	8003e04 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dea:	4b85      	ldr	r3, [pc, #532]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003df2:	2b08      	cmp	r3, #8
 8003df4:	d112      	bne.n	8003e1c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003df6:	4b82      	ldr	r3, [pc, #520]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dfe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e02:	d10b      	bne.n	8003e1c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e04:	4b7e      	ldr	r3, [pc, #504]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d05b      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x108>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d157      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e242      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e24:	d106      	bne.n	8003e34 <HAL_RCC_OscConfig+0x74>
 8003e26:	4b76      	ldr	r3, [pc, #472]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a75      	ldr	r2, [pc, #468]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003e2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e30:	6013      	str	r3, [r2, #0]
 8003e32:	e01d      	b.n	8003e70 <HAL_RCC_OscConfig+0xb0>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e3c:	d10c      	bne.n	8003e58 <HAL_RCC_OscConfig+0x98>
 8003e3e:	4b70      	ldr	r3, [pc, #448]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a6f      	ldr	r2, [pc, #444]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003e44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e48:	6013      	str	r3, [r2, #0]
 8003e4a:	4b6d      	ldr	r3, [pc, #436]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a6c      	ldr	r2, [pc, #432]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003e50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e54:	6013      	str	r3, [r2, #0]
 8003e56:	e00b      	b.n	8003e70 <HAL_RCC_OscConfig+0xb0>
 8003e58:	4b69      	ldr	r3, [pc, #420]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a68      	ldr	r2, [pc, #416]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003e5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e62:	6013      	str	r3, [r2, #0]
 8003e64:	4b66      	ldr	r3, [pc, #408]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a65      	ldr	r2, [pc, #404]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003e6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d013      	beq.n	8003ea0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e78:	f7fe fa6c 	bl	8002354 <HAL_GetTick>
 8003e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e7e:	e008      	b.n	8003e92 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e80:	f7fe fa68 	bl	8002354 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	2b64      	cmp	r3, #100	@ 0x64
 8003e8c:	d901      	bls.n	8003e92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e207      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e92:	4b5b      	ldr	r3, [pc, #364]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d0f0      	beq.n	8003e80 <HAL_RCC_OscConfig+0xc0>
 8003e9e:	e014      	b.n	8003eca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea0:	f7fe fa58 	bl	8002354 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ea8:	f7fe fa54 	bl	8002354 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b64      	cmp	r3, #100	@ 0x64
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e1f3      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003eba:	4b51      	ldr	r3, [pc, #324]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d1f0      	bne.n	8003ea8 <HAL_RCC_OscConfig+0xe8>
 8003ec6:	e000      	b.n	8003eca <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ec8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d063      	beq.n	8003f9e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003ed6:	4b4a      	ldr	r3, [pc, #296]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	f003 030c 	and.w	r3, r3, #12
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00b      	beq.n	8003efa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ee2:	4b47      	ldr	r3, [pc, #284]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003eea:	2b08      	cmp	r3, #8
 8003eec:	d11c      	bne.n	8003f28 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003eee:	4b44      	ldr	r3, [pc, #272]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d116      	bne.n	8003f28 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003efa:	4b41      	ldr	r3, [pc, #260]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d005      	beq.n	8003f12 <HAL_RCC_OscConfig+0x152>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	68db      	ldr	r3, [r3, #12]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d001      	beq.n	8003f12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e1c7      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f12:	4b3b      	ldr	r3, [pc, #236]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	00db      	lsls	r3, r3, #3
 8003f20:	4937      	ldr	r1, [pc, #220]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003f22:	4313      	orrs	r3, r2
 8003f24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f26:	e03a      	b.n	8003f9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d020      	beq.n	8003f72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f30:	4b34      	ldr	r3, [pc, #208]	@ (8004004 <HAL_RCC_OscConfig+0x244>)
 8003f32:	2201      	movs	r2, #1
 8003f34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f36:	f7fe fa0d 	bl	8002354 <HAL_GetTick>
 8003f3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f3c:	e008      	b.n	8003f50 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f3e:	f7fe fa09 	bl	8002354 <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d901      	bls.n	8003f50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e1a8      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f50:	4b2b      	ldr	r3, [pc, #172]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0302 	and.w	r3, r3, #2
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d0f0      	beq.n	8003f3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f5c:	4b28      	ldr	r3, [pc, #160]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	00db      	lsls	r3, r3, #3
 8003f6a:	4925      	ldr	r1, [pc, #148]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	600b      	str	r3, [r1, #0]
 8003f70:	e015      	b.n	8003f9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f72:	4b24      	ldr	r3, [pc, #144]	@ (8004004 <HAL_RCC_OscConfig+0x244>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f78:	f7fe f9ec 	bl	8002354 <HAL_GetTick>
 8003f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f7e:	e008      	b.n	8003f92 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f80:	f7fe f9e8 	bl	8002354 <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d901      	bls.n	8003f92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e187      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f92:	4b1b      	ldr	r3, [pc, #108]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1f0      	bne.n	8003f80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0308 	and.w	r3, r3, #8
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d036      	beq.n	8004018 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d016      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fb2:	4b15      	ldr	r3, [pc, #84]	@ (8004008 <HAL_RCC_OscConfig+0x248>)
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fb8:	f7fe f9cc 	bl	8002354 <HAL_GetTick>
 8003fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fbe:	e008      	b.n	8003fd2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fc0:	f7fe f9c8 	bl	8002354 <HAL_GetTick>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d901      	bls.n	8003fd2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e167      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8004000 <HAL_RCC_OscConfig+0x240>)
 8003fd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d0f0      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x200>
 8003fde:	e01b      	b.n	8004018 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fe0:	4b09      	ldr	r3, [pc, #36]	@ (8004008 <HAL_RCC_OscConfig+0x248>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fe6:	f7fe f9b5 	bl	8002354 <HAL_GetTick>
 8003fea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fec:	e00e      	b.n	800400c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fee:	f7fe f9b1 	bl	8002354 <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d907      	bls.n	800400c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e150      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
 8004000:	40023800 	.word	0x40023800
 8004004:	42470000 	.word	0x42470000
 8004008:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800400c:	4b88      	ldr	r3, [pc, #544]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 800400e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004010:	f003 0302 	and.w	r3, r3, #2
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1ea      	bne.n	8003fee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0304 	and.w	r3, r3, #4
 8004020:	2b00      	cmp	r3, #0
 8004022:	f000 8097 	beq.w	8004154 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004026:	2300      	movs	r3, #0
 8004028:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800402a:	4b81      	ldr	r3, [pc, #516]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 800402c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800402e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d10f      	bne.n	8004056 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004036:	2300      	movs	r3, #0
 8004038:	60bb      	str	r3, [r7, #8]
 800403a:	4b7d      	ldr	r3, [pc, #500]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 800403c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800403e:	4a7c      	ldr	r2, [pc, #496]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 8004040:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004044:	6413      	str	r3, [r2, #64]	@ 0x40
 8004046:	4b7a      	ldr	r3, [pc, #488]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 8004048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800404e:	60bb      	str	r3, [r7, #8]
 8004050:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004052:	2301      	movs	r3, #1
 8004054:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004056:	4b77      	ldr	r3, [pc, #476]	@ (8004234 <HAL_RCC_OscConfig+0x474>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800405e:	2b00      	cmp	r3, #0
 8004060:	d118      	bne.n	8004094 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004062:	4b74      	ldr	r3, [pc, #464]	@ (8004234 <HAL_RCC_OscConfig+0x474>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a73      	ldr	r2, [pc, #460]	@ (8004234 <HAL_RCC_OscConfig+0x474>)
 8004068:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800406c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800406e:	f7fe f971 	bl	8002354 <HAL_GetTick>
 8004072:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004074:	e008      	b.n	8004088 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004076:	f7fe f96d 	bl	8002354 <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d901      	bls.n	8004088 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e10c      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004088:	4b6a      	ldr	r3, [pc, #424]	@ (8004234 <HAL_RCC_OscConfig+0x474>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004090:	2b00      	cmp	r3, #0
 8004092:	d0f0      	beq.n	8004076 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	2b01      	cmp	r3, #1
 800409a:	d106      	bne.n	80040aa <HAL_RCC_OscConfig+0x2ea>
 800409c:	4b64      	ldr	r3, [pc, #400]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 800409e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040a0:	4a63      	ldr	r2, [pc, #396]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 80040a2:	f043 0301 	orr.w	r3, r3, #1
 80040a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80040a8:	e01c      	b.n	80040e4 <HAL_RCC_OscConfig+0x324>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	2b05      	cmp	r3, #5
 80040b0:	d10c      	bne.n	80040cc <HAL_RCC_OscConfig+0x30c>
 80040b2:	4b5f      	ldr	r3, [pc, #380]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 80040b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040b6:	4a5e      	ldr	r2, [pc, #376]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 80040b8:	f043 0304 	orr.w	r3, r3, #4
 80040bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80040be:	4b5c      	ldr	r3, [pc, #368]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 80040c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040c2:	4a5b      	ldr	r2, [pc, #364]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 80040c4:	f043 0301 	orr.w	r3, r3, #1
 80040c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80040ca:	e00b      	b.n	80040e4 <HAL_RCC_OscConfig+0x324>
 80040cc:	4b58      	ldr	r3, [pc, #352]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 80040ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040d0:	4a57      	ldr	r2, [pc, #348]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 80040d2:	f023 0301 	bic.w	r3, r3, #1
 80040d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80040d8:	4b55      	ldr	r3, [pc, #340]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 80040da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040dc:	4a54      	ldr	r2, [pc, #336]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 80040de:	f023 0304 	bic.w	r3, r3, #4
 80040e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d015      	beq.n	8004118 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ec:	f7fe f932 	bl	8002354 <HAL_GetTick>
 80040f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f2:	e00a      	b.n	800410a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040f4:	f7fe f92e 	bl	8002354 <HAL_GetTick>
 80040f8:	4602      	mov	r2, r0
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004102:	4293      	cmp	r3, r2
 8004104:	d901      	bls.n	800410a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e0cb      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800410a:	4b49      	ldr	r3, [pc, #292]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 800410c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b00      	cmp	r3, #0
 8004114:	d0ee      	beq.n	80040f4 <HAL_RCC_OscConfig+0x334>
 8004116:	e014      	b.n	8004142 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004118:	f7fe f91c 	bl	8002354 <HAL_GetTick>
 800411c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800411e:	e00a      	b.n	8004136 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004120:	f7fe f918 	bl	8002354 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800412e:	4293      	cmp	r3, r2
 8004130:	d901      	bls.n	8004136 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e0b5      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004136:	4b3e      	ldr	r3, [pc, #248]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 8004138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800413a:	f003 0302 	and.w	r3, r3, #2
 800413e:	2b00      	cmp	r3, #0
 8004140:	d1ee      	bne.n	8004120 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004142:	7dfb      	ldrb	r3, [r7, #23]
 8004144:	2b01      	cmp	r3, #1
 8004146:	d105      	bne.n	8004154 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004148:	4b39      	ldr	r3, [pc, #228]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 800414a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414c:	4a38      	ldr	r2, [pc, #224]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 800414e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004152:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	2b00      	cmp	r3, #0
 800415a:	f000 80a1 	beq.w	80042a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800415e:	4b34      	ldr	r3, [pc, #208]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f003 030c 	and.w	r3, r3, #12
 8004166:	2b08      	cmp	r3, #8
 8004168:	d05c      	beq.n	8004224 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	2b02      	cmp	r3, #2
 8004170:	d141      	bne.n	80041f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004172:	4b31      	ldr	r3, [pc, #196]	@ (8004238 <HAL_RCC_OscConfig+0x478>)
 8004174:	2200      	movs	r2, #0
 8004176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004178:	f7fe f8ec 	bl	8002354 <HAL_GetTick>
 800417c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800417e:	e008      	b.n	8004192 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004180:	f7fe f8e8 	bl	8002354 <HAL_GetTick>
 8004184:	4602      	mov	r2, r0
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	1ad3      	subs	r3, r2, r3
 800418a:	2b02      	cmp	r3, #2
 800418c:	d901      	bls.n	8004192 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e087      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004192:	4b27      	ldr	r3, [pc, #156]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800419a:	2b00      	cmp	r3, #0
 800419c:	d1f0      	bne.n	8004180 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	69da      	ldr	r2, [r3, #28]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a1b      	ldr	r3, [r3, #32]
 80041a6:	431a      	orrs	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ac:	019b      	lsls	r3, r3, #6
 80041ae:	431a      	orrs	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b4:	085b      	lsrs	r3, r3, #1
 80041b6:	3b01      	subs	r3, #1
 80041b8:	041b      	lsls	r3, r3, #16
 80041ba:	431a      	orrs	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c0:	061b      	lsls	r3, r3, #24
 80041c2:	491b      	ldr	r1, [pc, #108]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004238 <HAL_RCC_OscConfig+0x478>)
 80041ca:	2201      	movs	r2, #1
 80041cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ce:	f7fe f8c1 	bl	8002354 <HAL_GetTick>
 80041d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041d4:	e008      	b.n	80041e8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041d6:	f7fe f8bd 	bl	8002354 <HAL_GetTick>
 80041da:	4602      	mov	r2, r0
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	1ad3      	subs	r3, r2, r3
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d901      	bls.n	80041e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e05c      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041e8:	4b11      	ldr	r3, [pc, #68]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d0f0      	beq.n	80041d6 <HAL_RCC_OscConfig+0x416>
 80041f4:	e054      	b.n	80042a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041f6:	4b10      	ldr	r3, [pc, #64]	@ (8004238 <HAL_RCC_OscConfig+0x478>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041fc:	f7fe f8aa 	bl	8002354 <HAL_GetTick>
 8004200:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004202:	e008      	b.n	8004216 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004204:	f7fe f8a6 	bl	8002354 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	2b02      	cmp	r3, #2
 8004210:	d901      	bls.n	8004216 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	e045      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004216:	4b06      	ldr	r3, [pc, #24]	@ (8004230 <HAL_RCC_OscConfig+0x470>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d1f0      	bne.n	8004204 <HAL_RCC_OscConfig+0x444>
 8004222:	e03d      	b.n	80042a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d107      	bne.n	800423c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e038      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
 8004230:	40023800 	.word	0x40023800
 8004234:	40007000 	.word	0x40007000
 8004238:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800423c:	4b1b      	ldr	r3, [pc, #108]	@ (80042ac <HAL_RCC_OscConfig+0x4ec>)
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d028      	beq.n	800429c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004254:	429a      	cmp	r2, r3
 8004256:	d121      	bne.n	800429c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004262:	429a      	cmp	r2, r3
 8004264:	d11a      	bne.n	800429c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800426c:	4013      	ands	r3, r2
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004272:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004274:	4293      	cmp	r3, r2
 8004276:	d111      	bne.n	800429c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004282:	085b      	lsrs	r3, r3, #1
 8004284:	3b01      	subs	r3, #1
 8004286:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004288:	429a      	cmp	r2, r3
 800428a:	d107      	bne.n	800429c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004296:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004298:	429a      	cmp	r2, r3
 800429a:	d001      	beq.n	80042a0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e000      	b.n	80042a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3718      	adds	r7, #24
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	40023800 	.word	0x40023800

080042b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d101      	bne.n	80042c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e0cc      	b.n	800445e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042c4:	4b68      	ldr	r3, [pc, #416]	@ (8004468 <HAL_RCC_ClockConfig+0x1b8>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0307 	and.w	r3, r3, #7
 80042cc:	683a      	ldr	r2, [r7, #0]
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d90c      	bls.n	80042ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042d2:	4b65      	ldr	r3, [pc, #404]	@ (8004468 <HAL_RCC_ClockConfig+0x1b8>)
 80042d4:	683a      	ldr	r2, [r7, #0]
 80042d6:	b2d2      	uxtb	r2, r2
 80042d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042da:	4b63      	ldr	r3, [pc, #396]	@ (8004468 <HAL_RCC_ClockConfig+0x1b8>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0307 	and.w	r3, r3, #7
 80042e2:	683a      	ldr	r2, [r7, #0]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d001      	beq.n	80042ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e0b8      	b.n	800445e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0302 	and.w	r3, r3, #2
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d020      	beq.n	800433a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0304 	and.w	r3, r3, #4
 8004300:	2b00      	cmp	r3, #0
 8004302:	d005      	beq.n	8004310 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004304:	4b59      	ldr	r3, [pc, #356]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	4a58      	ldr	r2, [pc, #352]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 800430a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800430e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0308 	and.w	r3, r3, #8
 8004318:	2b00      	cmp	r3, #0
 800431a:	d005      	beq.n	8004328 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800431c:	4b53      	ldr	r3, [pc, #332]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	4a52      	ldr	r2, [pc, #328]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 8004322:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004326:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004328:	4b50      	ldr	r3, [pc, #320]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	494d      	ldr	r1, [pc, #308]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 8004336:	4313      	orrs	r3, r2
 8004338:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0301 	and.w	r3, r3, #1
 8004342:	2b00      	cmp	r3, #0
 8004344:	d044      	beq.n	80043d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	2b01      	cmp	r3, #1
 800434c:	d107      	bne.n	800435e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800434e:	4b47      	ldr	r3, [pc, #284]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d119      	bne.n	800438e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e07f      	b.n	800445e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	2b02      	cmp	r3, #2
 8004364:	d003      	beq.n	800436e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800436a:	2b03      	cmp	r3, #3
 800436c:	d107      	bne.n	800437e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800436e:	4b3f      	ldr	r3, [pc, #252]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d109      	bne.n	800438e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e06f      	b.n	800445e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800437e:	4b3b      	ldr	r3, [pc, #236]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b00      	cmp	r3, #0
 8004388:	d101      	bne.n	800438e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e067      	b.n	800445e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800438e:	4b37      	ldr	r3, [pc, #220]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	f023 0203 	bic.w	r2, r3, #3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	4934      	ldr	r1, [pc, #208]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 800439c:	4313      	orrs	r3, r2
 800439e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043a0:	f7fd ffd8 	bl	8002354 <HAL_GetTick>
 80043a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043a6:	e00a      	b.n	80043be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043a8:	f7fd ffd4 	bl	8002354 <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e04f      	b.n	800445e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043be:	4b2b      	ldr	r3, [pc, #172]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f003 020c 	and.w	r2, r3, #12
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d1eb      	bne.n	80043a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043d0:	4b25      	ldr	r3, [pc, #148]	@ (8004468 <HAL_RCC_ClockConfig+0x1b8>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0307 	and.w	r3, r3, #7
 80043d8:	683a      	ldr	r2, [r7, #0]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d20c      	bcs.n	80043f8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043de:	4b22      	ldr	r3, [pc, #136]	@ (8004468 <HAL_RCC_ClockConfig+0x1b8>)
 80043e0:	683a      	ldr	r2, [r7, #0]
 80043e2:	b2d2      	uxtb	r2, r2
 80043e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043e6:	4b20      	ldr	r3, [pc, #128]	@ (8004468 <HAL_RCC_ClockConfig+0x1b8>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0307 	and.w	r3, r3, #7
 80043ee:	683a      	ldr	r2, [r7, #0]
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d001      	beq.n	80043f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e032      	b.n	800445e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 0304 	and.w	r3, r3, #4
 8004400:	2b00      	cmp	r3, #0
 8004402:	d008      	beq.n	8004416 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004404:	4b19      	ldr	r3, [pc, #100]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	4916      	ldr	r1, [pc, #88]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 8004412:	4313      	orrs	r3, r2
 8004414:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 0308 	and.w	r3, r3, #8
 800441e:	2b00      	cmp	r3, #0
 8004420:	d009      	beq.n	8004436 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004422:	4b12      	ldr	r3, [pc, #72]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	00db      	lsls	r3, r3, #3
 8004430:	490e      	ldr	r1, [pc, #56]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 8004432:	4313      	orrs	r3, r2
 8004434:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004436:	f000 f821 	bl	800447c <HAL_RCC_GetSysClockFreq>
 800443a:	4602      	mov	r2, r0
 800443c:	4b0b      	ldr	r3, [pc, #44]	@ (800446c <HAL_RCC_ClockConfig+0x1bc>)
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	091b      	lsrs	r3, r3, #4
 8004442:	f003 030f 	and.w	r3, r3, #15
 8004446:	490a      	ldr	r1, [pc, #40]	@ (8004470 <HAL_RCC_ClockConfig+0x1c0>)
 8004448:	5ccb      	ldrb	r3, [r1, r3]
 800444a:	fa22 f303 	lsr.w	r3, r2, r3
 800444e:	4a09      	ldr	r2, [pc, #36]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 8004450:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004452:	4b09      	ldr	r3, [pc, #36]	@ (8004478 <HAL_RCC_ClockConfig+0x1c8>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4618      	mov	r0, r3
 8004458:	f7fd ff38 	bl	80022cc <HAL_InitTick>

  return HAL_OK;
 800445c:	2300      	movs	r3, #0
}
 800445e:	4618      	mov	r0, r3
 8004460:	3710      	adds	r7, #16
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	40023c00 	.word	0x40023c00
 800446c:	40023800 	.word	0x40023800
 8004470:	08008284 	.word	0x08008284
 8004474:	2000001c 	.word	0x2000001c
 8004478:	20000020 	.word	0x20000020

0800447c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800447c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004480:	b094      	sub	sp, #80	@ 0x50
 8004482:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004484:	2300      	movs	r3, #0
 8004486:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004488:	2300      	movs	r3, #0
 800448a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800448c:	2300      	movs	r3, #0
 800448e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004490:	2300      	movs	r3, #0
 8004492:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004494:	4b79      	ldr	r3, [pc, #484]	@ (800467c <HAL_RCC_GetSysClockFreq+0x200>)
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	f003 030c 	and.w	r3, r3, #12
 800449c:	2b08      	cmp	r3, #8
 800449e:	d00d      	beq.n	80044bc <HAL_RCC_GetSysClockFreq+0x40>
 80044a0:	2b08      	cmp	r3, #8
 80044a2:	f200 80e1 	bhi.w	8004668 <HAL_RCC_GetSysClockFreq+0x1ec>
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d002      	beq.n	80044b0 <HAL_RCC_GetSysClockFreq+0x34>
 80044aa:	2b04      	cmp	r3, #4
 80044ac:	d003      	beq.n	80044b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80044ae:	e0db      	b.n	8004668 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80044b0:	4b73      	ldr	r3, [pc, #460]	@ (8004680 <HAL_RCC_GetSysClockFreq+0x204>)
 80044b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044b4:	e0db      	b.n	800466e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044b6:	4b73      	ldr	r3, [pc, #460]	@ (8004684 <HAL_RCC_GetSysClockFreq+0x208>)
 80044b8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044ba:	e0d8      	b.n	800466e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044bc:	4b6f      	ldr	r3, [pc, #444]	@ (800467c <HAL_RCC_GetSysClockFreq+0x200>)
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044c4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80044c6:	4b6d      	ldr	r3, [pc, #436]	@ (800467c <HAL_RCC_GetSysClockFreq+0x200>)
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d063      	beq.n	800459a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044d2:	4b6a      	ldr	r3, [pc, #424]	@ (800467c <HAL_RCC_GetSysClockFreq+0x200>)
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	099b      	lsrs	r3, r3, #6
 80044d8:	2200      	movs	r2, #0
 80044da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80044dc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80044de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80044e6:	2300      	movs	r3, #0
 80044e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80044ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80044ee:	4622      	mov	r2, r4
 80044f0:	462b      	mov	r3, r5
 80044f2:	f04f 0000 	mov.w	r0, #0
 80044f6:	f04f 0100 	mov.w	r1, #0
 80044fa:	0159      	lsls	r1, r3, #5
 80044fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004500:	0150      	lsls	r0, r2, #5
 8004502:	4602      	mov	r2, r0
 8004504:	460b      	mov	r3, r1
 8004506:	4621      	mov	r1, r4
 8004508:	1a51      	subs	r1, r2, r1
 800450a:	6139      	str	r1, [r7, #16]
 800450c:	4629      	mov	r1, r5
 800450e:	eb63 0301 	sbc.w	r3, r3, r1
 8004512:	617b      	str	r3, [r7, #20]
 8004514:	f04f 0200 	mov.w	r2, #0
 8004518:	f04f 0300 	mov.w	r3, #0
 800451c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004520:	4659      	mov	r1, fp
 8004522:	018b      	lsls	r3, r1, #6
 8004524:	4651      	mov	r1, sl
 8004526:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800452a:	4651      	mov	r1, sl
 800452c:	018a      	lsls	r2, r1, #6
 800452e:	4651      	mov	r1, sl
 8004530:	ebb2 0801 	subs.w	r8, r2, r1
 8004534:	4659      	mov	r1, fp
 8004536:	eb63 0901 	sbc.w	r9, r3, r1
 800453a:	f04f 0200 	mov.w	r2, #0
 800453e:	f04f 0300 	mov.w	r3, #0
 8004542:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004546:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800454a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800454e:	4690      	mov	r8, r2
 8004550:	4699      	mov	r9, r3
 8004552:	4623      	mov	r3, r4
 8004554:	eb18 0303 	adds.w	r3, r8, r3
 8004558:	60bb      	str	r3, [r7, #8]
 800455a:	462b      	mov	r3, r5
 800455c:	eb49 0303 	adc.w	r3, r9, r3
 8004560:	60fb      	str	r3, [r7, #12]
 8004562:	f04f 0200 	mov.w	r2, #0
 8004566:	f04f 0300 	mov.w	r3, #0
 800456a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800456e:	4629      	mov	r1, r5
 8004570:	024b      	lsls	r3, r1, #9
 8004572:	4621      	mov	r1, r4
 8004574:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004578:	4621      	mov	r1, r4
 800457a:	024a      	lsls	r2, r1, #9
 800457c:	4610      	mov	r0, r2
 800457e:	4619      	mov	r1, r3
 8004580:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004582:	2200      	movs	r2, #0
 8004584:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004586:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004588:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800458c:	f7fb fe90 	bl	80002b0 <__aeabi_uldivmod>
 8004590:	4602      	mov	r2, r0
 8004592:	460b      	mov	r3, r1
 8004594:	4613      	mov	r3, r2
 8004596:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004598:	e058      	b.n	800464c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800459a:	4b38      	ldr	r3, [pc, #224]	@ (800467c <HAL_RCC_GetSysClockFreq+0x200>)
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	099b      	lsrs	r3, r3, #6
 80045a0:	2200      	movs	r2, #0
 80045a2:	4618      	mov	r0, r3
 80045a4:	4611      	mov	r1, r2
 80045a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80045aa:	623b      	str	r3, [r7, #32]
 80045ac:	2300      	movs	r3, #0
 80045ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80045b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80045b4:	4642      	mov	r2, r8
 80045b6:	464b      	mov	r3, r9
 80045b8:	f04f 0000 	mov.w	r0, #0
 80045bc:	f04f 0100 	mov.w	r1, #0
 80045c0:	0159      	lsls	r1, r3, #5
 80045c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045c6:	0150      	lsls	r0, r2, #5
 80045c8:	4602      	mov	r2, r0
 80045ca:	460b      	mov	r3, r1
 80045cc:	4641      	mov	r1, r8
 80045ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80045d2:	4649      	mov	r1, r9
 80045d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80045d8:	f04f 0200 	mov.w	r2, #0
 80045dc:	f04f 0300 	mov.w	r3, #0
 80045e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80045e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80045e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80045ec:	ebb2 040a 	subs.w	r4, r2, sl
 80045f0:	eb63 050b 	sbc.w	r5, r3, fp
 80045f4:	f04f 0200 	mov.w	r2, #0
 80045f8:	f04f 0300 	mov.w	r3, #0
 80045fc:	00eb      	lsls	r3, r5, #3
 80045fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004602:	00e2      	lsls	r2, r4, #3
 8004604:	4614      	mov	r4, r2
 8004606:	461d      	mov	r5, r3
 8004608:	4643      	mov	r3, r8
 800460a:	18e3      	adds	r3, r4, r3
 800460c:	603b      	str	r3, [r7, #0]
 800460e:	464b      	mov	r3, r9
 8004610:	eb45 0303 	adc.w	r3, r5, r3
 8004614:	607b      	str	r3, [r7, #4]
 8004616:	f04f 0200 	mov.w	r2, #0
 800461a:	f04f 0300 	mov.w	r3, #0
 800461e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004622:	4629      	mov	r1, r5
 8004624:	028b      	lsls	r3, r1, #10
 8004626:	4621      	mov	r1, r4
 8004628:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800462c:	4621      	mov	r1, r4
 800462e:	028a      	lsls	r2, r1, #10
 8004630:	4610      	mov	r0, r2
 8004632:	4619      	mov	r1, r3
 8004634:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004636:	2200      	movs	r2, #0
 8004638:	61bb      	str	r3, [r7, #24]
 800463a:	61fa      	str	r2, [r7, #28]
 800463c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004640:	f7fb fe36 	bl	80002b0 <__aeabi_uldivmod>
 8004644:	4602      	mov	r2, r0
 8004646:	460b      	mov	r3, r1
 8004648:	4613      	mov	r3, r2
 800464a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800464c:	4b0b      	ldr	r3, [pc, #44]	@ (800467c <HAL_RCC_GetSysClockFreq+0x200>)
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	0c1b      	lsrs	r3, r3, #16
 8004652:	f003 0303 	and.w	r3, r3, #3
 8004656:	3301      	adds	r3, #1
 8004658:	005b      	lsls	r3, r3, #1
 800465a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800465c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800465e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004660:	fbb2 f3f3 	udiv	r3, r2, r3
 8004664:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004666:	e002      	b.n	800466e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004668:	4b05      	ldr	r3, [pc, #20]	@ (8004680 <HAL_RCC_GetSysClockFreq+0x204>)
 800466a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800466c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800466e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004670:	4618      	mov	r0, r3
 8004672:	3750      	adds	r7, #80	@ 0x50
 8004674:	46bd      	mov	sp, r7
 8004676:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800467a:	bf00      	nop
 800467c:	40023800 	.word	0x40023800
 8004680:	00f42400 	.word	0x00f42400
 8004684:	007a1200 	.word	0x007a1200

08004688 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004688:	b480      	push	{r7}
 800468a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800468c:	4b03      	ldr	r3, [pc, #12]	@ (800469c <HAL_RCC_GetHCLKFreq+0x14>)
 800468e:	681b      	ldr	r3, [r3, #0]
}
 8004690:	4618      	mov	r0, r3
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	2000001c 	.word	0x2000001c

080046a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80046a4:	f7ff fff0 	bl	8004688 <HAL_RCC_GetHCLKFreq>
 80046a8:	4602      	mov	r2, r0
 80046aa:	4b05      	ldr	r3, [pc, #20]	@ (80046c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	0a9b      	lsrs	r3, r3, #10
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	4903      	ldr	r1, [pc, #12]	@ (80046c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046b6:	5ccb      	ldrb	r3, [r1, r3]
 80046b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046bc:	4618      	mov	r0, r3
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	40023800 	.word	0x40023800
 80046c4:	08008294 	.word	0x08008294

080046c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80046cc:	f7ff ffdc 	bl	8004688 <HAL_RCC_GetHCLKFreq>
 80046d0:	4602      	mov	r2, r0
 80046d2:	4b05      	ldr	r3, [pc, #20]	@ (80046e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	0b5b      	lsrs	r3, r3, #13
 80046d8:	f003 0307 	and.w	r3, r3, #7
 80046dc:	4903      	ldr	r1, [pc, #12]	@ (80046ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80046de:	5ccb      	ldrb	r3, [r1, r3]
 80046e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	40023800 	.word	0x40023800
 80046ec:	08008294 	.word	0x08008294

080046f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b082      	sub	sp, #8
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d101      	bne.n	8004702 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e041      	b.n	8004786 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004708:	b2db      	uxtb	r3, r3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d106      	bne.n	800471c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f7fd fb2c 	bl	8001d74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2202      	movs	r2, #2
 8004720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	3304      	adds	r3, #4
 800472c:	4619      	mov	r1, r3
 800472e:	4610      	mov	r0, r2
 8004730:	f000 fc96 	bl	8005060 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3708      	adds	r7, #8
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
	...

08004790 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004790:	b480      	push	{r7}
 8004792:	b085      	sub	sp, #20
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d001      	beq.n	80047a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e03c      	b.n	8004822 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2202      	movs	r2, #2
 80047ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a1e      	ldr	r2, [pc, #120]	@ (8004830 <HAL_TIM_Base_Start+0xa0>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d018      	beq.n	80047ec <HAL_TIM_Base_Start+0x5c>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047c2:	d013      	beq.n	80047ec <HAL_TIM_Base_Start+0x5c>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a1a      	ldr	r2, [pc, #104]	@ (8004834 <HAL_TIM_Base_Start+0xa4>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d00e      	beq.n	80047ec <HAL_TIM_Base_Start+0x5c>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a19      	ldr	r2, [pc, #100]	@ (8004838 <HAL_TIM_Base_Start+0xa8>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d009      	beq.n	80047ec <HAL_TIM_Base_Start+0x5c>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a17      	ldr	r2, [pc, #92]	@ (800483c <HAL_TIM_Base_Start+0xac>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d004      	beq.n	80047ec <HAL_TIM_Base_Start+0x5c>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a16      	ldr	r2, [pc, #88]	@ (8004840 <HAL_TIM_Base_Start+0xb0>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d111      	bne.n	8004810 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	f003 0307 	and.w	r3, r3, #7
 80047f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2b06      	cmp	r3, #6
 80047fc:	d010      	beq.n	8004820 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f042 0201 	orr.w	r2, r2, #1
 800480c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800480e:	e007      	b.n	8004820 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f042 0201 	orr.w	r2, r2, #1
 800481e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3714      	adds	r7, #20
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	40010000 	.word	0x40010000
 8004834:	40000400 	.word	0x40000400
 8004838:	40000800 	.word	0x40000800
 800483c:	40000c00 	.word	0x40000c00
 8004840:	40014000 	.word	0x40014000

08004844 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004844:	b480      	push	{r7}
 8004846:	b085      	sub	sp, #20
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004852:	b2db      	uxtb	r3, r3
 8004854:	2b01      	cmp	r3, #1
 8004856:	d001      	beq.n	800485c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	e044      	b.n	80048e6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2202      	movs	r2, #2
 8004860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68da      	ldr	r2, [r3, #12]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f042 0201 	orr.w	r2, r2, #1
 8004872:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a1e      	ldr	r2, [pc, #120]	@ (80048f4 <HAL_TIM_Base_Start_IT+0xb0>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d018      	beq.n	80048b0 <HAL_TIM_Base_Start_IT+0x6c>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004886:	d013      	beq.n	80048b0 <HAL_TIM_Base_Start_IT+0x6c>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a1a      	ldr	r2, [pc, #104]	@ (80048f8 <HAL_TIM_Base_Start_IT+0xb4>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d00e      	beq.n	80048b0 <HAL_TIM_Base_Start_IT+0x6c>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a19      	ldr	r2, [pc, #100]	@ (80048fc <HAL_TIM_Base_Start_IT+0xb8>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d009      	beq.n	80048b0 <HAL_TIM_Base_Start_IT+0x6c>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a17      	ldr	r2, [pc, #92]	@ (8004900 <HAL_TIM_Base_Start_IT+0xbc>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d004      	beq.n	80048b0 <HAL_TIM_Base_Start_IT+0x6c>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a16      	ldr	r2, [pc, #88]	@ (8004904 <HAL_TIM_Base_Start_IT+0xc0>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d111      	bne.n	80048d4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f003 0307 	and.w	r3, r3, #7
 80048ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2b06      	cmp	r3, #6
 80048c0:	d010      	beq.n	80048e4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f042 0201 	orr.w	r2, r2, #1
 80048d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048d2:	e007      	b.n	80048e4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f042 0201 	orr.w	r2, r2, #1
 80048e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048e4:	2300      	movs	r3, #0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3714      	adds	r7, #20
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr
 80048f2:	bf00      	nop
 80048f4:	40010000 	.word	0x40010000
 80048f8:	40000400 	.word	0x40000400
 80048fc:	40000800 	.word	0x40000800
 8004900:	40000c00 	.word	0x40000c00
 8004904:	40014000 	.word	0x40014000

08004908 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b082      	sub	sp, #8
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d101      	bne.n	800491a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e041      	b.n	800499e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004920:	b2db      	uxtb	r3, r3
 8004922:	2b00      	cmp	r3, #0
 8004924:	d106      	bne.n	8004934 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f000 f839 	bl	80049a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2202      	movs	r2, #2
 8004938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	3304      	adds	r3, #4
 8004944:	4619      	mov	r1, r3
 8004946:	4610      	mov	r0, r2
 8004948:	f000 fb8a 	bl	8005060 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800499c:	2300      	movs	r3, #0
}
 800499e:	4618      	mov	r0, r3
 80049a0:	3708      	adds	r7, #8
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}

080049a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80049a6:	b480      	push	{r7}
 80049a8:	b083      	sub	sp, #12
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80049ae:	bf00      	nop
 80049b0:	370c      	adds	r7, #12
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
	...

080049bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d109      	bne.n	80049e0 <HAL_TIM_PWM_Start+0x24>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	bf14      	ite	ne
 80049d8:	2301      	movne	r3, #1
 80049da:	2300      	moveq	r3, #0
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	e022      	b.n	8004a26 <HAL_TIM_PWM_Start+0x6a>
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	2b04      	cmp	r3, #4
 80049e4:	d109      	bne.n	80049fa <HAL_TIM_PWM_Start+0x3e>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	bf14      	ite	ne
 80049f2:	2301      	movne	r3, #1
 80049f4:	2300      	moveq	r3, #0
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	e015      	b.n	8004a26 <HAL_TIM_PWM_Start+0x6a>
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	2b08      	cmp	r3, #8
 80049fe:	d109      	bne.n	8004a14 <HAL_TIM_PWM_Start+0x58>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	bf14      	ite	ne
 8004a0c:	2301      	movne	r3, #1
 8004a0e:	2300      	moveq	r3, #0
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	e008      	b.n	8004a26 <HAL_TIM_PWM_Start+0x6a>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	bf14      	ite	ne
 8004a20:	2301      	movne	r3, #1
 8004a22:	2300      	moveq	r3, #0
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d001      	beq.n	8004a2e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e068      	b.n	8004b00 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d104      	bne.n	8004a3e <HAL_TIM_PWM_Start+0x82>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2202      	movs	r2, #2
 8004a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a3c:	e013      	b.n	8004a66 <HAL_TIM_PWM_Start+0xaa>
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	2b04      	cmp	r3, #4
 8004a42:	d104      	bne.n	8004a4e <HAL_TIM_PWM_Start+0x92>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2202      	movs	r2, #2
 8004a48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a4c:	e00b      	b.n	8004a66 <HAL_TIM_PWM_Start+0xaa>
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	2b08      	cmp	r3, #8
 8004a52:	d104      	bne.n	8004a5e <HAL_TIM_PWM_Start+0xa2>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2202      	movs	r2, #2
 8004a58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a5c:	e003      	b.n	8004a66 <HAL_TIM_PWM_Start+0xaa>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2202      	movs	r2, #2
 8004a62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	6839      	ldr	r1, [r7, #0]
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f000 fda2 	bl	80055b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a23      	ldr	r2, [pc, #140]	@ (8004b08 <HAL_TIM_PWM_Start+0x14c>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d107      	bne.n	8004a8e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a8c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a1d      	ldr	r2, [pc, #116]	@ (8004b08 <HAL_TIM_PWM_Start+0x14c>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d018      	beq.n	8004aca <HAL_TIM_PWM_Start+0x10e>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aa0:	d013      	beq.n	8004aca <HAL_TIM_PWM_Start+0x10e>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a19      	ldr	r2, [pc, #100]	@ (8004b0c <HAL_TIM_PWM_Start+0x150>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d00e      	beq.n	8004aca <HAL_TIM_PWM_Start+0x10e>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a17      	ldr	r2, [pc, #92]	@ (8004b10 <HAL_TIM_PWM_Start+0x154>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d009      	beq.n	8004aca <HAL_TIM_PWM_Start+0x10e>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a16      	ldr	r2, [pc, #88]	@ (8004b14 <HAL_TIM_PWM_Start+0x158>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d004      	beq.n	8004aca <HAL_TIM_PWM_Start+0x10e>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a14      	ldr	r2, [pc, #80]	@ (8004b18 <HAL_TIM_PWM_Start+0x15c>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d111      	bne.n	8004aee <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	f003 0307 	and.w	r3, r3, #7
 8004ad4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2b06      	cmp	r3, #6
 8004ada:	d010      	beq.n	8004afe <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f042 0201 	orr.w	r2, r2, #1
 8004aea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aec:	e007      	b.n	8004afe <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f042 0201 	orr.w	r2, r2, #1
 8004afc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3710      	adds	r7, #16
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	40010000 	.word	0x40010000
 8004b0c:	40000400 	.word	0x40000400
 8004b10:	40000800 	.word	0x40000800
 8004b14:	40000c00 	.word	0x40000c00
 8004b18:	40014000 	.word	0x40014000

08004b1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	f003 0302 	and.w	r3, r3, #2
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d020      	beq.n	8004b80 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	f003 0302 	and.w	r3, r3, #2
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d01b      	beq.n	8004b80 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f06f 0202 	mvn.w	r2, #2
 8004b50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2201      	movs	r2, #1
 8004b56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	699b      	ldr	r3, [r3, #24]
 8004b5e:	f003 0303 	and.w	r3, r3, #3
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d003      	beq.n	8004b6e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 fa5b 	bl	8005022 <HAL_TIM_IC_CaptureCallback>
 8004b6c:	e005      	b.n	8004b7a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 fa4d 	bl	800500e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f000 fa5e 	bl	8005036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	f003 0304 	and.w	r3, r3, #4
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d020      	beq.n	8004bcc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f003 0304 	and.w	r3, r3, #4
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d01b      	beq.n	8004bcc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f06f 0204 	mvn.w	r2, #4
 8004b9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2202      	movs	r2, #2
 8004ba2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	699b      	ldr	r3, [r3, #24]
 8004baa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d003      	beq.n	8004bba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f000 fa35 	bl	8005022 <HAL_TIM_IC_CaptureCallback>
 8004bb8:	e005      	b.n	8004bc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f000 fa27 	bl	800500e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f000 fa38 	bl	8005036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	f003 0308 	and.w	r3, r3, #8
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d020      	beq.n	8004c18 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f003 0308 	and.w	r3, r3, #8
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d01b      	beq.n	8004c18 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f06f 0208 	mvn.w	r2, #8
 8004be8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2204      	movs	r2, #4
 8004bee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	69db      	ldr	r3, [r3, #28]
 8004bf6:	f003 0303 	and.w	r3, r3, #3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d003      	beq.n	8004c06 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 fa0f 	bl	8005022 <HAL_TIM_IC_CaptureCallback>
 8004c04:	e005      	b.n	8004c12 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f000 fa01 	bl	800500e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f000 fa12 	bl	8005036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	f003 0310 	and.w	r3, r3, #16
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d020      	beq.n	8004c64 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f003 0310 	and.w	r3, r3, #16
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d01b      	beq.n	8004c64 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f06f 0210 	mvn.w	r2, #16
 8004c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2208      	movs	r2, #8
 8004c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	69db      	ldr	r3, [r3, #28]
 8004c42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d003      	beq.n	8004c52 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 f9e9 	bl	8005022 <HAL_TIM_IC_CaptureCallback>
 8004c50:	e005      	b.n	8004c5e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f9db 	bl	800500e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 f9ec 	bl	8005036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	f003 0301 	and.w	r3, r3, #1
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00c      	beq.n	8004c88 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f003 0301 	and.w	r3, r3, #1
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d007      	beq.n	8004c88 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f06f 0201 	mvn.w	r2, #1
 8004c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f7fc fd4e 	bl	8001724 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00c      	beq.n	8004cac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d007      	beq.n	8004cac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 fd76 	bl	8005798 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00c      	beq.n	8004cd0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d007      	beq.n	8004cd0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004cc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f000 f9bd 	bl	800504a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	f003 0320 	and.w	r3, r3, #32
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00c      	beq.n	8004cf4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f003 0320 	and.w	r3, r3, #32
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d007      	beq.n	8004cf4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f06f 0220 	mvn.w	r2, #32
 8004cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f000 fd48 	bl	8005784 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004cf4:	bf00      	nop
 8004cf6:	3710      	adds	r7, #16
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}

08004cfc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	60f8      	str	r0, [r7, #12]
 8004d04:	60b9      	str	r1, [r7, #8]
 8004d06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d101      	bne.n	8004d1a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d16:	2302      	movs	r3, #2
 8004d18:	e0ae      	b.n	8004e78 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2b0c      	cmp	r3, #12
 8004d26:	f200 809f 	bhi.w	8004e68 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d30 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d30:	08004d65 	.word	0x08004d65
 8004d34:	08004e69 	.word	0x08004e69
 8004d38:	08004e69 	.word	0x08004e69
 8004d3c:	08004e69 	.word	0x08004e69
 8004d40:	08004da5 	.word	0x08004da5
 8004d44:	08004e69 	.word	0x08004e69
 8004d48:	08004e69 	.word	0x08004e69
 8004d4c:	08004e69 	.word	0x08004e69
 8004d50:	08004de7 	.word	0x08004de7
 8004d54:	08004e69 	.word	0x08004e69
 8004d58:	08004e69 	.word	0x08004e69
 8004d5c:	08004e69 	.word	0x08004e69
 8004d60:	08004e27 	.word	0x08004e27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	68b9      	ldr	r1, [r7, #8]
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f000 f9fe 	bl	800516c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	699a      	ldr	r2, [r3, #24]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f042 0208 	orr.w	r2, r2, #8
 8004d7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	699a      	ldr	r2, [r3, #24]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f022 0204 	bic.w	r2, r2, #4
 8004d8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	6999      	ldr	r1, [r3, #24]
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	691a      	ldr	r2, [r3, #16]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	619a      	str	r2, [r3, #24]
      break;
 8004da2:	e064      	b.n	8004e6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68b9      	ldr	r1, [r7, #8]
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 fa44 	bl	8005238 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	699a      	ldr	r2, [r3, #24]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004dbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	699a      	ldr	r2, [r3, #24]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	6999      	ldr	r1, [r3, #24]
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	691b      	ldr	r3, [r3, #16]
 8004dda:	021a      	lsls	r2, r3, #8
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	430a      	orrs	r2, r1
 8004de2:	619a      	str	r2, [r3, #24]
      break;
 8004de4:	e043      	b.n	8004e6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68b9      	ldr	r1, [r7, #8]
 8004dec:	4618      	mov	r0, r3
 8004dee:	f000 fa8f 	bl	8005310 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	69da      	ldr	r2, [r3, #28]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f042 0208 	orr.w	r2, r2, #8
 8004e00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	69da      	ldr	r2, [r3, #28]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f022 0204 	bic.w	r2, r2, #4
 8004e10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	69d9      	ldr	r1, [r3, #28]
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	691a      	ldr	r2, [r3, #16]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	430a      	orrs	r2, r1
 8004e22:	61da      	str	r2, [r3, #28]
      break;
 8004e24:	e023      	b.n	8004e6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68b9      	ldr	r1, [r7, #8]
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f000 fad9 	bl	80053e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	69da      	ldr	r2, [r3, #28]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	69da      	ldr	r2, [r3, #28]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	69d9      	ldr	r1, [r3, #28]
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	691b      	ldr	r3, [r3, #16]
 8004e5c:	021a      	lsls	r2, r3, #8
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	430a      	orrs	r2, r1
 8004e64:	61da      	str	r2, [r3, #28]
      break;
 8004e66:	e002      	b.n	8004e6e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	75fb      	strb	r3, [r7, #23]
      break;
 8004e6c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2200      	movs	r2, #0
 8004e72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e76:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3718      	adds	r7, #24
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d101      	bne.n	8004e9c <HAL_TIM_ConfigClockSource+0x1c>
 8004e98:	2302      	movs	r3, #2
 8004e9a:	e0b4      	b.n	8005006 <HAL_TIM_ConfigClockSource+0x186>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2202      	movs	r2, #2
 8004ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004eba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ec2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68ba      	ldr	r2, [r7, #8]
 8004eca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ed4:	d03e      	beq.n	8004f54 <HAL_TIM_ConfigClockSource+0xd4>
 8004ed6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004eda:	f200 8087 	bhi.w	8004fec <HAL_TIM_ConfigClockSource+0x16c>
 8004ede:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ee2:	f000 8086 	beq.w	8004ff2 <HAL_TIM_ConfigClockSource+0x172>
 8004ee6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eea:	d87f      	bhi.n	8004fec <HAL_TIM_ConfigClockSource+0x16c>
 8004eec:	2b70      	cmp	r3, #112	@ 0x70
 8004eee:	d01a      	beq.n	8004f26 <HAL_TIM_ConfigClockSource+0xa6>
 8004ef0:	2b70      	cmp	r3, #112	@ 0x70
 8004ef2:	d87b      	bhi.n	8004fec <HAL_TIM_ConfigClockSource+0x16c>
 8004ef4:	2b60      	cmp	r3, #96	@ 0x60
 8004ef6:	d050      	beq.n	8004f9a <HAL_TIM_ConfigClockSource+0x11a>
 8004ef8:	2b60      	cmp	r3, #96	@ 0x60
 8004efa:	d877      	bhi.n	8004fec <HAL_TIM_ConfigClockSource+0x16c>
 8004efc:	2b50      	cmp	r3, #80	@ 0x50
 8004efe:	d03c      	beq.n	8004f7a <HAL_TIM_ConfigClockSource+0xfa>
 8004f00:	2b50      	cmp	r3, #80	@ 0x50
 8004f02:	d873      	bhi.n	8004fec <HAL_TIM_ConfigClockSource+0x16c>
 8004f04:	2b40      	cmp	r3, #64	@ 0x40
 8004f06:	d058      	beq.n	8004fba <HAL_TIM_ConfigClockSource+0x13a>
 8004f08:	2b40      	cmp	r3, #64	@ 0x40
 8004f0a:	d86f      	bhi.n	8004fec <HAL_TIM_ConfigClockSource+0x16c>
 8004f0c:	2b30      	cmp	r3, #48	@ 0x30
 8004f0e:	d064      	beq.n	8004fda <HAL_TIM_ConfigClockSource+0x15a>
 8004f10:	2b30      	cmp	r3, #48	@ 0x30
 8004f12:	d86b      	bhi.n	8004fec <HAL_TIM_ConfigClockSource+0x16c>
 8004f14:	2b20      	cmp	r3, #32
 8004f16:	d060      	beq.n	8004fda <HAL_TIM_ConfigClockSource+0x15a>
 8004f18:	2b20      	cmp	r3, #32
 8004f1a:	d867      	bhi.n	8004fec <HAL_TIM_ConfigClockSource+0x16c>
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d05c      	beq.n	8004fda <HAL_TIM_ConfigClockSource+0x15a>
 8004f20:	2b10      	cmp	r3, #16
 8004f22:	d05a      	beq.n	8004fda <HAL_TIM_ConfigClockSource+0x15a>
 8004f24:	e062      	b.n	8004fec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f36:	f000 fb1f 	bl	8005578 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004f48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	68ba      	ldr	r2, [r7, #8]
 8004f50:	609a      	str	r2, [r3, #8]
      break;
 8004f52:	e04f      	b.n	8004ff4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f64:	f000 fb08 	bl	8005578 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	689a      	ldr	r2, [r3, #8]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f76:	609a      	str	r2, [r3, #8]
      break;
 8004f78:	e03c      	b.n	8004ff4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f86:	461a      	mov	r2, r3
 8004f88:	f000 fa7c 	bl	8005484 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	2150      	movs	r1, #80	@ 0x50
 8004f92:	4618      	mov	r0, r3
 8004f94:	f000 fad5 	bl	8005542 <TIM_ITRx_SetConfig>
      break;
 8004f98:	e02c      	b.n	8004ff4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	f000 fa9b 	bl	80054e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	2160      	movs	r1, #96	@ 0x60
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f000 fac5 	bl	8005542 <TIM_ITRx_SetConfig>
      break;
 8004fb8:	e01c      	b.n	8004ff4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fc6:	461a      	mov	r2, r3
 8004fc8:	f000 fa5c 	bl	8005484 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2140      	movs	r1, #64	@ 0x40
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f000 fab5 	bl	8005542 <TIM_ITRx_SetConfig>
      break;
 8004fd8:	e00c      	b.n	8004ff4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	4610      	mov	r0, r2
 8004fe6:	f000 faac 	bl	8005542 <TIM_ITRx_SetConfig>
      break;
 8004fea:	e003      	b.n	8004ff4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	73fb      	strb	r3, [r7, #15]
      break;
 8004ff0:	e000      	b.n	8004ff4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004ff2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005004:	7bfb      	ldrb	r3, [r7, #15]
}
 8005006:	4618      	mov	r0, r3
 8005008:	3710      	adds	r7, #16
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}

0800500e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800500e:	b480      	push	{r7}
 8005010:	b083      	sub	sp, #12
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005016:	bf00      	nop
 8005018:	370c      	adds	r7, #12
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr

08005022 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005022:	b480      	push	{r7}
 8005024:	b083      	sub	sp, #12
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800502a:	bf00      	nop
 800502c:	370c      	adds	r7, #12
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr

08005036 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005036:	b480      	push	{r7}
 8005038:	b083      	sub	sp, #12
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800503e:	bf00      	nop
 8005040:	370c      	adds	r7, #12
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr

0800504a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800504a:	b480      	push	{r7}
 800504c:	b083      	sub	sp, #12
 800504e:	af00      	add	r7, sp, #0
 8005050:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005052:	bf00      	nop
 8005054:	370c      	adds	r7, #12
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr
	...

08005060 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005060:	b480      	push	{r7}
 8005062:	b085      	sub	sp, #20
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4a37      	ldr	r2, [pc, #220]	@ (8005150 <TIM_Base_SetConfig+0xf0>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d00f      	beq.n	8005098 <TIM_Base_SetConfig+0x38>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800507e:	d00b      	beq.n	8005098 <TIM_Base_SetConfig+0x38>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4a34      	ldr	r2, [pc, #208]	@ (8005154 <TIM_Base_SetConfig+0xf4>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d007      	beq.n	8005098 <TIM_Base_SetConfig+0x38>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	4a33      	ldr	r2, [pc, #204]	@ (8005158 <TIM_Base_SetConfig+0xf8>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d003      	beq.n	8005098 <TIM_Base_SetConfig+0x38>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a32      	ldr	r2, [pc, #200]	@ (800515c <TIM_Base_SetConfig+0xfc>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d108      	bne.n	80050aa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800509e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	68fa      	ldr	r2, [r7, #12]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a28      	ldr	r2, [pc, #160]	@ (8005150 <TIM_Base_SetConfig+0xf0>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d01b      	beq.n	80050ea <TIM_Base_SetConfig+0x8a>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050b8:	d017      	beq.n	80050ea <TIM_Base_SetConfig+0x8a>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a25      	ldr	r2, [pc, #148]	@ (8005154 <TIM_Base_SetConfig+0xf4>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d013      	beq.n	80050ea <TIM_Base_SetConfig+0x8a>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a24      	ldr	r2, [pc, #144]	@ (8005158 <TIM_Base_SetConfig+0xf8>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d00f      	beq.n	80050ea <TIM_Base_SetConfig+0x8a>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4a23      	ldr	r2, [pc, #140]	@ (800515c <TIM_Base_SetConfig+0xfc>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d00b      	beq.n	80050ea <TIM_Base_SetConfig+0x8a>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a22      	ldr	r2, [pc, #136]	@ (8005160 <TIM_Base_SetConfig+0x100>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d007      	beq.n	80050ea <TIM_Base_SetConfig+0x8a>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a21      	ldr	r2, [pc, #132]	@ (8005164 <TIM_Base_SetConfig+0x104>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d003      	beq.n	80050ea <TIM_Base_SetConfig+0x8a>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a20      	ldr	r2, [pc, #128]	@ (8005168 <TIM_Base_SetConfig+0x108>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d108      	bne.n	80050fc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	68db      	ldr	r3, [r3, #12]
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	695b      	ldr	r3, [r3, #20]
 8005106:	4313      	orrs	r3, r2
 8005108:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	689a      	ldr	r2, [r3, #8]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a0c      	ldr	r2, [pc, #48]	@ (8005150 <TIM_Base_SetConfig+0xf0>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d103      	bne.n	800512a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	691a      	ldr	r2, [r3, #16]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f043 0204 	orr.w	r2, r3, #4
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2201      	movs	r2, #1
 800513a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	68fa      	ldr	r2, [r7, #12]
 8005140:	601a      	str	r2, [r3, #0]
}
 8005142:	bf00      	nop
 8005144:	3714      	adds	r7, #20
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr
 800514e:	bf00      	nop
 8005150:	40010000 	.word	0x40010000
 8005154:	40000400 	.word	0x40000400
 8005158:	40000800 	.word	0x40000800
 800515c:	40000c00 	.word	0x40000c00
 8005160:	40014000 	.word	0x40014000
 8005164:	40014400 	.word	0x40014400
 8005168:	40014800 	.word	0x40014800

0800516c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800516c:	b480      	push	{r7}
 800516e:	b087      	sub	sp, #28
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a1b      	ldr	r3, [r3, #32]
 800517a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6a1b      	ldr	r3, [r3, #32]
 8005180:	f023 0201 	bic.w	r2, r3, #1
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	699b      	ldr	r3, [r3, #24]
 8005192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800519a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f023 0303 	bic.w	r3, r3, #3
 80051a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68fa      	ldr	r2, [r7, #12]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	f023 0302 	bic.w	r3, r3, #2
 80051b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	697a      	ldr	r2, [r7, #20]
 80051bc:	4313      	orrs	r3, r2
 80051be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	4a1c      	ldr	r2, [pc, #112]	@ (8005234 <TIM_OC1_SetConfig+0xc8>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d10c      	bne.n	80051e2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	f023 0308 	bic.w	r3, r3, #8
 80051ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	697a      	ldr	r2, [r7, #20]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	f023 0304 	bic.w	r3, r3, #4
 80051e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a13      	ldr	r2, [pc, #76]	@ (8005234 <TIM_OC1_SetConfig+0xc8>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d111      	bne.n	800520e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80051f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	695b      	ldr	r3, [r3, #20]
 80051fe:	693a      	ldr	r2, [r7, #16]
 8005200:	4313      	orrs	r3, r2
 8005202:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	693a      	ldr	r2, [r7, #16]
 800520a:	4313      	orrs	r3, r2
 800520c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	68fa      	ldr	r2, [r7, #12]
 8005218:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	697a      	ldr	r2, [r7, #20]
 8005226:	621a      	str	r2, [r3, #32]
}
 8005228:	bf00      	nop
 800522a:	371c      	adds	r7, #28
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr
 8005234:	40010000 	.word	0x40010000

08005238 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005238:	b480      	push	{r7}
 800523a:	b087      	sub	sp, #28
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a1b      	ldr	r3, [r3, #32]
 800524c:	f023 0210 	bic.w	r2, r3, #16
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	699b      	ldr	r3, [r3, #24]
 800525e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005266:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800526e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	021b      	lsls	r3, r3, #8
 8005276:	68fa      	ldr	r2, [r7, #12]
 8005278:	4313      	orrs	r3, r2
 800527a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	f023 0320 	bic.w	r3, r3, #32
 8005282:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	011b      	lsls	r3, r3, #4
 800528a:	697a      	ldr	r2, [r7, #20]
 800528c:	4313      	orrs	r3, r2
 800528e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	4a1e      	ldr	r2, [pc, #120]	@ (800530c <TIM_OC2_SetConfig+0xd4>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d10d      	bne.n	80052b4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800529e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	011b      	lsls	r3, r3, #4
 80052a6:	697a      	ldr	r2, [r7, #20]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	4a15      	ldr	r2, [pc, #84]	@ (800530c <TIM_OC2_SetConfig+0xd4>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d113      	bne.n	80052e4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80052c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80052ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	695b      	ldr	r3, [r3, #20]
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	693a      	ldr	r2, [r7, #16]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	699b      	ldr	r3, [r3, #24]
 80052dc:	009b      	lsls	r3, r3, #2
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	693a      	ldr	r2, [r7, #16]
 80052e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	68fa      	ldr	r2, [r7, #12]
 80052ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	685a      	ldr	r2, [r3, #4]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	697a      	ldr	r2, [r7, #20]
 80052fc:	621a      	str	r2, [r3, #32]
}
 80052fe:	bf00      	nop
 8005300:	371c      	adds	r7, #28
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr
 800530a:	bf00      	nop
 800530c:	40010000 	.word	0x40010000

08005310 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005310:	b480      	push	{r7}
 8005312:	b087      	sub	sp, #28
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a1b      	ldr	r3, [r3, #32]
 8005324:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	69db      	ldr	r3, [r3, #28]
 8005336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800533e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f023 0303 	bic.w	r3, r3, #3
 8005346:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	4313      	orrs	r3, r2
 8005350:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005358:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	689b      	ldr	r3, [r3, #8]
 800535e:	021b      	lsls	r3, r3, #8
 8005360:	697a      	ldr	r2, [r7, #20]
 8005362:	4313      	orrs	r3, r2
 8005364:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a1d      	ldr	r2, [pc, #116]	@ (80053e0 <TIM_OC3_SetConfig+0xd0>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d10d      	bne.n	800538a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005374:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	021b      	lsls	r3, r3, #8
 800537c:	697a      	ldr	r2, [r7, #20]
 800537e:	4313      	orrs	r3, r2
 8005380:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005388:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a14      	ldr	r2, [pc, #80]	@ (80053e0 <TIM_OC3_SetConfig+0xd0>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d113      	bne.n	80053ba <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005398:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80053a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	695b      	ldr	r3, [r3, #20]
 80053a6:	011b      	lsls	r3, r3, #4
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	693a      	ldr	r2, [r7, #16]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	693a      	ldr	r2, [r7, #16]
 80053be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	68fa      	ldr	r2, [r7, #12]
 80053c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	685a      	ldr	r2, [r3, #4]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	697a      	ldr	r2, [r7, #20]
 80053d2:	621a      	str	r2, [r3, #32]
}
 80053d4:	bf00      	nop
 80053d6:	371c      	adds	r7, #28
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr
 80053e0:	40010000 	.word	0x40010000

080053e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b087      	sub	sp, #28
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a1b      	ldr	r3, [r3, #32]
 80053f8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	69db      	ldr	r3, [r3, #28]
 800540a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800541a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	021b      	lsls	r3, r3, #8
 8005422:	68fa      	ldr	r2, [r7, #12]
 8005424:	4313      	orrs	r3, r2
 8005426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800542e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	031b      	lsls	r3, r3, #12
 8005436:	693a      	ldr	r2, [r7, #16]
 8005438:	4313      	orrs	r3, r2
 800543a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a10      	ldr	r2, [pc, #64]	@ (8005480 <TIM_OC4_SetConfig+0x9c>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d109      	bne.n	8005458 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800544a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	695b      	ldr	r3, [r3, #20]
 8005450:	019b      	lsls	r3, r3, #6
 8005452:	697a      	ldr	r2, [r7, #20]
 8005454:	4313      	orrs	r3, r2
 8005456:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	68fa      	ldr	r2, [r7, #12]
 8005462:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	685a      	ldr	r2, [r3, #4]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	621a      	str	r2, [r3, #32]
}
 8005472:	bf00      	nop
 8005474:	371c      	adds	r7, #28
 8005476:	46bd      	mov	sp, r7
 8005478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547c:	4770      	bx	lr
 800547e:	bf00      	nop
 8005480:	40010000 	.word	0x40010000

08005484 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005484:	b480      	push	{r7}
 8005486:	b087      	sub	sp, #28
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6a1b      	ldr	r3, [r3, #32]
 8005494:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6a1b      	ldr	r3, [r3, #32]
 800549a:	f023 0201 	bic.w	r2, r3, #1
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	011b      	lsls	r3, r3, #4
 80054b4:	693a      	ldr	r2, [r7, #16]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	f023 030a 	bic.w	r3, r3, #10
 80054c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054c2:	697a      	ldr	r2, [r7, #20]
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	693a      	ldr	r2, [r7, #16]
 80054ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	697a      	ldr	r2, [r7, #20]
 80054d4:	621a      	str	r2, [r3, #32]
}
 80054d6:	bf00      	nop
 80054d8:	371c      	adds	r7, #28
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr

080054e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054e2:	b480      	push	{r7}
 80054e4:	b087      	sub	sp, #28
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	60f8      	str	r0, [r7, #12]
 80054ea:	60b9      	str	r1, [r7, #8]
 80054ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6a1b      	ldr	r3, [r3, #32]
 80054f2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6a1b      	ldr	r3, [r3, #32]
 80054f8:	f023 0210 	bic.w	r2, r3, #16
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	699b      	ldr	r3, [r3, #24]
 8005504:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800550c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	031b      	lsls	r3, r3, #12
 8005512:	693a      	ldr	r2, [r7, #16]
 8005514:	4313      	orrs	r3, r2
 8005516:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800551e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	011b      	lsls	r3, r3, #4
 8005524:	697a      	ldr	r2, [r7, #20]
 8005526:	4313      	orrs	r3, r2
 8005528:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	693a      	ldr	r2, [r7, #16]
 800552e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	621a      	str	r2, [r3, #32]
}
 8005536:	bf00      	nop
 8005538:	371c      	adds	r7, #28
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr

08005542 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005542:	b480      	push	{r7}
 8005544:	b085      	sub	sp, #20
 8005546:	af00      	add	r7, sp, #0
 8005548:	6078      	str	r0, [r7, #4]
 800554a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005558:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800555a:	683a      	ldr	r2, [r7, #0]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	4313      	orrs	r3, r2
 8005560:	f043 0307 	orr.w	r3, r3, #7
 8005564:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	609a      	str	r2, [r3, #8]
}
 800556c:	bf00      	nop
 800556e:	3714      	adds	r7, #20
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005578:	b480      	push	{r7}
 800557a:	b087      	sub	sp, #28
 800557c:	af00      	add	r7, sp, #0
 800557e:	60f8      	str	r0, [r7, #12]
 8005580:	60b9      	str	r1, [r7, #8]
 8005582:	607a      	str	r2, [r7, #4]
 8005584:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005592:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	021a      	lsls	r2, r3, #8
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	431a      	orrs	r2, r3
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	4313      	orrs	r3, r2
 80055a0:	697a      	ldr	r2, [r7, #20]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	697a      	ldr	r2, [r7, #20]
 80055aa:	609a      	str	r2, [r3, #8]
}
 80055ac:	bf00      	nop
 80055ae:	371c      	adds	r7, #28
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b087      	sub	sp, #28
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	f003 031f 	and.w	r3, r3, #31
 80055ca:	2201      	movs	r2, #1
 80055cc:	fa02 f303 	lsl.w	r3, r2, r3
 80055d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6a1a      	ldr	r2, [r3, #32]
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	43db      	mvns	r3, r3
 80055da:	401a      	ands	r2, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6a1a      	ldr	r2, [r3, #32]
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	f003 031f 	and.w	r3, r3, #31
 80055ea:	6879      	ldr	r1, [r7, #4]
 80055ec:	fa01 f303 	lsl.w	r3, r1, r3
 80055f0:	431a      	orrs	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	621a      	str	r2, [r3, #32]
}
 80055f6:	bf00      	nop
 80055f8:	371c      	adds	r7, #28
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr
	...

08005604 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005604:	b480      	push	{r7}
 8005606:	b085      	sub	sp, #20
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005614:	2b01      	cmp	r3, #1
 8005616:	d101      	bne.n	800561c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005618:	2302      	movs	r3, #2
 800561a:	e050      	b.n	80056be <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2202      	movs	r2, #2
 8005628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005642:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68fa      	ldr	r2, [r7, #12]
 800564a:	4313      	orrs	r3, r2
 800564c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a1c      	ldr	r2, [pc, #112]	@ (80056cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d018      	beq.n	8005692 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005668:	d013      	beq.n	8005692 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a18      	ldr	r2, [pc, #96]	@ (80056d0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d00e      	beq.n	8005692 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a16      	ldr	r2, [pc, #88]	@ (80056d4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d009      	beq.n	8005692 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a15      	ldr	r2, [pc, #84]	@ (80056d8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d004      	beq.n	8005692 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a13      	ldr	r2, [pc, #76]	@ (80056dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d10c      	bne.n	80056ac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005698:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	68ba      	ldr	r2, [r7, #8]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	68ba      	ldr	r2, [r7, #8]
 80056aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80056bc:	2300      	movs	r3, #0
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3714      	adds	r7, #20
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr
 80056ca:	bf00      	nop
 80056cc:	40010000 	.word	0x40010000
 80056d0:	40000400 	.word	0x40000400
 80056d4:	40000800 	.word	0x40000800
 80056d8:	40000c00 	.word	0x40000c00
 80056dc:	40014000 	.word	0x40014000

080056e0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b085      	sub	sp, #20
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80056ea:	2300      	movs	r3, #0
 80056ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d101      	bne.n	80056fc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80056f8:	2302      	movs	r3, #2
 80056fa:	e03d      	b.n	8005778 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	4313      	orrs	r3, r2
 8005710:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	4313      	orrs	r3, r2
 800571e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	4313      	orrs	r3, r2
 800572c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4313      	orrs	r3, r2
 800573a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	4313      	orrs	r3, r2
 8005748:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	695b      	ldr	r3, [r3, #20]
 8005754:	4313      	orrs	r3, r2
 8005756:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	69db      	ldr	r3, [r3, #28]
 8005762:	4313      	orrs	r3, r2
 8005764:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68fa      	ldr	r2, [r7, #12]
 800576c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005776:	2300      	movs	r3, #0
}
 8005778:	4618      	mov	r0, r3
 800577a:	3714      	adds	r7, #20
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057a0:	bf00      	nop
 80057a2:	370c      	adds	r7, #12
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr

080057ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b082      	sub	sp, #8
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d101      	bne.n	80057be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e042      	b.n	8005844 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d106      	bne.n	80057d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f7fc fb62 	bl	8001e9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2224      	movs	r2, #36	@ 0x24
 80057dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68da      	ldr	r2, [r3, #12]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 fdd3 	bl	800639c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	691a      	ldr	r2, [r3, #16]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005804:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	695a      	ldr	r2, [r3, #20]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005814:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68da      	ldr	r2, [r3, #12]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005824:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2220      	movs	r2, #32
 8005830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2220      	movs	r2, #32
 8005838:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005842:	2300      	movs	r3, #0
}
 8005844:	4618      	mov	r0, r3
 8005846:	3708      	adds	r7, #8
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}

0800584c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b08a      	sub	sp, #40	@ 0x28
 8005850:	af02      	add	r7, sp, #8
 8005852:	60f8      	str	r0, [r7, #12]
 8005854:	60b9      	str	r1, [r7, #8]
 8005856:	603b      	str	r3, [r7, #0]
 8005858:	4613      	mov	r3, r2
 800585a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800585c:	2300      	movs	r3, #0
 800585e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005866:	b2db      	uxtb	r3, r3
 8005868:	2b20      	cmp	r3, #32
 800586a:	d175      	bne.n	8005958 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d002      	beq.n	8005878 <HAL_UART_Transmit+0x2c>
 8005872:	88fb      	ldrh	r3, [r7, #6]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d101      	bne.n	800587c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	e06e      	b.n	800595a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2200      	movs	r2, #0
 8005880:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2221      	movs	r2, #33	@ 0x21
 8005886:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800588a:	f7fc fd63 	bl	8002354 <HAL_GetTick>
 800588e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	88fa      	ldrh	r2, [r7, #6]
 8005894:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	88fa      	ldrh	r2, [r7, #6]
 800589a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058a4:	d108      	bne.n	80058b8 <HAL_UART_Transmit+0x6c>
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	691b      	ldr	r3, [r3, #16]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d104      	bne.n	80058b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80058ae:	2300      	movs	r3, #0
 80058b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	61bb      	str	r3, [r7, #24]
 80058b6:	e003      	b.n	80058c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058bc:	2300      	movs	r3, #0
 80058be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80058c0:	e02e      	b.n	8005920 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	9300      	str	r3, [sp, #0]
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	2200      	movs	r2, #0
 80058ca:	2180      	movs	r1, #128	@ 0x80
 80058cc:	68f8      	ldr	r0, [r7, #12]
 80058ce:	f000 fb37 	bl	8005f40 <UART_WaitOnFlagUntilTimeout>
 80058d2:	4603      	mov	r3, r0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d005      	beq.n	80058e4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2220      	movs	r2, #32
 80058dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80058e0:	2303      	movs	r3, #3
 80058e2:	e03a      	b.n	800595a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80058e4:	69fb      	ldr	r3, [r7, #28]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d10b      	bne.n	8005902 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	881b      	ldrh	r3, [r3, #0]
 80058ee:	461a      	mov	r2, r3
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058f8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80058fa:	69bb      	ldr	r3, [r7, #24]
 80058fc:	3302      	adds	r3, #2
 80058fe:	61bb      	str	r3, [r7, #24]
 8005900:	e007      	b.n	8005912 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	781a      	ldrb	r2, [r3, #0]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	3301      	adds	r3, #1
 8005910:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005916:	b29b      	uxth	r3, r3
 8005918:	3b01      	subs	r3, #1
 800591a:	b29a      	uxth	r2, r3
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005924:	b29b      	uxth	r3, r3
 8005926:	2b00      	cmp	r3, #0
 8005928:	d1cb      	bne.n	80058c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	9300      	str	r3, [sp, #0]
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	2200      	movs	r2, #0
 8005932:	2140      	movs	r1, #64	@ 0x40
 8005934:	68f8      	ldr	r0, [r7, #12]
 8005936:	f000 fb03 	bl	8005f40 <UART_WaitOnFlagUntilTimeout>
 800593a:	4603      	mov	r3, r0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d005      	beq.n	800594c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2220      	movs	r2, #32
 8005944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005948:	2303      	movs	r3, #3
 800594a:	e006      	b.n	800595a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2220      	movs	r2, #32
 8005950:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005954:	2300      	movs	r3, #0
 8005956:	e000      	b.n	800595a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005958:	2302      	movs	r3, #2
  }
}
 800595a:	4618      	mov	r0, r3
 800595c:	3720      	adds	r7, #32
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}

08005962 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005962:	b580      	push	{r7, lr}
 8005964:	b084      	sub	sp, #16
 8005966:	af00      	add	r7, sp, #0
 8005968:	60f8      	str	r0, [r7, #12]
 800596a:	60b9      	str	r1, [r7, #8]
 800596c:	4613      	mov	r3, r2
 800596e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005976:	b2db      	uxtb	r3, r3
 8005978:	2b20      	cmp	r3, #32
 800597a:	d112      	bne.n	80059a2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d002      	beq.n	8005988 <HAL_UART_Receive_IT+0x26>
 8005982:	88fb      	ldrh	r3, [r7, #6]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d101      	bne.n	800598c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e00b      	b.n	80059a4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2200      	movs	r2, #0
 8005990:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005992:	88fb      	ldrh	r3, [r7, #6]
 8005994:	461a      	mov	r2, r3
 8005996:	68b9      	ldr	r1, [r7, #8]
 8005998:	68f8      	ldr	r0, [r7, #12]
 800599a:	f000 fb2a 	bl	8005ff2 <UART_Start_Receive_IT>
 800599e:	4603      	mov	r3, r0
 80059a0:	e000      	b.n	80059a4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80059a2:	2302      	movs	r3, #2
  }
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3710      	adds	r7, #16
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b0ba      	sub	sp, #232	@ 0xe8
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	695b      	ldr	r3, [r3, #20]
 80059ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80059d2:	2300      	movs	r3, #0
 80059d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80059d8:	2300      	movs	r3, #0
 80059da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80059de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059e2:	f003 030f 	and.w	r3, r3, #15
 80059e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80059ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d10f      	bne.n	8005a12 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80059f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059f6:	f003 0320 	and.w	r3, r3, #32
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d009      	beq.n	8005a12 <HAL_UART_IRQHandler+0x66>
 80059fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a02:	f003 0320 	and.w	r3, r3, #32
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d003      	beq.n	8005a12 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f000 fc07 	bl	800621e <UART_Receive_IT>
      return;
 8005a10:	e273      	b.n	8005efa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005a12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	f000 80de 	beq.w	8005bd8 <HAL_UART_IRQHandler+0x22c>
 8005a1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a20:	f003 0301 	and.w	r3, r3, #1
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d106      	bne.n	8005a36 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005a28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a2c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	f000 80d1 	beq.w	8005bd8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005a36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a3a:	f003 0301 	and.w	r3, r3, #1
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00b      	beq.n	8005a5a <HAL_UART_IRQHandler+0xae>
 8005a42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d005      	beq.n	8005a5a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a52:	f043 0201 	orr.w	r2, r3, #1
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a5e:	f003 0304 	and.w	r3, r3, #4
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00b      	beq.n	8005a7e <HAL_UART_IRQHandler+0xd2>
 8005a66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a6a:	f003 0301 	and.w	r3, r3, #1
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d005      	beq.n	8005a7e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a76:	f043 0202 	orr.w	r2, r3, #2
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a82:	f003 0302 	and.w	r3, r3, #2
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00b      	beq.n	8005aa2 <HAL_UART_IRQHandler+0xf6>
 8005a8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a8e:	f003 0301 	and.w	r3, r3, #1
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d005      	beq.n	8005aa2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a9a:	f043 0204 	orr.w	r2, r3, #4
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005aa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aa6:	f003 0308 	and.w	r3, r3, #8
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d011      	beq.n	8005ad2 <HAL_UART_IRQHandler+0x126>
 8005aae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ab2:	f003 0320 	and.w	r3, r3, #32
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d105      	bne.n	8005ac6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005aba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d005      	beq.n	8005ad2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aca:	f043 0208 	orr.w	r2, r3, #8
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	f000 820a 	beq.w	8005ef0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005adc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ae0:	f003 0320 	and.w	r3, r3, #32
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d008      	beq.n	8005afa <HAL_UART_IRQHandler+0x14e>
 8005ae8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aec:	f003 0320 	and.w	r3, r3, #32
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d002      	beq.n	8005afa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f000 fb92 	bl	800621e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	695b      	ldr	r3, [r3, #20]
 8005b00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b04:	2b40      	cmp	r3, #64	@ 0x40
 8005b06:	bf0c      	ite	eq
 8005b08:	2301      	moveq	r3, #1
 8005b0a:	2300      	movne	r3, #0
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b16:	f003 0308 	and.w	r3, r3, #8
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d103      	bne.n	8005b26 <HAL_UART_IRQHandler+0x17a>
 8005b1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d04f      	beq.n	8005bc6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 fa9d 	bl	8006066 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b36:	2b40      	cmp	r3, #64	@ 0x40
 8005b38:	d141      	bne.n	8005bbe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	3314      	adds	r3, #20
 8005b40:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b44:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005b48:	e853 3f00 	ldrex	r3, [r3]
 8005b4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005b50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005b54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	3314      	adds	r3, #20
 8005b62:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005b66:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005b6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005b72:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005b76:	e841 2300 	strex	r3, r2, [r1]
 8005b7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005b7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d1d9      	bne.n	8005b3a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d013      	beq.n	8005bb6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b92:	4a8a      	ldr	r2, [pc, #552]	@ (8005dbc <HAL_UART_IRQHandler+0x410>)
 8005b94:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f7fd fa81 	bl	80030a2 <HAL_DMA_Abort_IT>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d016      	beq.n	8005bd4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005baa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bac:	687a      	ldr	r2, [r7, #4]
 8005bae:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005bb0:	4610      	mov	r0, r2
 8005bb2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bb4:	e00e      	b.n	8005bd4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f000 f9ac 	bl	8005f14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bbc:	e00a      	b.n	8005bd4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 f9a8 	bl	8005f14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bc4:	e006      	b.n	8005bd4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f000 f9a4 	bl	8005f14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005bd2:	e18d      	b.n	8005ef0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bd4:	bf00      	nop
    return;
 8005bd6:	e18b      	b.n	8005ef0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	f040 8167 	bne.w	8005eb0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005be6:	f003 0310 	and.w	r3, r3, #16
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	f000 8160 	beq.w	8005eb0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bf4:	f003 0310 	and.w	r3, r3, #16
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	f000 8159 	beq.w	8005eb0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005bfe:	2300      	movs	r3, #0
 8005c00:	60bb      	str	r3, [r7, #8]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	60bb      	str	r3, [r7, #8]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	60bb      	str	r3, [r7, #8]
 8005c12:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	695b      	ldr	r3, [r3, #20]
 8005c1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c1e:	2b40      	cmp	r3, #64	@ 0x40
 8005c20:	f040 80ce 	bne.w	8005dc0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c30:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	f000 80a9 	beq.w	8005d8c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c42:	429a      	cmp	r2, r3
 8005c44:	f080 80a2 	bcs.w	8005d8c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c4e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c54:	69db      	ldr	r3, [r3, #28]
 8005c56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c5a:	f000 8088 	beq.w	8005d6e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	330c      	adds	r3, #12
 8005c64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005c6c:	e853 3f00 	ldrex	r3, [r3]
 8005c70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005c74:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005c78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	330c      	adds	r3, #12
 8005c86:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005c8a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005c8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c92:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005c96:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005c9a:	e841 2300 	strex	r3, r2, [r1]
 8005c9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005ca2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d1d9      	bne.n	8005c5e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	3314      	adds	r3, #20
 8005cb0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005cb4:	e853 3f00 	ldrex	r3, [r3]
 8005cb8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005cba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005cbc:	f023 0301 	bic.w	r3, r3, #1
 8005cc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	3314      	adds	r3, #20
 8005cca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005cce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005cd2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005cd6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005cda:	e841 2300 	strex	r3, r2, [r1]
 8005cde:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005ce0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1e1      	bne.n	8005caa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	3314      	adds	r3, #20
 8005cec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005cf0:	e853 3f00 	ldrex	r3, [r3]
 8005cf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005cf6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005cf8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cfc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	3314      	adds	r3, #20
 8005d06:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005d0a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005d0c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005d10:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005d12:	e841 2300 	strex	r3, r2, [r1]
 8005d16:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005d18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1e3      	bne.n	8005ce6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2220      	movs	r2, #32
 8005d22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	330c      	adds	r3, #12
 8005d32:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d36:	e853 3f00 	ldrex	r3, [r3]
 8005d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005d3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d3e:	f023 0310 	bic.w	r3, r3, #16
 8005d42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	330c      	adds	r3, #12
 8005d4c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005d50:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005d52:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d54:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d56:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d58:	e841 2300 	strex	r3, r2, [r1]
 8005d5c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d1e3      	bne.n	8005d2c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f7fd f92a 	bl	8002fc2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2202      	movs	r2, #2
 8005d72:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	1ad3      	subs	r3, r2, r3
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	4619      	mov	r1, r3
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f000 f8cf 	bl	8005f28 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005d8a:	e0b3      	b.n	8005ef4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d90:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d94:	429a      	cmp	r2, r3
 8005d96:	f040 80ad 	bne.w	8005ef4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d9e:	69db      	ldr	r3, [r3, #28]
 8005da0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005da4:	f040 80a6 	bne.w	8005ef4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2202      	movs	r2, #2
 8005dac:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005db2:	4619      	mov	r1, r3
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f000 f8b7 	bl	8005f28 <HAL_UARTEx_RxEventCallback>
      return;
 8005dba:	e09b      	b.n	8005ef4 <HAL_UART_IRQHandler+0x548>
 8005dbc:	0800612d 	.word	0x0800612d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	1ad3      	subs	r3, r2, r3
 8005dcc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	f000 808e 	beq.w	8005ef8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005ddc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	f000 8089 	beq.w	8005ef8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	330c      	adds	r3, #12
 8005dec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005df0:	e853 3f00 	ldrex	r3, [r3]
 8005df4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005df6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005df8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005dfc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	330c      	adds	r3, #12
 8005e06:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005e0a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005e0c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e12:	e841 2300 	strex	r3, r2, [r1]
 8005e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d1e3      	bne.n	8005de6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	3314      	adds	r3, #20
 8005e24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e28:	e853 3f00 	ldrex	r3, [r3]
 8005e2c:	623b      	str	r3, [r7, #32]
   return(result);
 8005e2e:	6a3b      	ldr	r3, [r7, #32]
 8005e30:	f023 0301 	bic.w	r3, r3, #1
 8005e34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	3314      	adds	r3, #20
 8005e3e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005e42:	633a      	str	r2, [r7, #48]	@ 0x30
 8005e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e4a:	e841 2300 	strex	r3, r2, [r1]
 8005e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d1e3      	bne.n	8005e1e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2220      	movs	r2, #32
 8005e5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	330c      	adds	r3, #12
 8005e6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e6c:	693b      	ldr	r3, [r7, #16]
 8005e6e:	e853 3f00 	ldrex	r3, [r3]
 8005e72:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f023 0310 	bic.w	r3, r3, #16
 8005e7a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	330c      	adds	r3, #12
 8005e84:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005e88:	61fa      	str	r2, [r7, #28]
 8005e8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e8c:	69b9      	ldr	r1, [r7, #24]
 8005e8e:	69fa      	ldr	r2, [r7, #28]
 8005e90:	e841 2300 	strex	r3, r2, [r1]
 8005e94:	617b      	str	r3, [r7, #20]
   return(result);
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d1e3      	bne.n	8005e64 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2202      	movs	r2, #2
 8005ea0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ea2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f000 f83d 	bl	8005f28 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005eae:	e023      	b.n	8005ef8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005eb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005eb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d009      	beq.n	8005ed0 <HAL_UART_IRQHandler+0x524>
 8005ebc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ec0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d003      	beq.n	8005ed0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f000 f940 	bl	800614e <UART_Transmit_IT>
    return;
 8005ece:	e014      	b.n	8005efa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005ed0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ed4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d00e      	beq.n	8005efa <HAL_UART_IRQHandler+0x54e>
 8005edc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d008      	beq.n	8005efa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f000 f980 	bl	80061ee <UART_EndTransmit_IT>
    return;
 8005eee:	e004      	b.n	8005efa <HAL_UART_IRQHandler+0x54e>
    return;
 8005ef0:	bf00      	nop
 8005ef2:	e002      	b.n	8005efa <HAL_UART_IRQHandler+0x54e>
      return;
 8005ef4:	bf00      	nop
 8005ef6:	e000      	b.n	8005efa <HAL_UART_IRQHandler+0x54e>
      return;
 8005ef8:	bf00      	nop
  }
}
 8005efa:	37e8      	adds	r7, #232	@ 0xe8
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}

08005f00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005f1c:	bf00      	nop
 8005f1e:	370c      	adds	r7, #12
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	460b      	mov	r3, r1
 8005f32:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f34:	bf00      	nop
 8005f36:	370c      	adds	r7, #12
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr

08005f40 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b086      	sub	sp, #24
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	60f8      	str	r0, [r7, #12]
 8005f48:	60b9      	str	r1, [r7, #8]
 8005f4a:	603b      	str	r3, [r7, #0]
 8005f4c:	4613      	mov	r3, r2
 8005f4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f50:	e03b      	b.n	8005fca <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f52:	6a3b      	ldr	r3, [r7, #32]
 8005f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f58:	d037      	beq.n	8005fca <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f5a:	f7fc f9fb 	bl	8002354 <HAL_GetTick>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	1ad3      	subs	r3, r2, r3
 8005f64:	6a3a      	ldr	r2, [r7, #32]
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d302      	bcc.n	8005f70 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f6a:	6a3b      	ldr	r3, [r7, #32]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d101      	bne.n	8005f74 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f70:	2303      	movs	r3, #3
 8005f72:	e03a      	b.n	8005fea <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	f003 0304 	and.w	r3, r3, #4
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d023      	beq.n	8005fca <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	2b80      	cmp	r3, #128	@ 0x80
 8005f86:	d020      	beq.n	8005fca <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	2b40      	cmp	r3, #64	@ 0x40
 8005f8c:	d01d      	beq.n	8005fca <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f003 0308 	and.w	r3, r3, #8
 8005f98:	2b08      	cmp	r3, #8
 8005f9a:	d116      	bne.n	8005fca <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	617b      	str	r3, [r7, #20]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	617b      	str	r3, [r7, #20]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	617b      	str	r3, [r7, #20]
 8005fb0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005fb2:	68f8      	ldr	r0, [r7, #12]
 8005fb4:	f000 f857 	bl	8006066 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2208      	movs	r2, #8
 8005fbc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e00f      	b.n	8005fea <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	68ba      	ldr	r2, [r7, #8]
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	bf0c      	ite	eq
 8005fda:	2301      	moveq	r3, #1
 8005fdc:	2300      	movne	r3, #0
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	79fb      	ldrb	r3, [r7, #7]
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d0b4      	beq.n	8005f52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3718      	adds	r7, #24
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}

08005ff2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ff2:	b480      	push	{r7}
 8005ff4:	b085      	sub	sp, #20
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	60f8      	str	r0, [r7, #12]
 8005ffa:	60b9      	str	r1, [r7, #8]
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	68ba      	ldr	r2, [r7, #8]
 8006004:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	88fa      	ldrh	r2, [r7, #6]
 800600a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	88fa      	ldrh	r2, [r7, #6]
 8006010:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2200      	movs	r2, #0
 8006016:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2222      	movs	r2, #34	@ 0x22
 800601c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	691b      	ldr	r3, [r3, #16]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d007      	beq.n	8006038 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	68da      	ldr	r2, [r3, #12]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006036:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	695a      	ldr	r2, [r3, #20]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f042 0201 	orr.w	r2, r2, #1
 8006046:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68da      	ldr	r2, [r3, #12]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f042 0220 	orr.w	r2, r2, #32
 8006056:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3714      	adds	r7, #20
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr

08006066 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006066:	b480      	push	{r7}
 8006068:	b095      	sub	sp, #84	@ 0x54
 800606a:	af00      	add	r7, sp, #0
 800606c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	330c      	adds	r3, #12
 8006074:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006076:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006078:	e853 3f00 	ldrex	r3, [r3]
 800607c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800607e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006080:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006084:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	330c      	adds	r3, #12
 800608c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800608e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006090:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006092:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006094:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006096:	e841 2300 	strex	r3, r2, [r1]
 800609a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800609c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d1e5      	bne.n	800606e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	3314      	adds	r3, #20
 80060a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060aa:	6a3b      	ldr	r3, [r7, #32]
 80060ac:	e853 3f00 	ldrex	r3, [r3]
 80060b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	f023 0301 	bic.w	r3, r3, #1
 80060b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	3314      	adds	r3, #20
 80060c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80060c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80060c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060ca:	e841 2300 	strex	r3, r2, [r1]
 80060ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80060d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d1e5      	bne.n	80060a2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d119      	bne.n	8006112 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	330c      	adds	r3, #12
 80060e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	e853 3f00 	ldrex	r3, [r3]
 80060ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	f023 0310 	bic.w	r3, r3, #16
 80060f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	330c      	adds	r3, #12
 80060fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060fe:	61ba      	str	r2, [r7, #24]
 8006100:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006102:	6979      	ldr	r1, [r7, #20]
 8006104:	69ba      	ldr	r2, [r7, #24]
 8006106:	e841 2300 	strex	r3, r2, [r1]
 800610a:	613b      	str	r3, [r7, #16]
   return(result);
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d1e5      	bne.n	80060de <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2220      	movs	r2, #32
 8006116:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006120:	bf00      	nop
 8006122:	3754      	adds	r7, #84	@ 0x54
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006138:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006140:	68f8      	ldr	r0, [r7, #12]
 8006142:	f7ff fee7 	bl	8005f14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006146:	bf00      	nop
 8006148:	3710      	adds	r7, #16
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}

0800614e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800614e:	b480      	push	{r7}
 8006150:	b085      	sub	sp, #20
 8006152:	af00      	add	r7, sp, #0
 8006154:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800615c:	b2db      	uxtb	r3, r3
 800615e:	2b21      	cmp	r3, #33	@ 0x21
 8006160:	d13e      	bne.n	80061e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800616a:	d114      	bne.n	8006196 <UART_Transmit_IT+0x48>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	691b      	ldr	r3, [r3, #16]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d110      	bne.n	8006196 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6a1b      	ldr	r3, [r3, #32]
 8006178:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	881b      	ldrh	r3, [r3, #0]
 800617e:	461a      	mov	r2, r3
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006188:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6a1b      	ldr	r3, [r3, #32]
 800618e:	1c9a      	adds	r2, r3, #2
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	621a      	str	r2, [r3, #32]
 8006194:	e008      	b.n	80061a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a1b      	ldr	r3, [r3, #32]
 800619a:	1c59      	adds	r1, r3, #1
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	6211      	str	r1, [r2, #32]
 80061a0:	781a      	ldrb	r2, [r3, #0]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80061ac:	b29b      	uxth	r3, r3
 80061ae:	3b01      	subs	r3, #1
 80061b0:	b29b      	uxth	r3, r3
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	4619      	mov	r1, r3
 80061b6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d10f      	bne.n	80061dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	68da      	ldr	r2, [r3, #12]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80061ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68da      	ldr	r2, [r3, #12]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80061da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80061dc:	2300      	movs	r3, #0
 80061de:	e000      	b.n	80061e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80061e0:	2302      	movs	r3, #2
  }
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3714      	adds	r7, #20
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr

080061ee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80061ee:	b580      	push	{r7, lr}
 80061f0:	b082      	sub	sp, #8
 80061f2:	af00      	add	r7, sp, #0
 80061f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	68da      	ldr	r2, [r3, #12]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006204:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2220      	movs	r2, #32
 800620a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f7ff fe76 	bl	8005f00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006214:	2300      	movs	r3, #0
}
 8006216:	4618      	mov	r0, r3
 8006218:	3708      	adds	r7, #8
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}

0800621e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800621e:	b580      	push	{r7, lr}
 8006220:	b08c      	sub	sp, #48	@ 0x30
 8006222:	af00      	add	r7, sp, #0
 8006224:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006226:	2300      	movs	r3, #0
 8006228:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800622a:	2300      	movs	r3, #0
 800622c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006234:	b2db      	uxtb	r3, r3
 8006236:	2b22      	cmp	r3, #34	@ 0x22
 8006238:	f040 80aa 	bne.w	8006390 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006244:	d115      	bne.n	8006272 <UART_Receive_IT+0x54>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	691b      	ldr	r3, [r3, #16]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d111      	bne.n	8006272 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006252:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	b29b      	uxth	r3, r3
 800625c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006260:	b29a      	uxth	r2, r3
 8006262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006264:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800626a:	1c9a      	adds	r2, r3, #2
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006270:	e024      	b.n	80062bc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006276:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006280:	d007      	beq.n	8006292 <UART_Receive_IT+0x74>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d10a      	bne.n	80062a0 <UART_Receive_IT+0x82>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	691b      	ldr	r3, [r3, #16]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d106      	bne.n	80062a0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	b2da      	uxtb	r2, r3
 800629a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800629c:	701a      	strb	r2, [r3, #0]
 800629e:	e008      	b.n	80062b2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	b2db      	uxtb	r3, r3
 80062a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062ac:	b2da      	uxtb	r2, r3
 80062ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062b0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062b6:	1c5a      	adds	r2, r3, #1
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	3b01      	subs	r3, #1
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	4619      	mov	r1, r3
 80062ca:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d15d      	bne.n	800638c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	68da      	ldr	r2, [r3, #12]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f022 0220 	bic.w	r2, r2, #32
 80062de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	68da      	ldr	r2, [r3, #12]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80062ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	695a      	ldr	r2, [r3, #20]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f022 0201 	bic.w	r2, r2, #1
 80062fe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2220      	movs	r2, #32
 8006304:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006312:	2b01      	cmp	r3, #1
 8006314:	d135      	bne.n	8006382 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	330c      	adds	r3, #12
 8006322:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	e853 3f00 	ldrex	r3, [r3]
 800632a:	613b      	str	r3, [r7, #16]
   return(result);
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	f023 0310 	bic.w	r3, r3, #16
 8006332:	627b      	str	r3, [r7, #36]	@ 0x24
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	330c      	adds	r3, #12
 800633a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800633c:	623a      	str	r2, [r7, #32]
 800633e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006340:	69f9      	ldr	r1, [r7, #28]
 8006342:	6a3a      	ldr	r2, [r7, #32]
 8006344:	e841 2300 	strex	r3, r2, [r1]
 8006348:	61bb      	str	r3, [r7, #24]
   return(result);
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d1e5      	bne.n	800631c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0310 	and.w	r3, r3, #16
 800635a:	2b10      	cmp	r3, #16
 800635c:	d10a      	bne.n	8006374 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800635e:	2300      	movs	r3, #0
 8006360:	60fb      	str	r3, [r7, #12]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	60fb      	str	r3, [r7, #12]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	60fb      	str	r3, [r7, #12]
 8006372:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006378:	4619      	mov	r1, r3
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f7ff fdd4 	bl	8005f28 <HAL_UARTEx_RxEventCallback>
 8006380:	e002      	b.n	8006388 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f7fa fade 	bl	8000944 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006388:	2300      	movs	r3, #0
 800638a:	e002      	b.n	8006392 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800638c:	2300      	movs	r3, #0
 800638e:	e000      	b.n	8006392 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006390:	2302      	movs	r3, #2
  }
}
 8006392:	4618      	mov	r0, r3
 8006394:	3730      	adds	r7, #48	@ 0x30
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}
	...

0800639c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800639c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063a0:	b0c0      	sub	sp, #256	@ 0x100
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	691b      	ldr	r3, [r3, #16]
 80063b0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80063b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063b8:	68d9      	ldr	r1, [r3, #12]
 80063ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	ea40 0301 	orr.w	r3, r0, r1
 80063c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80063c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063ca:	689a      	ldr	r2, [r3, #8]
 80063cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	431a      	orrs	r2, r3
 80063d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063d8:	695b      	ldr	r3, [r3, #20]
 80063da:	431a      	orrs	r2, r3
 80063dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063e0:	69db      	ldr	r3, [r3, #28]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80063e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80063f4:	f021 010c 	bic.w	r1, r1, #12
 80063f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006402:	430b      	orrs	r3, r1
 8006404:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	695b      	ldr	r3, [r3, #20]
 800640e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006416:	6999      	ldr	r1, [r3, #24]
 8006418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	ea40 0301 	orr.w	r3, r0, r1
 8006422:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	4b8f      	ldr	r3, [pc, #572]	@ (8006668 <UART_SetConfig+0x2cc>)
 800642c:	429a      	cmp	r2, r3
 800642e:	d005      	beq.n	800643c <UART_SetConfig+0xa0>
 8006430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	4b8d      	ldr	r3, [pc, #564]	@ (800666c <UART_SetConfig+0x2d0>)
 8006438:	429a      	cmp	r2, r3
 800643a:	d104      	bne.n	8006446 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800643c:	f7fe f944 	bl	80046c8 <HAL_RCC_GetPCLK2Freq>
 8006440:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006444:	e003      	b.n	800644e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006446:	f7fe f92b 	bl	80046a0 <HAL_RCC_GetPCLK1Freq>
 800644a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800644e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006452:	69db      	ldr	r3, [r3, #28]
 8006454:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006458:	f040 810c 	bne.w	8006674 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800645c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006460:	2200      	movs	r2, #0
 8006462:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006466:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800646a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800646e:	4622      	mov	r2, r4
 8006470:	462b      	mov	r3, r5
 8006472:	1891      	adds	r1, r2, r2
 8006474:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006476:	415b      	adcs	r3, r3
 8006478:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800647a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800647e:	4621      	mov	r1, r4
 8006480:	eb12 0801 	adds.w	r8, r2, r1
 8006484:	4629      	mov	r1, r5
 8006486:	eb43 0901 	adc.w	r9, r3, r1
 800648a:	f04f 0200 	mov.w	r2, #0
 800648e:	f04f 0300 	mov.w	r3, #0
 8006492:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006496:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800649a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800649e:	4690      	mov	r8, r2
 80064a0:	4699      	mov	r9, r3
 80064a2:	4623      	mov	r3, r4
 80064a4:	eb18 0303 	adds.w	r3, r8, r3
 80064a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80064ac:	462b      	mov	r3, r5
 80064ae:	eb49 0303 	adc.w	r3, r9, r3
 80064b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80064b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80064c2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80064c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80064ca:	460b      	mov	r3, r1
 80064cc:	18db      	adds	r3, r3, r3
 80064ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80064d0:	4613      	mov	r3, r2
 80064d2:	eb42 0303 	adc.w	r3, r2, r3
 80064d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80064d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80064dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80064e0:	f7f9 fee6 	bl	80002b0 <__aeabi_uldivmod>
 80064e4:	4602      	mov	r2, r0
 80064e6:	460b      	mov	r3, r1
 80064e8:	4b61      	ldr	r3, [pc, #388]	@ (8006670 <UART_SetConfig+0x2d4>)
 80064ea:	fba3 2302 	umull	r2, r3, r3, r2
 80064ee:	095b      	lsrs	r3, r3, #5
 80064f0:	011c      	lsls	r4, r3, #4
 80064f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064f6:	2200      	movs	r2, #0
 80064f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80064fc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006500:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006504:	4642      	mov	r2, r8
 8006506:	464b      	mov	r3, r9
 8006508:	1891      	adds	r1, r2, r2
 800650a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800650c:	415b      	adcs	r3, r3
 800650e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006510:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006514:	4641      	mov	r1, r8
 8006516:	eb12 0a01 	adds.w	sl, r2, r1
 800651a:	4649      	mov	r1, r9
 800651c:	eb43 0b01 	adc.w	fp, r3, r1
 8006520:	f04f 0200 	mov.w	r2, #0
 8006524:	f04f 0300 	mov.w	r3, #0
 8006528:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800652c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006530:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006534:	4692      	mov	sl, r2
 8006536:	469b      	mov	fp, r3
 8006538:	4643      	mov	r3, r8
 800653a:	eb1a 0303 	adds.w	r3, sl, r3
 800653e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006542:	464b      	mov	r3, r9
 8006544:	eb4b 0303 	adc.w	r3, fp, r3
 8006548:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800654c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006558:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800655c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006560:	460b      	mov	r3, r1
 8006562:	18db      	adds	r3, r3, r3
 8006564:	643b      	str	r3, [r7, #64]	@ 0x40
 8006566:	4613      	mov	r3, r2
 8006568:	eb42 0303 	adc.w	r3, r2, r3
 800656c:	647b      	str	r3, [r7, #68]	@ 0x44
 800656e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006572:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006576:	f7f9 fe9b 	bl	80002b0 <__aeabi_uldivmod>
 800657a:	4602      	mov	r2, r0
 800657c:	460b      	mov	r3, r1
 800657e:	4611      	mov	r1, r2
 8006580:	4b3b      	ldr	r3, [pc, #236]	@ (8006670 <UART_SetConfig+0x2d4>)
 8006582:	fba3 2301 	umull	r2, r3, r3, r1
 8006586:	095b      	lsrs	r3, r3, #5
 8006588:	2264      	movs	r2, #100	@ 0x64
 800658a:	fb02 f303 	mul.w	r3, r2, r3
 800658e:	1acb      	subs	r3, r1, r3
 8006590:	00db      	lsls	r3, r3, #3
 8006592:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006596:	4b36      	ldr	r3, [pc, #216]	@ (8006670 <UART_SetConfig+0x2d4>)
 8006598:	fba3 2302 	umull	r2, r3, r3, r2
 800659c:	095b      	lsrs	r3, r3, #5
 800659e:	005b      	lsls	r3, r3, #1
 80065a0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80065a4:	441c      	add	r4, r3
 80065a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065aa:	2200      	movs	r2, #0
 80065ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80065b0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80065b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80065b8:	4642      	mov	r2, r8
 80065ba:	464b      	mov	r3, r9
 80065bc:	1891      	adds	r1, r2, r2
 80065be:	63b9      	str	r1, [r7, #56]	@ 0x38
 80065c0:	415b      	adcs	r3, r3
 80065c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80065c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80065c8:	4641      	mov	r1, r8
 80065ca:	1851      	adds	r1, r2, r1
 80065cc:	6339      	str	r1, [r7, #48]	@ 0x30
 80065ce:	4649      	mov	r1, r9
 80065d0:	414b      	adcs	r3, r1
 80065d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80065d4:	f04f 0200 	mov.w	r2, #0
 80065d8:	f04f 0300 	mov.w	r3, #0
 80065dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80065e0:	4659      	mov	r1, fp
 80065e2:	00cb      	lsls	r3, r1, #3
 80065e4:	4651      	mov	r1, sl
 80065e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065ea:	4651      	mov	r1, sl
 80065ec:	00ca      	lsls	r2, r1, #3
 80065ee:	4610      	mov	r0, r2
 80065f0:	4619      	mov	r1, r3
 80065f2:	4603      	mov	r3, r0
 80065f4:	4642      	mov	r2, r8
 80065f6:	189b      	adds	r3, r3, r2
 80065f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80065fc:	464b      	mov	r3, r9
 80065fe:	460a      	mov	r2, r1
 8006600:	eb42 0303 	adc.w	r3, r2, r3
 8006604:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006614:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006618:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800661c:	460b      	mov	r3, r1
 800661e:	18db      	adds	r3, r3, r3
 8006620:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006622:	4613      	mov	r3, r2
 8006624:	eb42 0303 	adc.w	r3, r2, r3
 8006628:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800662a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800662e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006632:	f7f9 fe3d 	bl	80002b0 <__aeabi_uldivmod>
 8006636:	4602      	mov	r2, r0
 8006638:	460b      	mov	r3, r1
 800663a:	4b0d      	ldr	r3, [pc, #52]	@ (8006670 <UART_SetConfig+0x2d4>)
 800663c:	fba3 1302 	umull	r1, r3, r3, r2
 8006640:	095b      	lsrs	r3, r3, #5
 8006642:	2164      	movs	r1, #100	@ 0x64
 8006644:	fb01 f303 	mul.w	r3, r1, r3
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	00db      	lsls	r3, r3, #3
 800664c:	3332      	adds	r3, #50	@ 0x32
 800664e:	4a08      	ldr	r2, [pc, #32]	@ (8006670 <UART_SetConfig+0x2d4>)
 8006650:	fba2 2303 	umull	r2, r3, r2, r3
 8006654:	095b      	lsrs	r3, r3, #5
 8006656:	f003 0207 	and.w	r2, r3, #7
 800665a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4422      	add	r2, r4
 8006662:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006664:	e106      	b.n	8006874 <UART_SetConfig+0x4d8>
 8006666:	bf00      	nop
 8006668:	40011000 	.word	0x40011000
 800666c:	40011400 	.word	0x40011400
 8006670:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006674:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006678:	2200      	movs	r2, #0
 800667a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800667e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006682:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006686:	4642      	mov	r2, r8
 8006688:	464b      	mov	r3, r9
 800668a:	1891      	adds	r1, r2, r2
 800668c:	6239      	str	r1, [r7, #32]
 800668e:	415b      	adcs	r3, r3
 8006690:	627b      	str	r3, [r7, #36]	@ 0x24
 8006692:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006696:	4641      	mov	r1, r8
 8006698:	1854      	adds	r4, r2, r1
 800669a:	4649      	mov	r1, r9
 800669c:	eb43 0501 	adc.w	r5, r3, r1
 80066a0:	f04f 0200 	mov.w	r2, #0
 80066a4:	f04f 0300 	mov.w	r3, #0
 80066a8:	00eb      	lsls	r3, r5, #3
 80066aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80066ae:	00e2      	lsls	r2, r4, #3
 80066b0:	4614      	mov	r4, r2
 80066b2:	461d      	mov	r5, r3
 80066b4:	4643      	mov	r3, r8
 80066b6:	18e3      	adds	r3, r4, r3
 80066b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80066bc:	464b      	mov	r3, r9
 80066be:	eb45 0303 	adc.w	r3, r5, r3
 80066c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80066c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80066d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80066d6:	f04f 0200 	mov.w	r2, #0
 80066da:	f04f 0300 	mov.w	r3, #0
 80066de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80066e2:	4629      	mov	r1, r5
 80066e4:	008b      	lsls	r3, r1, #2
 80066e6:	4621      	mov	r1, r4
 80066e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066ec:	4621      	mov	r1, r4
 80066ee:	008a      	lsls	r2, r1, #2
 80066f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80066f4:	f7f9 fddc 	bl	80002b0 <__aeabi_uldivmod>
 80066f8:	4602      	mov	r2, r0
 80066fa:	460b      	mov	r3, r1
 80066fc:	4b60      	ldr	r3, [pc, #384]	@ (8006880 <UART_SetConfig+0x4e4>)
 80066fe:	fba3 2302 	umull	r2, r3, r3, r2
 8006702:	095b      	lsrs	r3, r3, #5
 8006704:	011c      	lsls	r4, r3, #4
 8006706:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800670a:	2200      	movs	r2, #0
 800670c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006710:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006714:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006718:	4642      	mov	r2, r8
 800671a:	464b      	mov	r3, r9
 800671c:	1891      	adds	r1, r2, r2
 800671e:	61b9      	str	r1, [r7, #24]
 8006720:	415b      	adcs	r3, r3
 8006722:	61fb      	str	r3, [r7, #28]
 8006724:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006728:	4641      	mov	r1, r8
 800672a:	1851      	adds	r1, r2, r1
 800672c:	6139      	str	r1, [r7, #16]
 800672e:	4649      	mov	r1, r9
 8006730:	414b      	adcs	r3, r1
 8006732:	617b      	str	r3, [r7, #20]
 8006734:	f04f 0200 	mov.w	r2, #0
 8006738:	f04f 0300 	mov.w	r3, #0
 800673c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006740:	4659      	mov	r1, fp
 8006742:	00cb      	lsls	r3, r1, #3
 8006744:	4651      	mov	r1, sl
 8006746:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800674a:	4651      	mov	r1, sl
 800674c:	00ca      	lsls	r2, r1, #3
 800674e:	4610      	mov	r0, r2
 8006750:	4619      	mov	r1, r3
 8006752:	4603      	mov	r3, r0
 8006754:	4642      	mov	r2, r8
 8006756:	189b      	adds	r3, r3, r2
 8006758:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800675c:	464b      	mov	r3, r9
 800675e:	460a      	mov	r2, r1
 8006760:	eb42 0303 	adc.w	r3, r2, r3
 8006764:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006772:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006774:	f04f 0200 	mov.w	r2, #0
 8006778:	f04f 0300 	mov.w	r3, #0
 800677c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006780:	4649      	mov	r1, r9
 8006782:	008b      	lsls	r3, r1, #2
 8006784:	4641      	mov	r1, r8
 8006786:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800678a:	4641      	mov	r1, r8
 800678c:	008a      	lsls	r2, r1, #2
 800678e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006792:	f7f9 fd8d 	bl	80002b0 <__aeabi_uldivmod>
 8006796:	4602      	mov	r2, r0
 8006798:	460b      	mov	r3, r1
 800679a:	4611      	mov	r1, r2
 800679c:	4b38      	ldr	r3, [pc, #224]	@ (8006880 <UART_SetConfig+0x4e4>)
 800679e:	fba3 2301 	umull	r2, r3, r3, r1
 80067a2:	095b      	lsrs	r3, r3, #5
 80067a4:	2264      	movs	r2, #100	@ 0x64
 80067a6:	fb02 f303 	mul.w	r3, r2, r3
 80067aa:	1acb      	subs	r3, r1, r3
 80067ac:	011b      	lsls	r3, r3, #4
 80067ae:	3332      	adds	r3, #50	@ 0x32
 80067b0:	4a33      	ldr	r2, [pc, #204]	@ (8006880 <UART_SetConfig+0x4e4>)
 80067b2:	fba2 2303 	umull	r2, r3, r2, r3
 80067b6:	095b      	lsrs	r3, r3, #5
 80067b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80067bc:	441c      	add	r4, r3
 80067be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067c2:	2200      	movs	r2, #0
 80067c4:	673b      	str	r3, [r7, #112]	@ 0x70
 80067c6:	677a      	str	r2, [r7, #116]	@ 0x74
 80067c8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80067cc:	4642      	mov	r2, r8
 80067ce:	464b      	mov	r3, r9
 80067d0:	1891      	adds	r1, r2, r2
 80067d2:	60b9      	str	r1, [r7, #8]
 80067d4:	415b      	adcs	r3, r3
 80067d6:	60fb      	str	r3, [r7, #12]
 80067d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80067dc:	4641      	mov	r1, r8
 80067de:	1851      	adds	r1, r2, r1
 80067e0:	6039      	str	r1, [r7, #0]
 80067e2:	4649      	mov	r1, r9
 80067e4:	414b      	adcs	r3, r1
 80067e6:	607b      	str	r3, [r7, #4]
 80067e8:	f04f 0200 	mov.w	r2, #0
 80067ec:	f04f 0300 	mov.w	r3, #0
 80067f0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80067f4:	4659      	mov	r1, fp
 80067f6:	00cb      	lsls	r3, r1, #3
 80067f8:	4651      	mov	r1, sl
 80067fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80067fe:	4651      	mov	r1, sl
 8006800:	00ca      	lsls	r2, r1, #3
 8006802:	4610      	mov	r0, r2
 8006804:	4619      	mov	r1, r3
 8006806:	4603      	mov	r3, r0
 8006808:	4642      	mov	r2, r8
 800680a:	189b      	adds	r3, r3, r2
 800680c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800680e:	464b      	mov	r3, r9
 8006810:	460a      	mov	r2, r1
 8006812:	eb42 0303 	adc.w	r3, r2, r3
 8006816:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	663b      	str	r3, [r7, #96]	@ 0x60
 8006822:	667a      	str	r2, [r7, #100]	@ 0x64
 8006824:	f04f 0200 	mov.w	r2, #0
 8006828:	f04f 0300 	mov.w	r3, #0
 800682c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006830:	4649      	mov	r1, r9
 8006832:	008b      	lsls	r3, r1, #2
 8006834:	4641      	mov	r1, r8
 8006836:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800683a:	4641      	mov	r1, r8
 800683c:	008a      	lsls	r2, r1, #2
 800683e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006842:	f7f9 fd35 	bl	80002b0 <__aeabi_uldivmod>
 8006846:	4602      	mov	r2, r0
 8006848:	460b      	mov	r3, r1
 800684a:	4b0d      	ldr	r3, [pc, #52]	@ (8006880 <UART_SetConfig+0x4e4>)
 800684c:	fba3 1302 	umull	r1, r3, r3, r2
 8006850:	095b      	lsrs	r3, r3, #5
 8006852:	2164      	movs	r1, #100	@ 0x64
 8006854:	fb01 f303 	mul.w	r3, r1, r3
 8006858:	1ad3      	subs	r3, r2, r3
 800685a:	011b      	lsls	r3, r3, #4
 800685c:	3332      	adds	r3, #50	@ 0x32
 800685e:	4a08      	ldr	r2, [pc, #32]	@ (8006880 <UART_SetConfig+0x4e4>)
 8006860:	fba2 2303 	umull	r2, r3, r2, r3
 8006864:	095b      	lsrs	r3, r3, #5
 8006866:	f003 020f 	and.w	r2, r3, #15
 800686a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4422      	add	r2, r4
 8006872:	609a      	str	r2, [r3, #8]
}
 8006874:	bf00      	nop
 8006876:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800687a:	46bd      	mov	sp, r7
 800687c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006880:	51eb851f 	.word	0x51eb851f

08006884 <std>:
 8006884:	2300      	movs	r3, #0
 8006886:	b510      	push	{r4, lr}
 8006888:	4604      	mov	r4, r0
 800688a:	e9c0 3300 	strd	r3, r3, [r0]
 800688e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006892:	6083      	str	r3, [r0, #8]
 8006894:	8181      	strh	r1, [r0, #12]
 8006896:	6643      	str	r3, [r0, #100]	@ 0x64
 8006898:	81c2      	strh	r2, [r0, #14]
 800689a:	6183      	str	r3, [r0, #24]
 800689c:	4619      	mov	r1, r3
 800689e:	2208      	movs	r2, #8
 80068a0:	305c      	adds	r0, #92	@ 0x5c
 80068a2:	f000 fa59 	bl	8006d58 <memset>
 80068a6:	4b0d      	ldr	r3, [pc, #52]	@ (80068dc <std+0x58>)
 80068a8:	6263      	str	r3, [r4, #36]	@ 0x24
 80068aa:	4b0d      	ldr	r3, [pc, #52]	@ (80068e0 <std+0x5c>)
 80068ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 80068ae:	4b0d      	ldr	r3, [pc, #52]	@ (80068e4 <std+0x60>)
 80068b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80068b2:	4b0d      	ldr	r3, [pc, #52]	@ (80068e8 <std+0x64>)
 80068b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80068b6:	4b0d      	ldr	r3, [pc, #52]	@ (80068ec <std+0x68>)
 80068b8:	6224      	str	r4, [r4, #32]
 80068ba:	429c      	cmp	r4, r3
 80068bc:	d006      	beq.n	80068cc <std+0x48>
 80068be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80068c2:	4294      	cmp	r4, r2
 80068c4:	d002      	beq.n	80068cc <std+0x48>
 80068c6:	33d0      	adds	r3, #208	@ 0xd0
 80068c8:	429c      	cmp	r4, r3
 80068ca:	d105      	bne.n	80068d8 <std+0x54>
 80068cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80068d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068d4:	f000 bb4a 	b.w	8006f6c <__retarget_lock_init_recursive>
 80068d8:	bd10      	pop	{r4, pc}
 80068da:	bf00      	nop
 80068dc:	08006ba9 	.word	0x08006ba9
 80068e0:	08006bcb 	.word	0x08006bcb
 80068e4:	08006c03 	.word	0x08006c03
 80068e8:	08006c27 	.word	0x08006c27
 80068ec:	20000ba8 	.word	0x20000ba8

080068f0 <stdio_exit_handler>:
 80068f0:	4a02      	ldr	r2, [pc, #8]	@ (80068fc <stdio_exit_handler+0xc>)
 80068f2:	4903      	ldr	r1, [pc, #12]	@ (8006900 <stdio_exit_handler+0x10>)
 80068f4:	4803      	ldr	r0, [pc, #12]	@ (8006904 <stdio_exit_handler+0x14>)
 80068f6:	f000 b869 	b.w	80069cc <_fwalk_sglue>
 80068fa:	bf00      	nop
 80068fc:	20000028 	.word	0x20000028
 8006900:	08007b31 	.word	0x08007b31
 8006904:	20000038 	.word	0x20000038

08006908 <cleanup_stdio>:
 8006908:	6841      	ldr	r1, [r0, #4]
 800690a:	4b0c      	ldr	r3, [pc, #48]	@ (800693c <cleanup_stdio+0x34>)
 800690c:	4299      	cmp	r1, r3
 800690e:	b510      	push	{r4, lr}
 8006910:	4604      	mov	r4, r0
 8006912:	d001      	beq.n	8006918 <cleanup_stdio+0x10>
 8006914:	f001 f90c 	bl	8007b30 <_fflush_r>
 8006918:	68a1      	ldr	r1, [r4, #8]
 800691a:	4b09      	ldr	r3, [pc, #36]	@ (8006940 <cleanup_stdio+0x38>)
 800691c:	4299      	cmp	r1, r3
 800691e:	d002      	beq.n	8006926 <cleanup_stdio+0x1e>
 8006920:	4620      	mov	r0, r4
 8006922:	f001 f905 	bl	8007b30 <_fflush_r>
 8006926:	68e1      	ldr	r1, [r4, #12]
 8006928:	4b06      	ldr	r3, [pc, #24]	@ (8006944 <cleanup_stdio+0x3c>)
 800692a:	4299      	cmp	r1, r3
 800692c:	d004      	beq.n	8006938 <cleanup_stdio+0x30>
 800692e:	4620      	mov	r0, r4
 8006930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006934:	f001 b8fc 	b.w	8007b30 <_fflush_r>
 8006938:	bd10      	pop	{r4, pc}
 800693a:	bf00      	nop
 800693c:	20000ba8 	.word	0x20000ba8
 8006940:	20000c10 	.word	0x20000c10
 8006944:	20000c78 	.word	0x20000c78

08006948 <global_stdio_init.part.0>:
 8006948:	b510      	push	{r4, lr}
 800694a:	4b0b      	ldr	r3, [pc, #44]	@ (8006978 <global_stdio_init.part.0+0x30>)
 800694c:	4c0b      	ldr	r4, [pc, #44]	@ (800697c <global_stdio_init.part.0+0x34>)
 800694e:	4a0c      	ldr	r2, [pc, #48]	@ (8006980 <global_stdio_init.part.0+0x38>)
 8006950:	601a      	str	r2, [r3, #0]
 8006952:	4620      	mov	r0, r4
 8006954:	2200      	movs	r2, #0
 8006956:	2104      	movs	r1, #4
 8006958:	f7ff ff94 	bl	8006884 <std>
 800695c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006960:	2201      	movs	r2, #1
 8006962:	2109      	movs	r1, #9
 8006964:	f7ff ff8e 	bl	8006884 <std>
 8006968:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800696c:	2202      	movs	r2, #2
 800696e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006972:	2112      	movs	r1, #18
 8006974:	f7ff bf86 	b.w	8006884 <std>
 8006978:	20000ce0 	.word	0x20000ce0
 800697c:	20000ba8 	.word	0x20000ba8
 8006980:	080068f1 	.word	0x080068f1

08006984 <__sfp_lock_acquire>:
 8006984:	4801      	ldr	r0, [pc, #4]	@ (800698c <__sfp_lock_acquire+0x8>)
 8006986:	f000 baf2 	b.w	8006f6e <__retarget_lock_acquire_recursive>
 800698a:	bf00      	nop
 800698c:	20000ce9 	.word	0x20000ce9

08006990 <__sfp_lock_release>:
 8006990:	4801      	ldr	r0, [pc, #4]	@ (8006998 <__sfp_lock_release+0x8>)
 8006992:	f000 baed 	b.w	8006f70 <__retarget_lock_release_recursive>
 8006996:	bf00      	nop
 8006998:	20000ce9 	.word	0x20000ce9

0800699c <__sinit>:
 800699c:	b510      	push	{r4, lr}
 800699e:	4604      	mov	r4, r0
 80069a0:	f7ff fff0 	bl	8006984 <__sfp_lock_acquire>
 80069a4:	6a23      	ldr	r3, [r4, #32]
 80069a6:	b11b      	cbz	r3, 80069b0 <__sinit+0x14>
 80069a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069ac:	f7ff bff0 	b.w	8006990 <__sfp_lock_release>
 80069b0:	4b04      	ldr	r3, [pc, #16]	@ (80069c4 <__sinit+0x28>)
 80069b2:	6223      	str	r3, [r4, #32]
 80069b4:	4b04      	ldr	r3, [pc, #16]	@ (80069c8 <__sinit+0x2c>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d1f5      	bne.n	80069a8 <__sinit+0xc>
 80069bc:	f7ff ffc4 	bl	8006948 <global_stdio_init.part.0>
 80069c0:	e7f2      	b.n	80069a8 <__sinit+0xc>
 80069c2:	bf00      	nop
 80069c4:	08006909 	.word	0x08006909
 80069c8:	20000ce0 	.word	0x20000ce0

080069cc <_fwalk_sglue>:
 80069cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069d0:	4607      	mov	r7, r0
 80069d2:	4688      	mov	r8, r1
 80069d4:	4614      	mov	r4, r2
 80069d6:	2600      	movs	r6, #0
 80069d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80069dc:	f1b9 0901 	subs.w	r9, r9, #1
 80069e0:	d505      	bpl.n	80069ee <_fwalk_sglue+0x22>
 80069e2:	6824      	ldr	r4, [r4, #0]
 80069e4:	2c00      	cmp	r4, #0
 80069e6:	d1f7      	bne.n	80069d8 <_fwalk_sglue+0xc>
 80069e8:	4630      	mov	r0, r6
 80069ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069ee:	89ab      	ldrh	r3, [r5, #12]
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d907      	bls.n	8006a04 <_fwalk_sglue+0x38>
 80069f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069f8:	3301      	adds	r3, #1
 80069fa:	d003      	beq.n	8006a04 <_fwalk_sglue+0x38>
 80069fc:	4629      	mov	r1, r5
 80069fe:	4638      	mov	r0, r7
 8006a00:	47c0      	blx	r8
 8006a02:	4306      	orrs	r6, r0
 8006a04:	3568      	adds	r5, #104	@ 0x68
 8006a06:	e7e9      	b.n	80069dc <_fwalk_sglue+0x10>

08006a08 <iprintf>:
 8006a08:	b40f      	push	{r0, r1, r2, r3}
 8006a0a:	b507      	push	{r0, r1, r2, lr}
 8006a0c:	4906      	ldr	r1, [pc, #24]	@ (8006a28 <iprintf+0x20>)
 8006a0e:	ab04      	add	r3, sp, #16
 8006a10:	6808      	ldr	r0, [r1, #0]
 8006a12:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a16:	6881      	ldr	r1, [r0, #8]
 8006a18:	9301      	str	r3, [sp, #4]
 8006a1a:	f000 fd61 	bl	80074e0 <_vfiprintf_r>
 8006a1e:	b003      	add	sp, #12
 8006a20:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a24:	b004      	add	sp, #16
 8006a26:	4770      	bx	lr
 8006a28:	20000034 	.word	0x20000034

08006a2c <putchar>:
 8006a2c:	4b02      	ldr	r3, [pc, #8]	@ (8006a38 <putchar+0xc>)
 8006a2e:	4601      	mov	r1, r0
 8006a30:	6818      	ldr	r0, [r3, #0]
 8006a32:	6882      	ldr	r2, [r0, #8]
 8006a34:	f001 b918 	b.w	8007c68 <_putc_r>
 8006a38:	20000034 	.word	0x20000034

08006a3c <_puts_r>:
 8006a3c:	6a03      	ldr	r3, [r0, #32]
 8006a3e:	b570      	push	{r4, r5, r6, lr}
 8006a40:	6884      	ldr	r4, [r0, #8]
 8006a42:	4605      	mov	r5, r0
 8006a44:	460e      	mov	r6, r1
 8006a46:	b90b      	cbnz	r3, 8006a4c <_puts_r+0x10>
 8006a48:	f7ff ffa8 	bl	800699c <__sinit>
 8006a4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a4e:	07db      	lsls	r3, r3, #31
 8006a50:	d405      	bmi.n	8006a5e <_puts_r+0x22>
 8006a52:	89a3      	ldrh	r3, [r4, #12]
 8006a54:	0598      	lsls	r0, r3, #22
 8006a56:	d402      	bmi.n	8006a5e <_puts_r+0x22>
 8006a58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a5a:	f000 fa88 	bl	8006f6e <__retarget_lock_acquire_recursive>
 8006a5e:	89a3      	ldrh	r3, [r4, #12]
 8006a60:	0719      	lsls	r1, r3, #28
 8006a62:	d502      	bpl.n	8006a6a <_puts_r+0x2e>
 8006a64:	6923      	ldr	r3, [r4, #16]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d135      	bne.n	8006ad6 <_puts_r+0x9a>
 8006a6a:	4621      	mov	r1, r4
 8006a6c:	4628      	mov	r0, r5
 8006a6e:	f000 f91d 	bl	8006cac <__swsetup_r>
 8006a72:	b380      	cbz	r0, 8006ad6 <_puts_r+0x9a>
 8006a74:	f04f 35ff 	mov.w	r5, #4294967295
 8006a78:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a7a:	07da      	lsls	r2, r3, #31
 8006a7c:	d405      	bmi.n	8006a8a <_puts_r+0x4e>
 8006a7e:	89a3      	ldrh	r3, [r4, #12]
 8006a80:	059b      	lsls	r3, r3, #22
 8006a82:	d402      	bmi.n	8006a8a <_puts_r+0x4e>
 8006a84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a86:	f000 fa73 	bl	8006f70 <__retarget_lock_release_recursive>
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	bd70      	pop	{r4, r5, r6, pc}
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	da04      	bge.n	8006a9c <_puts_r+0x60>
 8006a92:	69a2      	ldr	r2, [r4, #24]
 8006a94:	429a      	cmp	r2, r3
 8006a96:	dc17      	bgt.n	8006ac8 <_puts_r+0x8c>
 8006a98:	290a      	cmp	r1, #10
 8006a9a:	d015      	beq.n	8006ac8 <_puts_r+0x8c>
 8006a9c:	6823      	ldr	r3, [r4, #0]
 8006a9e:	1c5a      	adds	r2, r3, #1
 8006aa0:	6022      	str	r2, [r4, #0]
 8006aa2:	7019      	strb	r1, [r3, #0]
 8006aa4:	68a3      	ldr	r3, [r4, #8]
 8006aa6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006aaa:	3b01      	subs	r3, #1
 8006aac:	60a3      	str	r3, [r4, #8]
 8006aae:	2900      	cmp	r1, #0
 8006ab0:	d1ed      	bne.n	8006a8e <_puts_r+0x52>
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	da11      	bge.n	8006ada <_puts_r+0x9e>
 8006ab6:	4622      	mov	r2, r4
 8006ab8:	210a      	movs	r1, #10
 8006aba:	4628      	mov	r0, r5
 8006abc:	f000 f8b7 	bl	8006c2e <__swbuf_r>
 8006ac0:	3001      	adds	r0, #1
 8006ac2:	d0d7      	beq.n	8006a74 <_puts_r+0x38>
 8006ac4:	250a      	movs	r5, #10
 8006ac6:	e7d7      	b.n	8006a78 <_puts_r+0x3c>
 8006ac8:	4622      	mov	r2, r4
 8006aca:	4628      	mov	r0, r5
 8006acc:	f000 f8af 	bl	8006c2e <__swbuf_r>
 8006ad0:	3001      	adds	r0, #1
 8006ad2:	d1e7      	bne.n	8006aa4 <_puts_r+0x68>
 8006ad4:	e7ce      	b.n	8006a74 <_puts_r+0x38>
 8006ad6:	3e01      	subs	r6, #1
 8006ad8:	e7e4      	b.n	8006aa4 <_puts_r+0x68>
 8006ada:	6823      	ldr	r3, [r4, #0]
 8006adc:	1c5a      	adds	r2, r3, #1
 8006ade:	6022      	str	r2, [r4, #0]
 8006ae0:	220a      	movs	r2, #10
 8006ae2:	701a      	strb	r2, [r3, #0]
 8006ae4:	e7ee      	b.n	8006ac4 <_puts_r+0x88>
	...

08006ae8 <puts>:
 8006ae8:	4b02      	ldr	r3, [pc, #8]	@ (8006af4 <puts+0xc>)
 8006aea:	4601      	mov	r1, r0
 8006aec:	6818      	ldr	r0, [r3, #0]
 8006aee:	f7ff bfa5 	b.w	8006a3c <_puts_r>
 8006af2:	bf00      	nop
 8006af4:	20000034 	.word	0x20000034

08006af8 <sniprintf>:
 8006af8:	b40c      	push	{r2, r3}
 8006afa:	b530      	push	{r4, r5, lr}
 8006afc:	4b18      	ldr	r3, [pc, #96]	@ (8006b60 <sniprintf+0x68>)
 8006afe:	1e0c      	subs	r4, r1, #0
 8006b00:	681d      	ldr	r5, [r3, #0]
 8006b02:	b09d      	sub	sp, #116	@ 0x74
 8006b04:	da08      	bge.n	8006b18 <sniprintf+0x20>
 8006b06:	238b      	movs	r3, #139	@ 0x8b
 8006b08:	602b      	str	r3, [r5, #0]
 8006b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b0e:	b01d      	add	sp, #116	@ 0x74
 8006b10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006b14:	b002      	add	sp, #8
 8006b16:	4770      	bx	lr
 8006b18:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006b1c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006b20:	f04f 0300 	mov.w	r3, #0
 8006b24:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006b26:	bf14      	ite	ne
 8006b28:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006b2c:	4623      	moveq	r3, r4
 8006b2e:	9304      	str	r3, [sp, #16]
 8006b30:	9307      	str	r3, [sp, #28]
 8006b32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006b36:	9002      	str	r0, [sp, #8]
 8006b38:	9006      	str	r0, [sp, #24]
 8006b3a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006b3e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006b40:	ab21      	add	r3, sp, #132	@ 0x84
 8006b42:	a902      	add	r1, sp, #8
 8006b44:	4628      	mov	r0, r5
 8006b46:	9301      	str	r3, [sp, #4]
 8006b48:	f000 fba4 	bl	8007294 <_svfiprintf_r>
 8006b4c:	1c43      	adds	r3, r0, #1
 8006b4e:	bfbc      	itt	lt
 8006b50:	238b      	movlt	r3, #139	@ 0x8b
 8006b52:	602b      	strlt	r3, [r5, #0]
 8006b54:	2c00      	cmp	r4, #0
 8006b56:	d0da      	beq.n	8006b0e <sniprintf+0x16>
 8006b58:	9b02      	ldr	r3, [sp, #8]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	701a      	strb	r2, [r3, #0]
 8006b5e:	e7d6      	b.n	8006b0e <sniprintf+0x16>
 8006b60:	20000034 	.word	0x20000034

08006b64 <siprintf>:
 8006b64:	b40e      	push	{r1, r2, r3}
 8006b66:	b510      	push	{r4, lr}
 8006b68:	b09d      	sub	sp, #116	@ 0x74
 8006b6a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006b6c:	9002      	str	r0, [sp, #8]
 8006b6e:	9006      	str	r0, [sp, #24]
 8006b70:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006b74:	480a      	ldr	r0, [pc, #40]	@ (8006ba0 <siprintf+0x3c>)
 8006b76:	9107      	str	r1, [sp, #28]
 8006b78:	9104      	str	r1, [sp, #16]
 8006b7a:	490a      	ldr	r1, [pc, #40]	@ (8006ba4 <siprintf+0x40>)
 8006b7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b80:	9105      	str	r1, [sp, #20]
 8006b82:	2400      	movs	r4, #0
 8006b84:	a902      	add	r1, sp, #8
 8006b86:	6800      	ldr	r0, [r0, #0]
 8006b88:	9301      	str	r3, [sp, #4]
 8006b8a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006b8c:	f000 fb82 	bl	8007294 <_svfiprintf_r>
 8006b90:	9b02      	ldr	r3, [sp, #8]
 8006b92:	701c      	strb	r4, [r3, #0]
 8006b94:	b01d      	add	sp, #116	@ 0x74
 8006b96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b9a:	b003      	add	sp, #12
 8006b9c:	4770      	bx	lr
 8006b9e:	bf00      	nop
 8006ba0:	20000034 	.word	0x20000034
 8006ba4:	ffff0208 	.word	0xffff0208

08006ba8 <__sread>:
 8006ba8:	b510      	push	{r4, lr}
 8006baa:	460c      	mov	r4, r1
 8006bac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bb0:	f000 f98e 	bl	8006ed0 <_read_r>
 8006bb4:	2800      	cmp	r0, #0
 8006bb6:	bfab      	itete	ge
 8006bb8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006bba:	89a3      	ldrhlt	r3, [r4, #12]
 8006bbc:	181b      	addge	r3, r3, r0
 8006bbe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006bc2:	bfac      	ite	ge
 8006bc4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006bc6:	81a3      	strhlt	r3, [r4, #12]
 8006bc8:	bd10      	pop	{r4, pc}

08006bca <__swrite>:
 8006bca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bce:	461f      	mov	r7, r3
 8006bd0:	898b      	ldrh	r3, [r1, #12]
 8006bd2:	05db      	lsls	r3, r3, #23
 8006bd4:	4605      	mov	r5, r0
 8006bd6:	460c      	mov	r4, r1
 8006bd8:	4616      	mov	r6, r2
 8006bda:	d505      	bpl.n	8006be8 <__swrite+0x1e>
 8006bdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006be0:	2302      	movs	r3, #2
 8006be2:	2200      	movs	r2, #0
 8006be4:	f000 f962 	bl	8006eac <_lseek_r>
 8006be8:	89a3      	ldrh	r3, [r4, #12]
 8006bea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006bee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006bf2:	81a3      	strh	r3, [r4, #12]
 8006bf4:	4632      	mov	r2, r6
 8006bf6:	463b      	mov	r3, r7
 8006bf8:	4628      	mov	r0, r5
 8006bfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006bfe:	f000 b979 	b.w	8006ef4 <_write_r>

08006c02 <__sseek>:
 8006c02:	b510      	push	{r4, lr}
 8006c04:	460c      	mov	r4, r1
 8006c06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c0a:	f000 f94f 	bl	8006eac <_lseek_r>
 8006c0e:	1c43      	adds	r3, r0, #1
 8006c10:	89a3      	ldrh	r3, [r4, #12]
 8006c12:	bf15      	itete	ne
 8006c14:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006c16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006c1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006c1e:	81a3      	strheq	r3, [r4, #12]
 8006c20:	bf18      	it	ne
 8006c22:	81a3      	strhne	r3, [r4, #12]
 8006c24:	bd10      	pop	{r4, pc}

08006c26 <__sclose>:
 8006c26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c2a:	f000 b92f 	b.w	8006e8c <_close_r>

08006c2e <__swbuf_r>:
 8006c2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c30:	460e      	mov	r6, r1
 8006c32:	4614      	mov	r4, r2
 8006c34:	4605      	mov	r5, r0
 8006c36:	b118      	cbz	r0, 8006c40 <__swbuf_r+0x12>
 8006c38:	6a03      	ldr	r3, [r0, #32]
 8006c3a:	b90b      	cbnz	r3, 8006c40 <__swbuf_r+0x12>
 8006c3c:	f7ff feae 	bl	800699c <__sinit>
 8006c40:	69a3      	ldr	r3, [r4, #24]
 8006c42:	60a3      	str	r3, [r4, #8]
 8006c44:	89a3      	ldrh	r3, [r4, #12]
 8006c46:	071a      	lsls	r2, r3, #28
 8006c48:	d501      	bpl.n	8006c4e <__swbuf_r+0x20>
 8006c4a:	6923      	ldr	r3, [r4, #16]
 8006c4c:	b943      	cbnz	r3, 8006c60 <__swbuf_r+0x32>
 8006c4e:	4621      	mov	r1, r4
 8006c50:	4628      	mov	r0, r5
 8006c52:	f000 f82b 	bl	8006cac <__swsetup_r>
 8006c56:	b118      	cbz	r0, 8006c60 <__swbuf_r+0x32>
 8006c58:	f04f 37ff 	mov.w	r7, #4294967295
 8006c5c:	4638      	mov	r0, r7
 8006c5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c60:	6823      	ldr	r3, [r4, #0]
 8006c62:	6922      	ldr	r2, [r4, #16]
 8006c64:	1a98      	subs	r0, r3, r2
 8006c66:	6963      	ldr	r3, [r4, #20]
 8006c68:	b2f6      	uxtb	r6, r6
 8006c6a:	4283      	cmp	r3, r0
 8006c6c:	4637      	mov	r7, r6
 8006c6e:	dc05      	bgt.n	8006c7c <__swbuf_r+0x4e>
 8006c70:	4621      	mov	r1, r4
 8006c72:	4628      	mov	r0, r5
 8006c74:	f000 ff5c 	bl	8007b30 <_fflush_r>
 8006c78:	2800      	cmp	r0, #0
 8006c7a:	d1ed      	bne.n	8006c58 <__swbuf_r+0x2a>
 8006c7c:	68a3      	ldr	r3, [r4, #8]
 8006c7e:	3b01      	subs	r3, #1
 8006c80:	60a3      	str	r3, [r4, #8]
 8006c82:	6823      	ldr	r3, [r4, #0]
 8006c84:	1c5a      	adds	r2, r3, #1
 8006c86:	6022      	str	r2, [r4, #0]
 8006c88:	701e      	strb	r6, [r3, #0]
 8006c8a:	6962      	ldr	r2, [r4, #20]
 8006c8c:	1c43      	adds	r3, r0, #1
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d004      	beq.n	8006c9c <__swbuf_r+0x6e>
 8006c92:	89a3      	ldrh	r3, [r4, #12]
 8006c94:	07db      	lsls	r3, r3, #31
 8006c96:	d5e1      	bpl.n	8006c5c <__swbuf_r+0x2e>
 8006c98:	2e0a      	cmp	r6, #10
 8006c9a:	d1df      	bne.n	8006c5c <__swbuf_r+0x2e>
 8006c9c:	4621      	mov	r1, r4
 8006c9e:	4628      	mov	r0, r5
 8006ca0:	f000 ff46 	bl	8007b30 <_fflush_r>
 8006ca4:	2800      	cmp	r0, #0
 8006ca6:	d0d9      	beq.n	8006c5c <__swbuf_r+0x2e>
 8006ca8:	e7d6      	b.n	8006c58 <__swbuf_r+0x2a>
	...

08006cac <__swsetup_r>:
 8006cac:	b538      	push	{r3, r4, r5, lr}
 8006cae:	4b29      	ldr	r3, [pc, #164]	@ (8006d54 <__swsetup_r+0xa8>)
 8006cb0:	4605      	mov	r5, r0
 8006cb2:	6818      	ldr	r0, [r3, #0]
 8006cb4:	460c      	mov	r4, r1
 8006cb6:	b118      	cbz	r0, 8006cc0 <__swsetup_r+0x14>
 8006cb8:	6a03      	ldr	r3, [r0, #32]
 8006cba:	b90b      	cbnz	r3, 8006cc0 <__swsetup_r+0x14>
 8006cbc:	f7ff fe6e 	bl	800699c <__sinit>
 8006cc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cc4:	0719      	lsls	r1, r3, #28
 8006cc6:	d422      	bmi.n	8006d0e <__swsetup_r+0x62>
 8006cc8:	06da      	lsls	r2, r3, #27
 8006cca:	d407      	bmi.n	8006cdc <__swsetup_r+0x30>
 8006ccc:	2209      	movs	r2, #9
 8006cce:	602a      	str	r2, [r5, #0]
 8006cd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cd4:	81a3      	strh	r3, [r4, #12]
 8006cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8006cda:	e033      	b.n	8006d44 <__swsetup_r+0x98>
 8006cdc:	0758      	lsls	r0, r3, #29
 8006cde:	d512      	bpl.n	8006d06 <__swsetup_r+0x5a>
 8006ce0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ce2:	b141      	cbz	r1, 8006cf6 <__swsetup_r+0x4a>
 8006ce4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ce8:	4299      	cmp	r1, r3
 8006cea:	d002      	beq.n	8006cf2 <__swsetup_r+0x46>
 8006cec:	4628      	mov	r0, r5
 8006cee:	f000 f975 	bl	8006fdc <_free_r>
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	6363      	str	r3, [r4, #52]	@ 0x34
 8006cf6:	89a3      	ldrh	r3, [r4, #12]
 8006cf8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006cfc:	81a3      	strh	r3, [r4, #12]
 8006cfe:	2300      	movs	r3, #0
 8006d00:	6063      	str	r3, [r4, #4]
 8006d02:	6923      	ldr	r3, [r4, #16]
 8006d04:	6023      	str	r3, [r4, #0]
 8006d06:	89a3      	ldrh	r3, [r4, #12]
 8006d08:	f043 0308 	orr.w	r3, r3, #8
 8006d0c:	81a3      	strh	r3, [r4, #12]
 8006d0e:	6923      	ldr	r3, [r4, #16]
 8006d10:	b94b      	cbnz	r3, 8006d26 <__swsetup_r+0x7a>
 8006d12:	89a3      	ldrh	r3, [r4, #12]
 8006d14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006d18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d1c:	d003      	beq.n	8006d26 <__swsetup_r+0x7a>
 8006d1e:	4621      	mov	r1, r4
 8006d20:	4628      	mov	r0, r5
 8006d22:	f000 ff65 	bl	8007bf0 <__smakebuf_r>
 8006d26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d2a:	f013 0201 	ands.w	r2, r3, #1
 8006d2e:	d00a      	beq.n	8006d46 <__swsetup_r+0x9a>
 8006d30:	2200      	movs	r2, #0
 8006d32:	60a2      	str	r2, [r4, #8]
 8006d34:	6962      	ldr	r2, [r4, #20]
 8006d36:	4252      	negs	r2, r2
 8006d38:	61a2      	str	r2, [r4, #24]
 8006d3a:	6922      	ldr	r2, [r4, #16]
 8006d3c:	b942      	cbnz	r2, 8006d50 <__swsetup_r+0xa4>
 8006d3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006d42:	d1c5      	bne.n	8006cd0 <__swsetup_r+0x24>
 8006d44:	bd38      	pop	{r3, r4, r5, pc}
 8006d46:	0799      	lsls	r1, r3, #30
 8006d48:	bf58      	it	pl
 8006d4a:	6962      	ldrpl	r2, [r4, #20]
 8006d4c:	60a2      	str	r2, [r4, #8]
 8006d4e:	e7f4      	b.n	8006d3a <__swsetup_r+0x8e>
 8006d50:	2000      	movs	r0, #0
 8006d52:	e7f7      	b.n	8006d44 <__swsetup_r+0x98>
 8006d54:	20000034 	.word	0x20000034

08006d58 <memset>:
 8006d58:	4402      	add	r2, r0
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d100      	bne.n	8006d62 <memset+0xa>
 8006d60:	4770      	bx	lr
 8006d62:	f803 1b01 	strb.w	r1, [r3], #1
 8006d66:	e7f9      	b.n	8006d5c <memset+0x4>

08006d68 <strchr>:
 8006d68:	b2c9      	uxtb	r1, r1
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d72:	b112      	cbz	r2, 8006d7a <strchr+0x12>
 8006d74:	428a      	cmp	r2, r1
 8006d76:	d1f9      	bne.n	8006d6c <strchr+0x4>
 8006d78:	4770      	bx	lr
 8006d7a:	2900      	cmp	r1, #0
 8006d7c:	bf18      	it	ne
 8006d7e:	2000      	movne	r0, #0
 8006d80:	4770      	bx	lr

08006d82 <strncmp>:
 8006d82:	b510      	push	{r4, lr}
 8006d84:	b16a      	cbz	r2, 8006da2 <strncmp+0x20>
 8006d86:	3901      	subs	r1, #1
 8006d88:	1884      	adds	r4, r0, r2
 8006d8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d8e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d103      	bne.n	8006d9e <strncmp+0x1c>
 8006d96:	42a0      	cmp	r0, r4
 8006d98:	d001      	beq.n	8006d9e <strncmp+0x1c>
 8006d9a:	2a00      	cmp	r2, #0
 8006d9c:	d1f5      	bne.n	8006d8a <strncmp+0x8>
 8006d9e:	1ad0      	subs	r0, r2, r3
 8006da0:	bd10      	pop	{r4, pc}
 8006da2:	4610      	mov	r0, r2
 8006da4:	e7fc      	b.n	8006da0 <strncmp+0x1e>
	...

08006da8 <strtok>:
 8006da8:	4b16      	ldr	r3, [pc, #88]	@ (8006e04 <strtok+0x5c>)
 8006daa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dae:	681f      	ldr	r7, [r3, #0]
 8006db0:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8006db2:	4605      	mov	r5, r0
 8006db4:	460e      	mov	r6, r1
 8006db6:	b9ec      	cbnz	r4, 8006df4 <strtok+0x4c>
 8006db8:	2050      	movs	r0, #80	@ 0x50
 8006dba:	f000 f959 	bl	8007070 <malloc>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	6478      	str	r0, [r7, #68]	@ 0x44
 8006dc2:	b920      	cbnz	r0, 8006dce <strtok+0x26>
 8006dc4:	4b10      	ldr	r3, [pc, #64]	@ (8006e08 <strtok+0x60>)
 8006dc6:	4811      	ldr	r0, [pc, #68]	@ (8006e0c <strtok+0x64>)
 8006dc8:	215b      	movs	r1, #91	@ 0x5b
 8006dca:	f000 f8e9 	bl	8006fa0 <__assert_func>
 8006dce:	e9c0 4400 	strd	r4, r4, [r0]
 8006dd2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006dd6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006dda:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8006dde:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8006de2:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8006de6:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8006dea:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8006dee:	6184      	str	r4, [r0, #24]
 8006df0:	7704      	strb	r4, [r0, #28]
 8006df2:	6244      	str	r4, [r0, #36]	@ 0x24
 8006df4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006df6:	4631      	mov	r1, r6
 8006df8:	4628      	mov	r0, r5
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e00:	f000 b806 	b.w	8006e10 <__strtok_r>
 8006e04:	20000034 	.word	0x20000034
 8006e08:	0800829c 	.word	0x0800829c
 8006e0c:	080082b3 	.word	0x080082b3

08006e10 <__strtok_r>:
 8006e10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e12:	4604      	mov	r4, r0
 8006e14:	b908      	cbnz	r0, 8006e1a <__strtok_r+0xa>
 8006e16:	6814      	ldr	r4, [r2, #0]
 8006e18:	b144      	cbz	r4, 8006e2c <__strtok_r+0x1c>
 8006e1a:	4620      	mov	r0, r4
 8006e1c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006e20:	460f      	mov	r7, r1
 8006e22:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006e26:	b91e      	cbnz	r6, 8006e30 <__strtok_r+0x20>
 8006e28:	b965      	cbnz	r5, 8006e44 <__strtok_r+0x34>
 8006e2a:	6015      	str	r5, [r2, #0]
 8006e2c:	2000      	movs	r0, #0
 8006e2e:	e005      	b.n	8006e3c <__strtok_r+0x2c>
 8006e30:	42b5      	cmp	r5, r6
 8006e32:	d1f6      	bne.n	8006e22 <__strtok_r+0x12>
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d1f0      	bne.n	8006e1a <__strtok_r+0xa>
 8006e38:	6014      	str	r4, [r2, #0]
 8006e3a:	7003      	strb	r3, [r0, #0]
 8006e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e3e:	461c      	mov	r4, r3
 8006e40:	e00c      	b.n	8006e5c <__strtok_r+0x4c>
 8006e42:	b91d      	cbnz	r5, 8006e4c <__strtok_r+0x3c>
 8006e44:	4627      	mov	r7, r4
 8006e46:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006e4a:	460e      	mov	r6, r1
 8006e4c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006e50:	42ab      	cmp	r3, r5
 8006e52:	d1f6      	bne.n	8006e42 <__strtok_r+0x32>
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d0f2      	beq.n	8006e3e <__strtok_r+0x2e>
 8006e58:	2300      	movs	r3, #0
 8006e5a:	703b      	strb	r3, [r7, #0]
 8006e5c:	6014      	str	r4, [r2, #0]
 8006e5e:	e7ed      	b.n	8006e3c <__strtok_r+0x2c>

08006e60 <strstr>:
 8006e60:	780a      	ldrb	r2, [r1, #0]
 8006e62:	b570      	push	{r4, r5, r6, lr}
 8006e64:	b96a      	cbnz	r2, 8006e82 <strstr+0x22>
 8006e66:	bd70      	pop	{r4, r5, r6, pc}
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	d109      	bne.n	8006e80 <strstr+0x20>
 8006e6c:	460c      	mov	r4, r1
 8006e6e:	4605      	mov	r5, r0
 8006e70:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d0f6      	beq.n	8006e66 <strstr+0x6>
 8006e78:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8006e7c:	429e      	cmp	r6, r3
 8006e7e:	d0f7      	beq.n	8006e70 <strstr+0x10>
 8006e80:	3001      	adds	r0, #1
 8006e82:	7803      	ldrb	r3, [r0, #0]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d1ef      	bne.n	8006e68 <strstr+0x8>
 8006e88:	4618      	mov	r0, r3
 8006e8a:	e7ec      	b.n	8006e66 <strstr+0x6>

08006e8c <_close_r>:
 8006e8c:	b538      	push	{r3, r4, r5, lr}
 8006e8e:	4d06      	ldr	r5, [pc, #24]	@ (8006ea8 <_close_r+0x1c>)
 8006e90:	2300      	movs	r3, #0
 8006e92:	4604      	mov	r4, r0
 8006e94:	4608      	mov	r0, r1
 8006e96:	602b      	str	r3, [r5, #0]
 8006e98:	f7fb f950 	bl	800213c <_close>
 8006e9c:	1c43      	adds	r3, r0, #1
 8006e9e:	d102      	bne.n	8006ea6 <_close_r+0x1a>
 8006ea0:	682b      	ldr	r3, [r5, #0]
 8006ea2:	b103      	cbz	r3, 8006ea6 <_close_r+0x1a>
 8006ea4:	6023      	str	r3, [r4, #0]
 8006ea6:	bd38      	pop	{r3, r4, r5, pc}
 8006ea8:	20000ce4 	.word	0x20000ce4

08006eac <_lseek_r>:
 8006eac:	b538      	push	{r3, r4, r5, lr}
 8006eae:	4d07      	ldr	r5, [pc, #28]	@ (8006ecc <_lseek_r+0x20>)
 8006eb0:	4604      	mov	r4, r0
 8006eb2:	4608      	mov	r0, r1
 8006eb4:	4611      	mov	r1, r2
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	602a      	str	r2, [r5, #0]
 8006eba:	461a      	mov	r2, r3
 8006ebc:	f7fb f965 	bl	800218a <_lseek>
 8006ec0:	1c43      	adds	r3, r0, #1
 8006ec2:	d102      	bne.n	8006eca <_lseek_r+0x1e>
 8006ec4:	682b      	ldr	r3, [r5, #0]
 8006ec6:	b103      	cbz	r3, 8006eca <_lseek_r+0x1e>
 8006ec8:	6023      	str	r3, [r4, #0]
 8006eca:	bd38      	pop	{r3, r4, r5, pc}
 8006ecc:	20000ce4 	.word	0x20000ce4

08006ed0 <_read_r>:
 8006ed0:	b538      	push	{r3, r4, r5, lr}
 8006ed2:	4d07      	ldr	r5, [pc, #28]	@ (8006ef0 <_read_r+0x20>)
 8006ed4:	4604      	mov	r4, r0
 8006ed6:	4608      	mov	r0, r1
 8006ed8:	4611      	mov	r1, r2
 8006eda:	2200      	movs	r2, #0
 8006edc:	602a      	str	r2, [r5, #0]
 8006ede:	461a      	mov	r2, r3
 8006ee0:	f7fb f8f3 	bl	80020ca <_read>
 8006ee4:	1c43      	adds	r3, r0, #1
 8006ee6:	d102      	bne.n	8006eee <_read_r+0x1e>
 8006ee8:	682b      	ldr	r3, [r5, #0]
 8006eea:	b103      	cbz	r3, 8006eee <_read_r+0x1e>
 8006eec:	6023      	str	r3, [r4, #0]
 8006eee:	bd38      	pop	{r3, r4, r5, pc}
 8006ef0:	20000ce4 	.word	0x20000ce4

08006ef4 <_write_r>:
 8006ef4:	b538      	push	{r3, r4, r5, lr}
 8006ef6:	4d07      	ldr	r5, [pc, #28]	@ (8006f14 <_write_r+0x20>)
 8006ef8:	4604      	mov	r4, r0
 8006efa:	4608      	mov	r0, r1
 8006efc:	4611      	mov	r1, r2
 8006efe:	2200      	movs	r2, #0
 8006f00:	602a      	str	r2, [r5, #0]
 8006f02:	461a      	mov	r2, r3
 8006f04:	f7fb f8fe 	bl	8002104 <_write>
 8006f08:	1c43      	adds	r3, r0, #1
 8006f0a:	d102      	bne.n	8006f12 <_write_r+0x1e>
 8006f0c:	682b      	ldr	r3, [r5, #0]
 8006f0e:	b103      	cbz	r3, 8006f12 <_write_r+0x1e>
 8006f10:	6023      	str	r3, [r4, #0]
 8006f12:	bd38      	pop	{r3, r4, r5, pc}
 8006f14:	20000ce4 	.word	0x20000ce4

08006f18 <__errno>:
 8006f18:	4b01      	ldr	r3, [pc, #4]	@ (8006f20 <__errno+0x8>)
 8006f1a:	6818      	ldr	r0, [r3, #0]
 8006f1c:	4770      	bx	lr
 8006f1e:	bf00      	nop
 8006f20:	20000034 	.word	0x20000034

08006f24 <__libc_init_array>:
 8006f24:	b570      	push	{r4, r5, r6, lr}
 8006f26:	4d0d      	ldr	r5, [pc, #52]	@ (8006f5c <__libc_init_array+0x38>)
 8006f28:	4c0d      	ldr	r4, [pc, #52]	@ (8006f60 <__libc_init_array+0x3c>)
 8006f2a:	1b64      	subs	r4, r4, r5
 8006f2c:	10a4      	asrs	r4, r4, #2
 8006f2e:	2600      	movs	r6, #0
 8006f30:	42a6      	cmp	r6, r4
 8006f32:	d109      	bne.n	8006f48 <__libc_init_array+0x24>
 8006f34:	4d0b      	ldr	r5, [pc, #44]	@ (8006f64 <__libc_init_array+0x40>)
 8006f36:	4c0c      	ldr	r4, [pc, #48]	@ (8006f68 <__libc_init_array+0x44>)
 8006f38:	f000 ff98 	bl	8007e6c <_init>
 8006f3c:	1b64      	subs	r4, r4, r5
 8006f3e:	10a4      	asrs	r4, r4, #2
 8006f40:	2600      	movs	r6, #0
 8006f42:	42a6      	cmp	r6, r4
 8006f44:	d105      	bne.n	8006f52 <__libc_init_array+0x2e>
 8006f46:	bd70      	pop	{r4, r5, r6, pc}
 8006f48:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f4c:	4798      	blx	r3
 8006f4e:	3601      	adds	r6, #1
 8006f50:	e7ee      	b.n	8006f30 <__libc_init_array+0xc>
 8006f52:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f56:	4798      	blx	r3
 8006f58:	3601      	adds	r6, #1
 8006f5a:	e7f2      	b.n	8006f42 <__libc_init_array+0x1e>
 8006f5c:	08008384 	.word	0x08008384
 8006f60:	08008384 	.word	0x08008384
 8006f64:	08008384 	.word	0x08008384
 8006f68:	08008388 	.word	0x08008388

08006f6c <__retarget_lock_init_recursive>:
 8006f6c:	4770      	bx	lr

08006f6e <__retarget_lock_acquire_recursive>:
 8006f6e:	4770      	bx	lr

08006f70 <__retarget_lock_release_recursive>:
 8006f70:	4770      	bx	lr

08006f72 <strcpy>:
 8006f72:	4603      	mov	r3, r0
 8006f74:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f78:	f803 2b01 	strb.w	r2, [r3], #1
 8006f7c:	2a00      	cmp	r2, #0
 8006f7e:	d1f9      	bne.n	8006f74 <strcpy+0x2>
 8006f80:	4770      	bx	lr

08006f82 <memcpy>:
 8006f82:	440a      	add	r2, r1
 8006f84:	4291      	cmp	r1, r2
 8006f86:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f8a:	d100      	bne.n	8006f8e <memcpy+0xc>
 8006f8c:	4770      	bx	lr
 8006f8e:	b510      	push	{r4, lr}
 8006f90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f94:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f98:	4291      	cmp	r1, r2
 8006f9a:	d1f9      	bne.n	8006f90 <memcpy+0xe>
 8006f9c:	bd10      	pop	{r4, pc}
	...

08006fa0 <__assert_func>:
 8006fa0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006fa2:	4614      	mov	r4, r2
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	4b09      	ldr	r3, [pc, #36]	@ (8006fcc <__assert_func+0x2c>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4605      	mov	r5, r0
 8006fac:	68d8      	ldr	r0, [r3, #12]
 8006fae:	b14c      	cbz	r4, 8006fc4 <__assert_func+0x24>
 8006fb0:	4b07      	ldr	r3, [pc, #28]	@ (8006fd0 <__assert_func+0x30>)
 8006fb2:	9100      	str	r1, [sp, #0]
 8006fb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006fb8:	4906      	ldr	r1, [pc, #24]	@ (8006fd4 <__assert_func+0x34>)
 8006fba:	462b      	mov	r3, r5
 8006fbc:	f000 fde0 	bl	8007b80 <fiprintf>
 8006fc0:	f000 fed2 	bl	8007d68 <abort>
 8006fc4:	4b04      	ldr	r3, [pc, #16]	@ (8006fd8 <__assert_func+0x38>)
 8006fc6:	461c      	mov	r4, r3
 8006fc8:	e7f3      	b.n	8006fb2 <__assert_func+0x12>
 8006fca:	bf00      	nop
 8006fcc:	20000034 	.word	0x20000034
 8006fd0:	0800830d 	.word	0x0800830d
 8006fd4:	0800831a 	.word	0x0800831a
 8006fd8:	08008348 	.word	0x08008348

08006fdc <_free_r>:
 8006fdc:	b538      	push	{r3, r4, r5, lr}
 8006fde:	4605      	mov	r5, r0
 8006fe0:	2900      	cmp	r1, #0
 8006fe2:	d041      	beq.n	8007068 <_free_r+0x8c>
 8006fe4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006fe8:	1f0c      	subs	r4, r1, #4
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	bfb8      	it	lt
 8006fee:	18e4      	addlt	r4, r4, r3
 8006ff0:	f000 f8e8 	bl	80071c4 <__malloc_lock>
 8006ff4:	4a1d      	ldr	r2, [pc, #116]	@ (800706c <_free_r+0x90>)
 8006ff6:	6813      	ldr	r3, [r2, #0]
 8006ff8:	b933      	cbnz	r3, 8007008 <_free_r+0x2c>
 8006ffa:	6063      	str	r3, [r4, #4]
 8006ffc:	6014      	str	r4, [r2, #0]
 8006ffe:	4628      	mov	r0, r5
 8007000:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007004:	f000 b8e4 	b.w	80071d0 <__malloc_unlock>
 8007008:	42a3      	cmp	r3, r4
 800700a:	d908      	bls.n	800701e <_free_r+0x42>
 800700c:	6820      	ldr	r0, [r4, #0]
 800700e:	1821      	adds	r1, r4, r0
 8007010:	428b      	cmp	r3, r1
 8007012:	bf01      	itttt	eq
 8007014:	6819      	ldreq	r1, [r3, #0]
 8007016:	685b      	ldreq	r3, [r3, #4]
 8007018:	1809      	addeq	r1, r1, r0
 800701a:	6021      	streq	r1, [r4, #0]
 800701c:	e7ed      	b.n	8006ffa <_free_r+0x1e>
 800701e:	461a      	mov	r2, r3
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	b10b      	cbz	r3, 8007028 <_free_r+0x4c>
 8007024:	42a3      	cmp	r3, r4
 8007026:	d9fa      	bls.n	800701e <_free_r+0x42>
 8007028:	6811      	ldr	r1, [r2, #0]
 800702a:	1850      	adds	r0, r2, r1
 800702c:	42a0      	cmp	r0, r4
 800702e:	d10b      	bne.n	8007048 <_free_r+0x6c>
 8007030:	6820      	ldr	r0, [r4, #0]
 8007032:	4401      	add	r1, r0
 8007034:	1850      	adds	r0, r2, r1
 8007036:	4283      	cmp	r3, r0
 8007038:	6011      	str	r1, [r2, #0]
 800703a:	d1e0      	bne.n	8006ffe <_free_r+0x22>
 800703c:	6818      	ldr	r0, [r3, #0]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	6053      	str	r3, [r2, #4]
 8007042:	4408      	add	r0, r1
 8007044:	6010      	str	r0, [r2, #0]
 8007046:	e7da      	b.n	8006ffe <_free_r+0x22>
 8007048:	d902      	bls.n	8007050 <_free_r+0x74>
 800704a:	230c      	movs	r3, #12
 800704c:	602b      	str	r3, [r5, #0]
 800704e:	e7d6      	b.n	8006ffe <_free_r+0x22>
 8007050:	6820      	ldr	r0, [r4, #0]
 8007052:	1821      	adds	r1, r4, r0
 8007054:	428b      	cmp	r3, r1
 8007056:	bf04      	itt	eq
 8007058:	6819      	ldreq	r1, [r3, #0]
 800705a:	685b      	ldreq	r3, [r3, #4]
 800705c:	6063      	str	r3, [r4, #4]
 800705e:	bf04      	itt	eq
 8007060:	1809      	addeq	r1, r1, r0
 8007062:	6021      	streq	r1, [r4, #0]
 8007064:	6054      	str	r4, [r2, #4]
 8007066:	e7ca      	b.n	8006ffe <_free_r+0x22>
 8007068:	bd38      	pop	{r3, r4, r5, pc}
 800706a:	bf00      	nop
 800706c:	20000cf0 	.word	0x20000cf0

08007070 <malloc>:
 8007070:	4b02      	ldr	r3, [pc, #8]	@ (800707c <malloc+0xc>)
 8007072:	4601      	mov	r1, r0
 8007074:	6818      	ldr	r0, [r3, #0]
 8007076:	f000 b825 	b.w	80070c4 <_malloc_r>
 800707a:	bf00      	nop
 800707c:	20000034 	.word	0x20000034

08007080 <sbrk_aligned>:
 8007080:	b570      	push	{r4, r5, r6, lr}
 8007082:	4e0f      	ldr	r6, [pc, #60]	@ (80070c0 <sbrk_aligned+0x40>)
 8007084:	460c      	mov	r4, r1
 8007086:	6831      	ldr	r1, [r6, #0]
 8007088:	4605      	mov	r5, r0
 800708a:	b911      	cbnz	r1, 8007092 <sbrk_aligned+0x12>
 800708c:	f000 fe5c 	bl	8007d48 <_sbrk_r>
 8007090:	6030      	str	r0, [r6, #0]
 8007092:	4621      	mov	r1, r4
 8007094:	4628      	mov	r0, r5
 8007096:	f000 fe57 	bl	8007d48 <_sbrk_r>
 800709a:	1c43      	adds	r3, r0, #1
 800709c:	d103      	bne.n	80070a6 <sbrk_aligned+0x26>
 800709e:	f04f 34ff 	mov.w	r4, #4294967295
 80070a2:	4620      	mov	r0, r4
 80070a4:	bd70      	pop	{r4, r5, r6, pc}
 80070a6:	1cc4      	adds	r4, r0, #3
 80070a8:	f024 0403 	bic.w	r4, r4, #3
 80070ac:	42a0      	cmp	r0, r4
 80070ae:	d0f8      	beq.n	80070a2 <sbrk_aligned+0x22>
 80070b0:	1a21      	subs	r1, r4, r0
 80070b2:	4628      	mov	r0, r5
 80070b4:	f000 fe48 	bl	8007d48 <_sbrk_r>
 80070b8:	3001      	adds	r0, #1
 80070ba:	d1f2      	bne.n	80070a2 <sbrk_aligned+0x22>
 80070bc:	e7ef      	b.n	800709e <sbrk_aligned+0x1e>
 80070be:	bf00      	nop
 80070c0:	20000cec 	.word	0x20000cec

080070c4 <_malloc_r>:
 80070c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070c8:	1ccd      	adds	r5, r1, #3
 80070ca:	f025 0503 	bic.w	r5, r5, #3
 80070ce:	3508      	adds	r5, #8
 80070d0:	2d0c      	cmp	r5, #12
 80070d2:	bf38      	it	cc
 80070d4:	250c      	movcc	r5, #12
 80070d6:	2d00      	cmp	r5, #0
 80070d8:	4606      	mov	r6, r0
 80070da:	db01      	blt.n	80070e0 <_malloc_r+0x1c>
 80070dc:	42a9      	cmp	r1, r5
 80070de:	d904      	bls.n	80070ea <_malloc_r+0x26>
 80070e0:	230c      	movs	r3, #12
 80070e2:	6033      	str	r3, [r6, #0]
 80070e4:	2000      	movs	r0, #0
 80070e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80071c0 <_malloc_r+0xfc>
 80070ee:	f000 f869 	bl	80071c4 <__malloc_lock>
 80070f2:	f8d8 3000 	ldr.w	r3, [r8]
 80070f6:	461c      	mov	r4, r3
 80070f8:	bb44      	cbnz	r4, 800714c <_malloc_r+0x88>
 80070fa:	4629      	mov	r1, r5
 80070fc:	4630      	mov	r0, r6
 80070fe:	f7ff ffbf 	bl	8007080 <sbrk_aligned>
 8007102:	1c43      	adds	r3, r0, #1
 8007104:	4604      	mov	r4, r0
 8007106:	d158      	bne.n	80071ba <_malloc_r+0xf6>
 8007108:	f8d8 4000 	ldr.w	r4, [r8]
 800710c:	4627      	mov	r7, r4
 800710e:	2f00      	cmp	r7, #0
 8007110:	d143      	bne.n	800719a <_malloc_r+0xd6>
 8007112:	2c00      	cmp	r4, #0
 8007114:	d04b      	beq.n	80071ae <_malloc_r+0xea>
 8007116:	6823      	ldr	r3, [r4, #0]
 8007118:	4639      	mov	r1, r7
 800711a:	4630      	mov	r0, r6
 800711c:	eb04 0903 	add.w	r9, r4, r3
 8007120:	f000 fe12 	bl	8007d48 <_sbrk_r>
 8007124:	4581      	cmp	r9, r0
 8007126:	d142      	bne.n	80071ae <_malloc_r+0xea>
 8007128:	6821      	ldr	r1, [r4, #0]
 800712a:	1a6d      	subs	r5, r5, r1
 800712c:	4629      	mov	r1, r5
 800712e:	4630      	mov	r0, r6
 8007130:	f7ff ffa6 	bl	8007080 <sbrk_aligned>
 8007134:	3001      	adds	r0, #1
 8007136:	d03a      	beq.n	80071ae <_malloc_r+0xea>
 8007138:	6823      	ldr	r3, [r4, #0]
 800713a:	442b      	add	r3, r5
 800713c:	6023      	str	r3, [r4, #0]
 800713e:	f8d8 3000 	ldr.w	r3, [r8]
 8007142:	685a      	ldr	r2, [r3, #4]
 8007144:	bb62      	cbnz	r2, 80071a0 <_malloc_r+0xdc>
 8007146:	f8c8 7000 	str.w	r7, [r8]
 800714a:	e00f      	b.n	800716c <_malloc_r+0xa8>
 800714c:	6822      	ldr	r2, [r4, #0]
 800714e:	1b52      	subs	r2, r2, r5
 8007150:	d420      	bmi.n	8007194 <_malloc_r+0xd0>
 8007152:	2a0b      	cmp	r2, #11
 8007154:	d917      	bls.n	8007186 <_malloc_r+0xc2>
 8007156:	1961      	adds	r1, r4, r5
 8007158:	42a3      	cmp	r3, r4
 800715a:	6025      	str	r5, [r4, #0]
 800715c:	bf18      	it	ne
 800715e:	6059      	strne	r1, [r3, #4]
 8007160:	6863      	ldr	r3, [r4, #4]
 8007162:	bf08      	it	eq
 8007164:	f8c8 1000 	streq.w	r1, [r8]
 8007168:	5162      	str	r2, [r4, r5]
 800716a:	604b      	str	r3, [r1, #4]
 800716c:	4630      	mov	r0, r6
 800716e:	f000 f82f 	bl	80071d0 <__malloc_unlock>
 8007172:	f104 000b 	add.w	r0, r4, #11
 8007176:	1d23      	adds	r3, r4, #4
 8007178:	f020 0007 	bic.w	r0, r0, #7
 800717c:	1ac2      	subs	r2, r0, r3
 800717e:	bf1c      	itt	ne
 8007180:	1a1b      	subne	r3, r3, r0
 8007182:	50a3      	strne	r3, [r4, r2]
 8007184:	e7af      	b.n	80070e6 <_malloc_r+0x22>
 8007186:	6862      	ldr	r2, [r4, #4]
 8007188:	42a3      	cmp	r3, r4
 800718a:	bf0c      	ite	eq
 800718c:	f8c8 2000 	streq.w	r2, [r8]
 8007190:	605a      	strne	r2, [r3, #4]
 8007192:	e7eb      	b.n	800716c <_malloc_r+0xa8>
 8007194:	4623      	mov	r3, r4
 8007196:	6864      	ldr	r4, [r4, #4]
 8007198:	e7ae      	b.n	80070f8 <_malloc_r+0x34>
 800719a:	463c      	mov	r4, r7
 800719c:	687f      	ldr	r7, [r7, #4]
 800719e:	e7b6      	b.n	800710e <_malloc_r+0x4a>
 80071a0:	461a      	mov	r2, r3
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	42a3      	cmp	r3, r4
 80071a6:	d1fb      	bne.n	80071a0 <_malloc_r+0xdc>
 80071a8:	2300      	movs	r3, #0
 80071aa:	6053      	str	r3, [r2, #4]
 80071ac:	e7de      	b.n	800716c <_malloc_r+0xa8>
 80071ae:	230c      	movs	r3, #12
 80071b0:	6033      	str	r3, [r6, #0]
 80071b2:	4630      	mov	r0, r6
 80071b4:	f000 f80c 	bl	80071d0 <__malloc_unlock>
 80071b8:	e794      	b.n	80070e4 <_malloc_r+0x20>
 80071ba:	6005      	str	r5, [r0, #0]
 80071bc:	e7d6      	b.n	800716c <_malloc_r+0xa8>
 80071be:	bf00      	nop
 80071c0:	20000cf0 	.word	0x20000cf0

080071c4 <__malloc_lock>:
 80071c4:	4801      	ldr	r0, [pc, #4]	@ (80071cc <__malloc_lock+0x8>)
 80071c6:	f7ff bed2 	b.w	8006f6e <__retarget_lock_acquire_recursive>
 80071ca:	bf00      	nop
 80071cc:	20000ce8 	.word	0x20000ce8

080071d0 <__malloc_unlock>:
 80071d0:	4801      	ldr	r0, [pc, #4]	@ (80071d8 <__malloc_unlock+0x8>)
 80071d2:	f7ff becd 	b.w	8006f70 <__retarget_lock_release_recursive>
 80071d6:	bf00      	nop
 80071d8:	20000ce8 	.word	0x20000ce8

080071dc <__ssputs_r>:
 80071dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071e0:	688e      	ldr	r6, [r1, #8]
 80071e2:	461f      	mov	r7, r3
 80071e4:	42be      	cmp	r6, r7
 80071e6:	680b      	ldr	r3, [r1, #0]
 80071e8:	4682      	mov	sl, r0
 80071ea:	460c      	mov	r4, r1
 80071ec:	4690      	mov	r8, r2
 80071ee:	d82d      	bhi.n	800724c <__ssputs_r+0x70>
 80071f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80071f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80071f8:	d026      	beq.n	8007248 <__ssputs_r+0x6c>
 80071fa:	6965      	ldr	r5, [r4, #20]
 80071fc:	6909      	ldr	r1, [r1, #16]
 80071fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007202:	eba3 0901 	sub.w	r9, r3, r1
 8007206:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800720a:	1c7b      	adds	r3, r7, #1
 800720c:	444b      	add	r3, r9
 800720e:	106d      	asrs	r5, r5, #1
 8007210:	429d      	cmp	r5, r3
 8007212:	bf38      	it	cc
 8007214:	461d      	movcc	r5, r3
 8007216:	0553      	lsls	r3, r2, #21
 8007218:	d527      	bpl.n	800726a <__ssputs_r+0x8e>
 800721a:	4629      	mov	r1, r5
 800721c:	f7ff ff52 	bl	80070c4 <_malloc_r>
 8007220:	4606      	mov	r6, r0
 8007222:	b360      	cbz	r0, 800727e <__ssputs_r+0xa2>
 8007224:	6921      	ldr	r1, [r4, #16]
 8007226:	464a      	mov	r2, r9
 8007228:	f7ff feab 	bl	8006f82 <memcpy>
 800722c:	89a3      	ldrh	r3, [r4, #12]
 800722e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007236:	81a3      	strh	r3, [r4, #12]
 8007238:	6126      	str	r6, [r4, #16]
 800723a:	6165      	str	r5, [r4, #20]
 800723c:	444e      	add	r6, r9
 800723e:	eba5 0509 	sub.w	r5, r5, r9
 8007242:	6026      	str	r6, [r4, #0]
 8007244:	60a5      	str	r5, [r4, #8]
 8007246:	463e      	mov	r6, r7
 8007248:	42be      	cmp	r6, r7
 800724a:	d900      	bls.n	800724e <__ssputs_r+0x72>
 800724c:	463e      	mov	r6, r7
 800724e:	6820      	ldr	r0, [r4, #0]
 8007250:	4632      	mov	r2, r6
 8007252:	4641      	mov	r1, r8
 8007254:	f000 fd3c 	bl	8007cd0 <memmove>
 8007258:	68a3      	ldr	r3, [r4, #8]
 800725a:	1b9b      	subs	r3, r3, r6
 800725c:	60a3      	str	r3, [r4, #8]
 800725e:	6823      	ldr	r3, [r4, #0]
 8007260:	4433      	add	r3, r6
 8007262:	6023      	str	r3, [r4, #0]
 8007264:	2000      	movs	r0, #0
 8007266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800726a:	462a      	mov	r2, r5
 800726c:	f000 fd83 	bl	8007d76 <_realloc_r>
 8007270:	4606      	mov	r6, r0
 8007272:	2800      	cmp	r0, #0
 8007274:	d1e0      	bne.n	8007238 <__ssputs_r+0x5c>
 8007276:	6921      	ldr	r1, [r4, #16]
 8007278:	4650      	mov	r0, sl
 800727a:	f7ff feaf 	bl	8006fdc <_free_r>
 800727e:	230c      	movs	r3, #12
 8007280:	f8ca 3000 	str.w	r3, [sl]
 8007284:	89a3      	ldrh	r3, [r4, #12]
 8007286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800728a:	81a3      	strh	r3, [r4, #12]
 800728c:	f04f 30ff 	mov.w	r0, #4294967295
 8007290:	e7e9      	b.n	8007266 <__ssputs_r+0x8a>
	...

08007294 <_svfiprintf_r>:
 8007294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007298:	4698      	mov	r8, r3
 800729a:	898b      	ldrh	r3, [r1, #12]
 800729c:	061b      	lsls	r3, r3, #24
 800729e:	b09d      	sub	sp, #116	@ 0x74
 80072a0:	4607      	mov	r7, r0
 80072a2:	460d      	mov	r5, r1
 80072a4:	4614      	mov	r4, r2
 80072a6:	d510      	bpl.n	80072ca <_svfiprintf_r+0x36>
 80072a8:	690b      	ldr	r3, [r1, #16]
 80072aa:	b973      	cbnz	r3, 80072ca <_svfiprintf_r+0x36>
 80072ac:	2140      	movs	r1, #64	@ 0x40
 80072ae:	f7ff ff09 	bl	80070c4 <_malloc_r>
 80072b2:	6028      	str	r0, [r5, #0]
 80072b4:	6128      	str	r0, [r5, #16]
 80072b6:	b930      	cbnz	r0, 80072c6 <_svfiprintf_r+0x32>
 80072b8:	230c      	movs	r3, #12
 80072ba:	603b      	str	r3, [r7, #0]
 80072bc:	f04f 30ff 	mov.w	r0, #4294967295
 80072c0:	b01d      	add	sp, #116	@ 0x74
 80072c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072c6:	2340      	movs	r3, #64	@ 0x40
 80072c8:	616b      	str	r3, [r5, #20]
 80072ca:	2300      	movs	r3, #0
 80072cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80072ce:	2320      	movs	r3, #32
 80072d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80072d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80072d8:	2330      	movs	r3, #48	@ 0x30
 80072da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007478 <_svfiprintf_r+0x1e4>
 80072de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80072e2:	f04f 0901 	mov.w	r9, #1
 80072e6:	4623      	mov	r3, r4
 80072e8:	469a      	mov	sl, r3
 80072ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072ee:	b10a      	cbz	r2, 80072f4 <_svfiprintf_r+0x60>
 80072f0:	2a25      	cmp	r2, #37	@ 0x25
 80072f2:	d1f9      	bne.n	80072e8 <_svfiprintf_r+0x54>
 80072f4:	ebba 0b04 	subs.w	fp, sl, r4
 80072f8:	d00b      	beq.n	8007312 <_svfiprintf_r+0x7e>
 80072fa:	465b      	mov	r3, fp
 80072fc:	4622      	mov	r2, r4
 80072fe:	4629      	mov	r1, r5
 8007300:	4638      	mov	r0, r7
 8007302:	f7ff ff6b 	bl	80071dc <__ssputs_r>
 8007306:	3001      	adds	r0, #1
 8007308:	f000 80a7 	beq.w	800745a <_svfiprintf_r+0x1c6>
 800730c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800730e:	445a      	add	r2, fp
 8007310:	9209      	str	r2, [sp, #36]	@ 0x24
 8007312:	f89a 3000 	ldrb.w	r3, [sl]
 8007316:	2b00      	cmp	r3, #0
 8007318:	f000 809f 	beq.w	800745a <_svfiprintf_r+0x1c6>
 800731c:	2300      	movs	r3, #0
 800731e:	f04f 32ff 	mov.w	r2, #4294967295
 8007322:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007326:	f10a 0a01 	add.w	sl, sl, #1
 800732a:	9304      	str	r3, [sp, #16]
 800732c:	9307      	str	r3, [sp, #28]
 800732e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007332:	931a      	str	r3, [sp, #104]	@ 0x68
 8007334:	4654      	mov	r4, sl
 8007336:	2205      	movs	r2, #5
 8007338:	f814 1b01 	ldrb.w	r1, [r4], #1
 800733c:	484e      	ldr	r0, [pc, #312]	@ (8007478 <_svfiprintf_r+0x1e4>)
 800733e:	f7f8 ff67 	bl	8000210 <memchr>
 8007342:	9a04      	ldr	r2, [sp, #16]
 8007344:	b9d8      	cbnz	r0, 800737e <_svfiprintf_r+0xea>
 8007346:	06d0      	lsls	r0, r2, #27
 8007348:	bf44      	itt	mi
 800734a:	2320      	movmi	r3, #32
 800734c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007350:	0711      	lsls	r1, r2, #28
 8007352:	bf44      	itt	mi
 8007354:	232b      	movmi	r3, #43	@ 0x2b
 8007356:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800735a:	f89a 3000 	ldrb.w	r3, [sl]
 800735e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007360:	d015      	beq.n	800738e <_svfiprintf_r+0xfa>
 8007362:	9a07      	ldr	r2, [sp, #28]
 8007364:	4654      	mov	r4, sl
 8007366:	2000      	movs	r0, #0
 8007368:	f04f 0c0a 	mov.w	ip, #10
 800736c:	4621      	mov	r1, r4
 800736e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007372:	3b30      	subs	r3, #48	@ 0x30
 8007374:	2b09      	cmp	r3, #9
 8007376:	d94b      	bls.n	8007410 <_svfiprintf_r+0x17c>
 8007378:	b1b0      	cbz	r0, 80073a8 <_svfiprintf_r+0x114>
 800737a:	9207      	str	r2, [sp, #28]
 800737c:	e014      	b.n	80073a8 <_svfiprintf_r+0x114>
 800737e:	eba0 0308 	sub.w	r3, r0, r8
 8007382:	fa09 f303 	lsl.w	r3, r9, r3
 8007386:	4313      	orrs	r3, r2
 8007388:	9304      	str	r3, [sp, #16]
 800738a:	46a2      	mov	sl, r4
 800738c:	e7d2      	b.n	8007334 <_svfiprintf_r+0xa0>
 800738e:	9b03      	ldr	r3, [sp, #12]
 8007390:	1d19      	adds	r1, r3, #4
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	9103      	str	r1, [sp, #12]
 8007396:	2b00      	cmp	r3, #0
 8007398:	bfbb      	ittet	lt
 800739a:	425b      	neglt	r3, r3
 800739c:	f042 0202 	orrlt.w	r2, r2, #2
 80073a0:	9307      	strge	r3, [sp, #28]
 80073a2:	9307      	strlt	r3, [sp, #28]
 80073a4:	bfb8      	it	lt
 80073a6:	9204      	strlt	r2, [sp, #16]
 80073a8:	7823      	ldrb	r3, [r4, #0]
 80073aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80073ac:	d10a      	bne.n	80073c4 <_svfiprintf_r+0x130>
 80073ae:	7863      	ldrb	r3, [r4, #1]
 80073b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80073b2:	d132      	bne.n	800741a <_svfiprintf_r+0x186>
 80073b4:	9b03      	ldr	r3, [sp, #12]
 80073b6:	1d1a      	adds	r2, r3, #4
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	9203      	str	r2, [sp, #12]
 80073bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80073c0:	3402      	adds	r4, #2
 80073c2:	9305      	str	r3, [sp, #20]
 80073c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007488 <_svfiprintf_r+0x1f4>
 80073c8:	7821      	ldrb	r1, [r4, #0]
 80073ca:	2203      	movs	r2, #3
 80073cc:	4650      	mov	r0, sl
 80073ce:	f7f8 ff1f 	bl	8000210 <memchr>
 80073d2:	b138      	cbz	r0, 80073e4 <_svfiprintf_r+0x150>
 80073d4:	9b04      	ldr	r3, [sp, #16]
 80073d6:	eba0 000a 	sub.w	r0, r0, sl
 80073da:	2240      	movs	r2, #64	@ 0x40
 80073dc:	4082      	lsls	r2, r0
 80073de:	4313      	orrs	r3, r2
 80073e0:	3401      	adds	r4, #1
 80073e2:	9304      	str	r3, [sp, #16]
 80073e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073e8:	4824      	ldr	r0, [pc, #144]	@ (800747c <_svfiprintf_r+0x1e8>)
 80073ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80073ee:	2206      	movs	r2, #6
 80073f0:	f7f8 ff0e 	bl	8000210 <memchr>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	d036      	beq.n	8007466 <_svfiprintf_r+0x1d2>
 80073f8:	4b21      	ldr	r3, [pc, #132]	@ (8007480 <_svfiprintf_r+0x1ec>)
 80073fa:	bb1b      	cbnz	r3, 8007444 <_svfiprintf_r+0x1b0>
 80073fc:	9b03      	ldr	r3, [sp, #12]
 80073fe:	3307      	adds	r3, #7
 8007400:	f023 0307 	bic.w	r3, r3, #7
 8007404:	3308      	adds	r3, #8
 8007406:	9303      	str	r3, [sp, #12]
 8007408:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800740a:	4433      	add	r3, r6
 800740c:	9309      	str	r3, [sp, #36]	@ 0x24
 800740e:	e76a      	b.n	80072e6 <_svfiprintf_r+0x52>
 8007410:	fb0c 3202 	mla	r2, ip, r2, r3
 8007414:	460c      	mov	r4, r1
 8007416:	2001      	movs	r0, #1
 8007418:	e7a8      	b.n	800736c <_svfiprintf_r+0xd8>
 800741a:	2300      	movs	r3, #0
 800741c:	3401      	adds	r4, #1
 800741e:	9305      	str	r3, [sp, #20]
 8007420:	4619      	mov	r1, r3
 8007422:	f04f 0c0a 	mov.w	ip, #10
 8007426:	4620      	mov	r0, r4
 8007428:	f810 2b01 	ldrb.w	r2, [r0], #1
 800742c:	3a30      	subs	r2, #48	@ 0x30
 800742e:	2a09      	cmp	r2, #9
 8007430:	d903      	bls.n	800743a <_svfiprintf_r+0x1a6>
 8007432:	2b00      	cmp	r3, #0
 8007434:	d0c6      	beq.n	80073c4 <_svfiprintf_r+0x130>
 8007436:	9105      	str	r1, [sp, #20]
 8007438:	e7c4      	b.n	80073c4 <_svfiprintf_r+0x130>
 800743a:	fb0c 2101 	mla	r1, ip, r1, r2
 800743e:	4604      	mov	r4, r0
 8007440:	2301      	movs	r3, #1
 8007442:	e7f0      	b.n	8007426 <_svfiprintf_r+0x192>
 8007444:	ab03      	add	r3, sp, #12
 8007446:	9300      	str	r3, [sp, #0]
 8007448:	462a      	mov	r2, r5
 800744a:	4b0e      	ldr	r3, [pc, #56]	@ (8007484 <_svfiprintf_r+0x1f0>)
 800744c:	a904      	add	r1, sp, #16
 800744e:	4638      	mov	r0, r7
 8007450:	f3af 8000 	nop.w
 8007454:	1c42      	adds	r2, r0, #1
 8007456:	4606      	mov	r6, r0
 8007458:	d1d6      	bne.n	8007408 <_svfiprintf_r+0x174>
 800745a:	89ab      	ldrh	r3, [r5, #12]
 800745c:	065b      	lsls	r3, r3, #25
 800745e:	f53f af2d 	bmi.w	80072bc <_svfiprintf_r+0x28>
 8007462:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007464:	e72c      	b.n	80072c0 <_svfiprintf_r+0x2c>
 8007466:	ab03      	add	r3, sp, #12
 8007468:	9300      	str	r3, [sp, #0]
 800746a:	462a      	mov	r2, r5
 800746c:	4b05      	ldr	r3, [pc, #20]	@ (8007484 <_svfiprintf_r+0x1f0>)
 800746e:	a904      	add	r1, sp, #16
 8007470:	4638      	mov	r0, r7
 8007472:	f000 f9bb 	bl	80077ec <_printf_i>
 8007476:	e7ed      	b.n	8007454 <_svfiprintf_r+0x1c0>
 8007478:	08008349 	.word	0x08008349
 800747c:	08008353 	.word	0x08008353
 8007480:	00000000 	.word	0x00000000
 8007484:	080071dd 	.word	0x080071dd
 8007488:	0800834f 	.word	0x0800834f

0800748c <__sfputc_r>:
 800748c:	6893      	ldr	r3, [r2, #8]
 800748e:	3b01      	subs	r3, #1
 8007490:	2b00      	cmp	r3, #0
 8007492:	b410      	push	{r4}
 8007494:	6093      	str	r3, [r2, #8]
 8007496:	da08      	bge.n	80074aa <__sfputc_r+0x1e>
 8007498:	6994      	ldr	r4, [r2, #24]
 800749a:	42a3      	cmp	r3, r4
 800749c:	db01      	blt.n	80074a2 <__sfputc_r+0x16>
 800749e:	290a      	cmp	r1, #10
 80074a0:	d103      	bne.n	80074aa <__sfputc_r+0x1e>
 80074a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074a6:	f7ff bbc2 	b.w	8006c2e <__swbuf_r>
 80074aa:	6813      	ldr	r3, [r2, #0]
 80074ac:	1c58      	adds	r0, r3, #1
 80074ae:	6010      	str	r0, [r2, #0]
 80074b0:	7019      	strb	r1, [r3, #0]
 80074b2:	4608      	mov	r0, r1
 80074b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074b8:	4770      	bx	lr

080074ba <__sfputs_r>:
 80074ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074bc:	4606      	mov	r6, r0
 80074be:	460f      	mov	r7, r1
 80074c0:	4614      	mov	r4, r2
 80074c2:	18d5      	adds	r5, r2, r3
 80074c4:	42ac      	cmp	r4, r5
 80074c6:	d101      	bne.n	80074cc <__sfputs_r+0x12>
 80074c8:	2000      	movs	r0, #0
 80074ca:	e007      	b.n	80074dc <__sfputs_r+0x22>
 80074cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074d0:	463a      	mov	r2, r7
 80074d2:	4630      	mov	r0, r6
 80074d4:	f7ff ffda 	bl	800748c <__sfputc_r>
 80074d8:	1c43      	adds	r3, r0, #1
 80074da:	d1f3      	bne.n	80074c4 <__sfputs_r+0xa>
 80074dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080074e0 <_vfiprintf_r>:
 80074e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074e4:	460d      	mov	r5, r1
 80074e6:	b09d      	sub	sp, #116	@ 0x74
 80074e8:	4614      	mov	r4, r2
 80074ea:	4698      	mov	r8, r3
 80074ec:	4606      	mov	r6, r0
 80074ee:	b118      	cbz	r0, 80074f8 <_vfiprintf_r+0x18>
 80074f0:	6a03      	ldr	r3, [r0, #32]
 80074f2:	b90b      	cbnz	r3, 80074f8 <_vfiprintf_r+0x18>
 80074f4:	f7ff fa52 	bl	800699c <__sinit>
 80074f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80074fa:	07d9      	lsls	r1, r3, #31
 80074fc:	d405      	bmi.n	800750a <_vfiprintf_r+0x2a>
 80074fe:	89ab      	ldrh	r3, [r5, #12]
 8007500:	059a      	lsls	r2, r3, #22
 8007502:	d402      	bmi.n	800750a <_vfiprintf_r+0x2a>
 8007504:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007506:	f7ff fd32 	bl	8006f6e <__retarget_lock_acquire_recursive>
 800750a:	89ab      	ldrh	r3, [r5, #12]
 800750c:	071b      	lsls	r3, r3, #28
 800750e:	d501      	bpl.n	8007514 <_vfiprintf_r+0x34>
 8007510:	692b      	ldr	r3, [r5, #16]
 8007512:	b99b      	cbnz	r3, 800753c <_vfiprintf_r+0x5c>
 8007514:	4629      	mov	r1, r5
 8007516:	4630      	mov	r0, r6
 8007518:	f7ff fbc8 	bl	8006cac <__swsetup_r>
 800751c:	b170      	cbz	r0, 800753c <_vfiprintf_r+0x5c>
 800751e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007520:	07dc      	lsls	r4, r3, #31
 8007522:	d504      	bpl.n	800752e <_vfiprintf_r+0x4e>
 8007524:	f04f 30ff 	mov.w	r0, #4294967295
 8007528:	b01d      	add	sp, #116	@ 0x74
 800752a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800752e:	89ab      	ldrh	r3, [r5, #12]
 8007530:	0598      	lsls	r0, r3, #22
 8007532:	d4f7      	bmi.n	8007524 <_vfiprintf_r+0x44>
 8007534:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007536:	f7ff fd1b 	bl	8006f70 <__retarget_lock_release_recursive>
 800753a:	e7f3      	b.n	8007524 <_vfiprintf_r+0x44>
 800753c:	2300      	movs	r3, #0
 800753e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007540:	2320      	movs	r3, #32
 8007542:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007546:	f8cd 800c 	str.w	r8, [sp, #12]
 800754a:	2330      	movs	r3, #48	@ 0x30
 800754c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80076fc <_vfiprintf_r+0x21c>
 8007550:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007554:	f04f 0901 	mov.w	r9, #1
 8007558:	4623      	mov	r3, r4
 800755a:	469a      	mov	sl, r3
 800755c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007560:	b10a      	cbz	r2, 8007566 <_vfiprintf_r+0x86>
 8007562:	2a25      	cmp	r2, #37	@ 0x25
 8007564:	d1f9      	bne.n	800755a <_vfiprintf_r+0x7a>
 8007566:	ebba 0b04 	subs.w	fp, sl, r4
 800756a:	d00b      	beq.n	8007584 <_vfiprintf_r+0xa4>
 800756c:	465b      	mov	r3, fp
 800756e:	4622      	mov	r2, r4
 8007570:	4629      	mov	r1, r5
 8007572:	4630      	mov	r0, r6
 8007574:	f7ff ffa1 	bl	80074ba <__sfputs_r>
 8007578:	3001      	adds	r0, #1
 800757a:	f000 80a7 	beq.w	80076cc <_vfiprintf_r+0x1ec>
 800757e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007580:	445a      	add	r2, fp
 8007582:	9209      	str	r2, [sp, #36]	@ 0x24
 8007584:	f89a 3000 	ldrb.w	r3, [sl]
 8007588:	2b00      	cmp	r3, #0
 800758a:	f000 809f 	beq.w	80076cc <_vfiprintf_r+0x1ec>
 800758e:	2300      	movs	r3, #0
 8007590:	f04f 32ff 	mov.w	r2, #4294967295
 8007594:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007598:	f10a 0a01 	add.w	sl, sl, #1
 800759c:	9304      	str	r3, [sp, #16]
 800759e:	9307      	str	r3, [sp, #28]
 80075a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80075a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80075a6:	4654      	mov	r4, sl
 80075a8:	2205      	movs	r2, #5
 80075aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075ae:	4853      	ldr	r0, [pc, #332]	@ (80076fc <_vfiprintf_r+0x21c>)
 80075b0:	f7f8 fe2e 	bl	8000210 <memchr>
 80075b4:	9a04      	ldr	r2, [sp, #16]
 80075b6:	b9d8      	cbnz	r0, 80075f0 <_vfiprintf_r+0x110>
 80075b8:	06d1      	lsls	r1, r2, #27
 80075ba:	bf44      	itt	mi
 80075bc:	2320      	movmi	r3, #32
 80075be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075c2:	0713      	lsls	r3, r2, #28
 80075c4:	bf44      	itt	mi
 80075c6:	232b      	movmi	r3, #43	@ 0x2b
 80075c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075cc:	f89a 3000 	ldrb.w	r3, [sl]
 80075d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80075d2:	d015      	beq.n	8007600 <_vfiprintf_r+0x120>
 80075d4:	9a07      	ldr	r2, [sp, #28]
 80075d6:	4654      	mov	r4, sl
 80075d8:	2000      	movs	r0, #0
 80075da:	f04f 0c0a 	mov.w	ip, #10
 80075de:	4621      	mov	r1, r4
 80075e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075e4:	3b30      	subs	r3, #48	@ 0x30
 80075e6:	2b09      	cmp	r3, #9
 80075e8:	d94b      	bls.n	8007682 <_vfiprintf_r+0x1a2>
 80075ea:	b1b0      	cbz	r0, 800761a <_vfiprintf_r+0x13a>
 80075ec:	9207      	str	r2, [sp, #28]
 80075ee:	e014      	b.n	800761a <_vfiprintf_r+0x13a>
 80075f0:	eba0 0308 	sub.w	r3, r0, r8
 80075f4:	fa09 f303 	lsl.w	r3, r9, r3
 80075f8:	4313      	orrs	r3, r2
 80075fa:	9304      	str	r3, [sp, #16]
 80075fc:	46a2      	mov	sl, r4
 80075fe:	e7d2      	b.n	80075a6 <_vfiprintf_r+0xc6>
 8007600:	9b03      	ldr	r3, [sp, #12]
 8007602:	1d19      	adds	r1, r3, #4
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	9103      	str	r1, [sp, #12]
 8007608:	2b00      	cmp	r3, #0
 800760a:	bfbb      	ittet	lt
 800760c:	425b      	neglt	r3, r3
 800760e:	f042 0202 	orrlt.w	r2, r2, #2
 8007612:	9307      	strge	r3, [sp, #28]
 8007614:	9307      	strlt	r3, [sp, #28]
 8007616:	bfb8      	it	lt
 8007618:	9204      	strlt	r2, [sp, #16]
 800761a:	7823      	ldrb	r3, [r4, #0]
 800761c:	2b2e      	cmp	r3, #46	@ 0x2e
 800761e:	d10a      	bne.n	8007636 <_vfiprintf_r+0x156>
 8007620:	7863      	ldrb	r3, [r4, #1]
 8007622:	2b2a      	cmp	r3, #42	@ 0x2a
 8007624:	d132      	bne.n	800768c <_vfiprintf_r+0x1ac>
 8007626:	9b03      	ldr	r3, [sp, #12]
 8007628:	1d1a      	adds	r2, r3, #4
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	9203      	str	r2, [sp, #12]
 800762e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007632:	3402      	adds	r4, #2
 8007634:	9305      	str	r3, [sp, #20]
 8007636:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800770c <_vfiprintf_r+0x22c>
 800763a:	7821      	ldrb	r1, [r4, #0]
 800763c:	2203      	movs	r2, #3
 800763e:	4650      	mov	r0, sl
 8007640:	f7f8 fde6 	bl	8000210 <memchr>
 8007644:	b138      	cbz	r0, 8007656 <_vfiprintf_r+0x176>
 8007646:	9b04      	ldr	r3, [sp, #16]
 8007648:	eba0 000a 	sub.w	r0, r0, sl
 800764c:	2240      	movs	r2, #64	@ 0x40
 800764e:	4082      	lsls	r2, r0
 8007650:	4313      	orrs	r3, r2
 8007652:	3401      	adds	r4, #1
 8007654:	9304      	str	r3, [sp, #16]
 8007656:	f814 1b01 	ldrb.w	r1, [r4], #1
 800765a:	4829      	ldr	r0, [pc, #164]	@ (8007700 <_vfiprintf_r+0x220>)
 800765c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007660:	2206      	movs	r2, #6
 8007662:	f7f8 fdd5 	bl	8000210 <memchr>
 8007666:	2800      	cmp	r0, #0
 8007668:	d03f      	beq.n	80076ea <_vfiprintf_r+0x20a>
 800766a:	4b26      	ldr	r3, [pc, #152]	@ (8007704 <_vfiprintf_r+0x224>)
 800766c:	bb1b      	cbnz	r3, 80076b6 <_vfiprintf_r+0x1d6>
 800766e:	9b03      	ldr	r3, [sp, #12]
 8007670:	3307      	adds	r3, #7
 8007672:	f023 0307 	bic.w	r3, r3, #7
 8007676:	3308      	adds	r3, #8
 8007678:	9303      	str	r3, [sp, #12]
 800767a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800767c:	443b      	add	r3, r7
 800767e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007680:	e76a      	b.n	8007558 <_vfiprintf_r+0x78>
 8007682:	fb0c 3202 	mla	r2, ip, r2, r3
 8007686:	460c      	mov	r4, r1
 8007688:	2001      	movs	r0, #1
 800768a:	e7a8      	b.n	80075de <_vfiprintf_r+0xfe>
 800768c:	2300      	movs	r3, #0
 800768e:	3401      	adds	r4, #1
 8007690:	9305      	str	r3, [sp, #20]
 8007692:	4619      	mov	r1, r3
 8007694:	f04f 0c0a 	mov.w	ip, #10
 8007698:	4620      	mov	r0, r4
 800769a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800769e:	3a30      	subs	r2, #48	@ 0x30
 80076a0:	2a09      	cmp	r2, #9
 80076a2:	d903      	bls.n	80076ac <_vfiprintf_r+0x1cc>
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d0c6      	beq.n	8007636 <_vfiprintf_r+0x156>
 80076a8:	9105      	str	r1, [sp, #20]
 80076aa:	e7c4      	b.n	8007636 <_vfiprintf_r+0x156>
 80076ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80076b0:	4604      	mov	r4, r0
 80076b2:	2301      	movs	r3, #1
 80076b4:	e7f0      	b.n	8007698 <_vfiprintf_r+0x1b8>
 80076b6:	ab03      	add	r3, sp, #12
 80076b8:	9300      	str	r3, [sp, #0]
 80076ba:	462a      	mov	r2, r5
 80076bc:	4b12      	ldr	r3, [pc, #72]	@ (8007708 <_vfiprintf_r+0x228>)
 80076be:	a904      	add	r1, sp, #16
 80076c0:	4630      	mov	r0, r6
 80076c2:	f3af 8000 	nop.w
 80076c6:	4607      	mov	r7, r0
 80076c8:	1c78      	adds	r0, r7, #1
 80076ca:	d1d6      	bne.n	800767a <_vfiprintf_r+0x19a>
 80076cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076ce:	07d9      	lsls	r1, r3, #31
 80076d0:	d405      	bmi.n	80076de <_vfiprintf_r+0x1fe>
 80076d2:	89ab      	ldrh	r3, [r5, #12]
 80076d4:	059a      	lsls	r2, r3, #22
 80076d6:	d402      	bmi.n	80076de <_vfiprintf_r+0x1fe>
 80076d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80076da:	f7ff fc49 	bl	8006f70 <__retarget_lock_release_recursive>
 80076de:	89ab      	ldrh	r3, [r5, #12]
 80076e0:	065b      	lsls	r3, r3, #25
 80076e2:	f53f af1f 	bmi.w	8007524 <_vfiprintf_r+0x44>
 80076e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076e8:	e71e      	b.n	8007528 <_vfiprintf_r+0x48>
 80076ea:	ab03      	add	r3, sp, #12
 80076ec:	9300      	str	r3, [sp, #0]
 80076ee:	462a      	mov	r2, r5
 80076f0:	4b05      	ldr	r3, [pc, #20]	@ (8007708 <_vfiprintf_r+0x228>)
 80076f2:	a904      	add	r1, sp, #16
 80076f4:	4630      	mov	r0, r6
 80076f6:	f000 f879 	bl	80077ec <_printf_i>
 80076fa:	e7e4      	b.n	80076c6 <_vfiprintf_r+0x1e6>
 80076fc:	08008349 	.word	0x08008349
 8007700:	08008353 	.word	0x08008353
 8007704:	00000000 	.word	0x00000000
 8007708:	080074bb 	.word	0x080074bb
 800770c:	0800834f 	.word	0x0800834f

08007710 <_printf_common>:
 8007710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007714:	4616      	mov	r6, r2
 8007716:	4698      	mov	r8, r3
 8007718:	688a      	ldr	r2, [r1, #8]
 800771a:	690b      	ldr	r3, [r1, #16]
 800771c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007720:	4293      	cmp	r3, r2
 8007722:	bfb8      	it	lt
 8007724:	4613      	movlt	r3, r2
 8007726:	6033      	str	r3, [r6, #0]
 8007728:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800772c:	4607      	mov	r7, r0
 800772e:	460c      	mov	r4, r1
 8007730:	b10a      	cbz	r2, 8007736 <_printf_common+0x26>
 8007732:	3301      	adds	r3, #1
 8007734:	6033      	str	r3, [r6, #0]
 8007736:	6823      	ldr	r3, [r4, #0]
 8007738:	0699      	lsls	r1, r3, #26
 800773a:	bf42      	ittt	mi
 800773c:	6833      	ldrmi	r3, [r6, #0]
 800773e:	3302      	addmi	r3, #2
 8007740:	6033      	strmi	r3, [r6, #0]
 8007742:	6825      	ldr	r5, [r4, #0]
 8007744:	f015 0506 	ands.w	r5, r5, #6
 8007748:	d106      	bne.n	8007758 <_printf_common+0x48>
 800774a:	f104 0a19 	add.w	sl, r4, #25
 800774e:	68e3      	ldr	r3, [r4, #12]
 8007750:	6832      	ldr	r2, [r6, #0]
 8007752:	1a9b      	subs	r3, r3, r2
 8007754:	42ab      	cmp	r3, r5
 8007756:	dc26      	bgt.n	80077a6 <_printf_common+0x96>
 8007758:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800775c:	6822      	ldr	r2, [r4, #0]
 800775e:	3b00      	subs	r3, #0
 8007760:	bf18      	it	ne
 8007762:	2301      	movne	r3, #1
 8007764:	0692      	lsls	r2, r2, #26
 8007766:	d42b      	bmi.n	80077c0 <_printf_common+0xb0>
 8007768:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800776c:	4641      	mov	r1, r8
 800776e:	4638      	mov	r0, r7
 8007770:	47c8      	blx	r9
 8007772:	3001      	adds	r0, #1
 8007774:	d01e      	beq.n	80077b4 <_printf_common+0xa4>
 8007776:	6823      	ldr	r3, [r4, #0]
 8007778:	6922      	ldr	r2, [r4, #16]
 800777a:	f003 0306 	and.w	r3, r3, #6
 800777e:	2b04      	cmp	r3, #4
 8007780:	bf02      	ittt	eq
 8007782:	68e5      	ldreq	r5, [r4, #12]
 8007784:	6833      	ldreq	r3, [r6, #0]
 8007786:	1aed      	subeq	r5, r5, r3
 8007788:	68a3      	ldr	r3, [r4, #8]
 800778a:	bf0c      	ite	eq
 800778c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007790:	2500      	movne	r5, #0
 8007792:	4293      	cmp	r3, r2
 8007794:	bfc4      	itt	gt
 8007796:	1a9b      	subgt	r3, r3, r2
 8007798:	18ed      	addgt	r5, r5, r3
 800779a:	2600      	movs	r6, #0
 800779c:	341a      	adds	r4, #26
 800779e:	42b5      	cmp	r5, r6
 80077a0:	d11a      	bne.n	80077d8 <_printf_common+0xc8>
 80077a2:	2000      	movs	r0, #0
 80077a4:	e008      	b.n	80077b8 <_printf_common+0xa8>
 80077a6:	2301      	movs	r3, #1
 80077a8:	4652      	mov	r2, sl
 80077aa:	4641      	mov	r1, r8
 80077ac:	4638      	mov	r0, r7
 80077ae:	47c8      	blx	r9
 80077b0:	3001      	adds	r0, #1
 80077b2:	d103      	bne.n	80077bc <_printf_common+0xac>
 80077b4:	f04f 30ff 	mov.w	r0, #4294967295
 80077b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077bc:	3501      	adds	r5, #1
 80077be:	e7c6      	b.n	800774e <_printf_common+0x3e>
 80077c0:	18e1      	adds	r1, r4, r3
 80077c2:	1c5a      	adds	r2, r3, #1
 80077c4:	2030      	movs	r0, #48	@ 0x30
 80077c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80077ca:	4422      	add	r2, r4
 80077cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80077d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80077d4:	3302      	adds	r3, #2
 80077d6:	e7c7      	b.n	8007768 <_printf_common+0x58>
 80077d8:	2301      	movs	r3, #1
 80077da:	4622      	mov	r2, r4
 80077dc:	4641      	mov	r1, r8
 80077de:	4638      	mov	r0, r7
 80077e0:	47c8      	blx	r9
 80077e2:	3001      	adds	r0, #1
 80077e4:	d0e6      	beq.n	80077b4 <_printf_common+0xa4>
 80077e6:	3601      	adds	r6, #1
 80077e8:	e7d9      	b.n	800779e <_printf_common+0x8e>
	...

080077ec <_printf_i>:
 80077ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077f0:	7e0f      	ldrb	r7, [r1, #24]
 80077f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80077f4:	2f78      	cmp	r7, #120	@ 0x78
 80077f6:	4691      	mov	r9, r2
 80077f8:	4680      	mov	r8, r0
 80077fa:	460c      	mov	r4, r1
 80077fc:	469a      	mov	sl, r3
 80077fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007802:	d807      	bhi.n	8007814 <_printf_i+0x28>
 8007804:	2f62      	cmp	r7, #98	@ 0x62
 8007806:	d80a      	bhi.n	800781e <_printf_i+0x32>
 8007808:	2f00      	cmp	r7, #0
 800780a:	f000 80d1 	beq.w	80079b0 <_printf_i+0x1c4>
 800780e:	2f58      	cmp	r7, #88	@ 0x58
 8007810:	f000 80b8 	beq.w	8007984 <_printf_i+0x198>
 8007814:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007818:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800781c:	e03a      	b.n	8007894 <_printf_i+0xa8>
 800781e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007822:	2b15      	cmp	r3, #21
 8007824:	d8f6      	bhi.n	8007814 <_printf_i+0x28>
 8007826:	a101      	add	r1, pc, #4	@ (adr r1, 800782c <_printf_i+0x40>)
 8007828:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800782c:	08007885 	.word	0x08007885
 8007830:	08007899 	.word	0x08007899
 8007834:	08007815 	.word	0x08007815
 8007838:	08007815 	.word	0x08007815
 800783c:	08007815 	.word	0x08007815
 8007840:	08007815 	.word	0x08007815
 8007844:	08007899 	.word	0x08007899
 8007848:	08007815 	.word	0x08007815
 800784c:	08007815 	.word	0x08007815
 8007850:	08007815 	.word	0x08007815
 8007854:	08007815 	.word	0x08007815
 8007858:	08007997 	.word	0x08007997
 800785c:	080078c3 	.word	0x080078c3
 8007860:	08007951 	.word	0x08007951
 8007864:	08007815 	.word	0x08007815
 8007868:	08007815 	.word	0x08007815
 800786c:	080079b9 	.word	0x080079b9
 8007870:	08007815 	.word	0x08007815
 8007874:	080078c3 	.word	0x080078c3
 8007878:	08007815 	.word	0x08007815
 800787c:	08007815 	.word	0x08007815
 8007880:	08007959 	.word	0x08007959
 8007884:	6833      	ldr	r3, [r6, #0]
 8007886:	1d1a      	adds	r2, r3, #4
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	6032      	str	r2, [r6, #0]
 800788c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007890:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007894:	2301      	movs	r3, #1
 8007896:	e09c      	b.n	80079d2 <_printf_i+0x1e6>
 8007898:	6833      	ldr	r3, [r6, #0]
 800789a:	6820      	ldr	r0, [r4, #0]
 800789c:	1d19      	adds	r1, r3, #4
 800789e:	6031      	str	r1, [r6, #0]
 80078a0:	0606      	lsls	r6, r0, #24
 80078a2:	d501      	bpl.n	80078a8 <_printf_i+0xbc>
 80078a4:	681d      	ldr	r5, [r3, #0]
 80078a6:	e003      	b.n	80078b0 <_printf_i+0xc4>
 80078a8:	0645      	lsls	r5, r0, #25
 80078aa:	d5fb      	bpl.n	80078a4 <_printf_i+0xb8>
 80078ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80078b0:	2d00      	cmp	r5, #0
 80078b2:	da03      	bge.n	80078bc <_printf_i+0xd0>
 80078b4:	232d      	movs	r3, #45	@ 0x2d
 80078b6:	426d      	negs	r5, r5
 80078b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078bc:	4858      	ldr	r0, [pc, #352]	@ (8007a20 <_printf_i+0x234>)
 80078be:	230a      	movs	r3, #10
 80078c0:	e011      	b.n	80078e6 <_printf_i+0xfa>
 80078c2:	6821      	ldr	r1, [r4, #0]
 80078c4:	6833      	ldr	r3, [r6, #0]
 80078c6:	0608      	lsls	r0, r1, #24
 80078c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80078cc:	d402      	bmi.n	80078d4 <_printf_i+0xe8>
 80078ce:	0649      	lsls	r1, r1, #25
 80078d0:	bf48      	it	mi
 80078d2:	b2ad      	uxthmi	r5, r5
 80078d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80078d6:	4852      	ldr	r0, [pc, #328]	@ (8007a20 <_printf_i+0x234>)
 80078d8:	6033      	str	r3, [r6, #0]
 80078da:	bf14      	ite	ne
 80078dc:	230a      	movne	r3, #10
 80078de:	2308      	moveq	r3, #8
 80078e0:	2100      	movs	r1, #0
 80078e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80078e6:	6866      	ldr	r6, [r4, #4]
 80078e8:	60a6      	str	r6, [r4, #8]
 80078ea:	2e00      	cmp	r6, #0
 80078ec:	db05      	blt.n	80078fa <_printf_i+0x10e>
 80078ee:	6821      	ldr	r1, [r4, #0]
 80078f0:	432e      	orrs	r6, r5
 80078f2:	f021 0104 	bic.w	r1, r1, #4
 80078f6:	6021      	str	r1, [r4, #0]
 80078f8:	d04b      	beq.n	8007992 <_printf_i+0x1a6>
 80078fa:	4616      	mov	r6, r2
 80078fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8007900:	fb03 5711 	mls	r7, r3, r1, r5
 8007904:	5dc7      	ldrb	r7, [r0, r7]
 8007906:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800790a:	462f      	mov	r7, r5
 800790c:	42bb      	cmp	r3, r7
 800790e:	460d      	mov	r5, r1
 8007910:	d9f4      	bls.n	80078fc <_printf_i+0x110>
 8007912:	2b08      	cmp	r3, #8
 8007914:	d10b      	bne.n	800792e <_printf_i+0x142>
 8007916:	6823      	ldr	r3, [r4, #0]
 8007918:	07df      	lsls	r7, r3, #31
 800791a:	d508      	bpl.n	800792e <_printf_i+0x142>
 800791c:	6923      	ldr	r3, [r4, #16]
 800791e:	6861      	ldr	r1, [r4, #4]
 8007920:	4299      	cmp	r1, r3
 8007922:	bfde      	ittt	le
 8007924:	2330      	movle	r3, #48	@ 0x30
 8007926:	f806 3c01 	strble.w	r3, [r6, #-1]
 800792a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800792e:	1b92      	subs	r2, r2, r6
 8007930:	6122      	str	r2, [r4, #16]
 8007932:	f8cd a000 	str.w	sl, [sp]
 8007936:	464b      	mov	r3, r9
 8007938:	aa03      	add	r2, sp, #12
 800793a:	4621      	mov	r1, r4
 800793c:	4640      	mov	r0, r8
 800793e:	f7ff fee7 	bl	8007710 <_printf_common>
 8007942:	3001      	adds	r0, #1
 8007944:	d14a      	bne.n	80079dc <_printf_i+0x1f0>
 8007946:	f04f 30ff 	mov.w	r0, #4294967295
 800794a:	b004      	add	sp, #16
 800794c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007950:	6823      	ldr	r3, [r4, #0]
 8007952:	f043 0320 	orr.w	r3, r3, #32
 8007956:	6023      	str	r3, [r4, #0]
 8007958:	4832      	ldr	r0, [pc, #200]	@ (8007a24 <_printf_i+0x238>)
 800795a:	2778      	movs	r7, #120	@ 0x78
 800795c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007960:	6823      	ldr	r3, [r4, #0]
 8007962:	6831      	ldr	r1, [r6, #0]
 8007964:	061f      	lsls	r7, r3, #24
 8007966:	f851 5b04 	ldr.w	r5, [r1], #4
 800796a:	d402      	bmi.n	8007972 <_printf_i+0x186>
 800796c:	065f      	lsls	r7, r3, #25
 800796e:	bf48      	it	mi
 8007970:	b2ad      	uxthmi	r5, r5
 8007972:	6031      	str	r1, [r6, #0]
 8007974:	07d9      	lsls	r1, r3, #31
 8007976:	bf44      	itt	mi
 8007978:	f043 0320 	orrmi.w	r3, r3, #32
 800797c:	6023      	strmi	r3, [r4, #0]
 800797e:	b11d      	cbz	r5, 8007988 <_printf_i+0x19c>
 8007980:	2310      	movs	r3, #16
 8007982:	e7ad      	b.n	80078e0 <_printf_i+0xf4>
 8007984:	4826      	ldr	r0, [pc, #152]	@ (8007a20 <_printf_i+0x234>)
 8007986:	e7e9      	b.n	800795c <_printf_i+0x170>
 8007988:	6823      	ldr	r3, [r4, #0]
 800798a:	f023 0320 	bic.w	r3, r3, #32
 800798e:	6023      	str	r3, [r4, #0]
 8007990:	e7f6      	b.n	8007980 <_printf_i+0x194>
 8007992:	4616      	mov	r6, r2
 8007994:	e7bd      	b.n	8007912 <_printf_i+0x126>
 8007996:	6833      	ldr	r3, [r6, #0]
 8007998:	6825      	ldr	r5, [r4, #0]
 800799a:	6961      	ldr	r1, [r4, #20]
 800799c:	1d18      	adds	r0, r3, #4
 800799e:	6030      	str	r0, [r6, #0]
 80079a0:	062e      	lsls	r6, r5, #24
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	d501      	bpl.n	80079aa <_printf_i+0x1be>
 80079a6:	6019      	str	r1, [r3, #0]
 80079a8:	e002      	b.n	80079b0 <_printf_i+0x1c4>
 80079aa:	0668      	lsls	r0, r5, #25
 80079ac:	d5fb      	bpl.n	80079a6 <_printf_i+0x1ba>
 80079ae:	8019      	strh	r1, [r3, #0]
 80079b0:	2300      	movs	r3, #0
 80079b2:	6123      	str	r3, [r4, #16]
 80079b4:	4616      	mov	r6, r2
 80079b6:	e7bc      	b.n	8007932 <_printf_i+0x146>
 80079b8:	6833      	ldr	r3, [r6, #0]
 80079ba:	1d1a      	adds	r2, r3, #4
 80079bc:	6032      	str	r2, [r6, #0]
 80079be:	681e      	ldr	r6, [r3, #0]
 80079c0:	6862      	ldr	r2, [r4, #4]
 80079c2:	2100      	movs	r1, #0
 80079c4:	4630      	mov	r0, r6
 80079c6:	f7f8 fc23 	bl	8000210 <memchr>
 80079ca:	b108      	cbz	r0, 80079d0 <_printf_i+0x1e4>
 80079cc:	1b80      	subs	r0, r0, r6
 80079ce:	6060      	str	r0, [r4, #4]
 80079d0:	6863      	ldr	r3, [r4, #4]
 80079d2:	6123      	str	r3, [r4, #16]
 80079d4:	2300      	movs	r3, #0
 80079d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079da:	e7aa      	b.n	8007932 <_printf_i+0x146>
 80079dc:	6923      	ldr	r3, [r4, #16]
 80079de:	4632      	mov	r2, r6
 80079e0:	4649      	mov	r1, r9
 80079e2:	4640      	mov	r0, r8
 80079e4:	47d0      	blx	sl
 80079e6:	3001      	adds	r0, #1
 80079e8:	d0ad      	beq.n	8007946 <_printf_i+0x15a>
 80079ea:	6823      	ldr	r3, [r4, #0]
 80079ec:	079b      	lsls	r3, r3, #30
 80079ee:	d413      	bmi.n	8007a18 <_printf_i+0x22c>
 80079f0:	68e0      	ldr	r0, [r4, #12]
 80079f2:	9b03      	ldr	r3, [sp, #12]
 80079f4:	4298      	cmp	r0, r3
 80079f6:	bfb8      	it	lt
 80079f8:	4618      	movlt	r0, r3
 80079fa:	e7a6      	b.n	800794a <_printf_i+0x15e>
 80079fc:	2301      	movs	r3, #1
 80079fe:	4632      	mov	r2, r6
 8007a00:	4649      	mov	r1, r9
 8007a02:	4640      	mov	r0, r8
 8007a04:	47d0      	blx	sl
 8007a06:	3001      	adds	r0, #1
 8007a08:	d09d      	beq.n	8007946 <_printf_i+0x15a>
 8007a0a:	3501      	adds	r5, #1
 8007a0c:	68e3      	ldr	r3, [r4, #12]
 8007a0e:	9903      	ldr	r1, [sp, #12]
 8007a10:	1a5b      	subs	r3, r3, r1
 8007a12:	42ab      	cmp	r3, r5
 8007a14:	dcf2      	bgt.n	80079fc <_printf_i+0x210>
 8007a16:	e7eb      	b.n	80079f0 <_printf_i+0x204>
 8007a18:	2500      	movs	r5, #0
 8007a1a:	f104 0619 	add.w	r6, r4, #25
 8007a1e:	e7f5      	b.n	8007a0c <_printf_i+0x220>
 8007a20:	0800835a 	.word	0x0800835a
 8007a24:	0800836b 	.word	0x0800836b

08007a28 <__sflush_r>:
 8007a28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a30:	0716      	lsls	r6, r2, #28
 8007a32:	4605      	mov	r5, r0
 8007a34:	460c      	mov	r4, r1
 8007a36:	d454      	bmi.n	8007ae2 <__sflush_r+0xba>
 8007a38:	684b      	ldr	r3, [r1, #4]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	dc02      	bgt.n	8007a44 <__sflush_r+0x1c>
 8007a3e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	dd48      	ble.n	8007ad6 <__sflush_r+0xae>
 8007a44:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a46:	2e00      	cmp	r6, #0
 8007a48:	d045      	beq.n	8007ad6 <__sflush_r+0xae>
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007a50:	682f      	ldr	r7, [r5, #0]
 8007a52:	6a21      	ldr	r1, [r4, #32]
 8007a54:	602b      	str	r3, [r5, #0]
 8007a56:	d030      	beq.n	8007aba <__sflush_r+0x92>
 8007a58:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007a5a:	89a3      	ldrh	r3, [r4, #12]
 8007a5c:	0759      	lsls	r1, r3, #29
 8007a5e:	d505      	bpl.n	8007a6c <__sflush_r+0x44>
 8007a60:	6863      	ldr	r3, [r4, #4]
 8007a62:	1ad2      	subs	r2, r2, r3
 8007a64:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007a66:	b10b      	cbz	r3, 8007a6c <__sflush_r+0x44>
 8007a68:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007a6a:	1ad2      	subs	r2, r2, r3
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a70:	6a21      	ldr	r1, [r4, #32]
 8007a72:	4628      	mov	r0, r5
 8007a74:	47b0      	blx	r6
 8007a76:	1c43      	adds	r3, r0, #1
 8007a78:	89a3      	ldrh	r3, [r4, #12]
 8007a7a:	d106      	bne.n	8007a8a <__sflush_r+0x62>
 8007a7c:	6829      	ldr	r1, [r5, #0]
 8007a7e:	291d      	cmp	r1, #29
 8007a80:	d82b      	bhi.n	8007ada <__sflush_r+0xb2>
 8007a82:	4a2a      	ldr	r2, [pc, #168]	@ (8007b2c <__sflush_r+0x104>)
 8007a84:	40ca      	lsrs	r2, r1
 8007a86:	07d6      	lsls	r6, r2, #31
 8007a88:	d527      	bpl.n	8007ada <__sflush_r+0xb2>
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	6062      	str	r2, [r4, #4]
 8007a8e:	04d9      	lsls	r1, r3, #19
 8007a90:	6922      	ldr	r2, [r4, #16]
 8007a92:	6022      	str	r2, [r4, #0]
 8007a94:	d504      	bpl.n	8007aa0 <__sflush_r+0x78>
 8007a96:	1c42      	adds	r2, r0, #1
 8007a98:	d101      	bne.n	8007a9e <__sflush_r+0x76>
 8007a9a:	682b      	ldr	r3, [r5, #0]
 8007a9c:	b903      	cbnz	r3, 8007aa0 <__sflush_r+0x78>
 8007a9e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007aa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007aa2:	602f      	str	r7, [r5, #0]
 8007aa4:	b1b9      	cbz	r1, 8007ad6 <__sflush_r+0xae>
 8007aa6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007aaa:	4299      	cmp	r1, r3
 8007aac:	d002      	beq.n	8007ab4 <__sflush_r+0x8c>
 8007aae:	4628      	mov	r0, r5
 8007ab0:	f7ff fa94 	bl	8006fdc <_free_r>
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ab8:	e00d      	b.n	8007ad6 <__sflush_r+0xae>
 8007aba:	2301      	movs	r3, #1
 8007abc:	4628      	mov	r0, r5
 8007abe:	47b0      	blx	r6
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	1c50      	adds	r0, r2, #1
 8007ac4:	d1c9      	bne.n	8007a5a <__sflush_r+0x32>
 8007ac6:	682b      	ldr	r3, [r5, #0]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d0c6      	beq.n	8007a5a <__sflush_r+0x32>
 8007acc:	2b1d      	cmp	r3, #29
 8007ace:	d001      	beq.n	8007ad4 <__sflush_r+0xac>
 8007ad0:	2b16      	cmp	r3, #22
 8007ad2:	d11e      	bne.n	8007b12 <__sflush_r+0xea>
 8007ad4:	602f      	str	r7, [r5, #0]
 8007ad6:	2000      	movs	r0, #0
 8007ad8:	e022      	b.n	8007b20 <__sflush_r+0xf8>
 8007ada:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ade:	b21b      	sxth	r3, r3
 8007ae0:	e01b      	b.n	8007b1a <__sflush_r+0xf2>
 8007ae2:	690f      	ldr	r7, [r1, #16]
 8007ae4:	2f00      	cmp	r7, #0
 8007ae6:	d0f6      	beq.n	8007ad6 <__sflush_r+0xae>
 8007ae8:	0793      	lsls	r3, r2, #30
 8007aea:	680e      	ldr	r6, [r1, #0]
 8007aec:	bf08      	it	eq
 8007aee:	694b      	ldreq	r3, [r1, #20]
 8007af0:	600f      	str	r7, [r1, #0]
 8007af2:	bf18      	it	ne
 8007af4:	2300      	movne	r3, #0
 8007af6:	eba6 0807 	sub.w	r8, r6, r7
 8007afa:	608b      	str	r3, [r1, #8]
 8007afc:	f1b8 0f00 	cmp.w	r8, #0
 8007b00:	dde9      	ble.n	8007ad6 <__sflush_r+0xae>
 8007b02:	6a21      	ldr	r1, [r4, #32]
 8007b04:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007b06:	4643      	mov	r3, r8
 8007b08:	463a      	mov	r2, r7
 8007b0a:	4628      	mov	r0, r5
 8007b0c:	47b0      	blx	r6
 8007b0e:	2800      	cmp	r0, #0
 8007b10:	dc08      	bgt.n	8007b24 <__sflush_r+0xfc>
 8007b12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b1a:	81a3      	strh	r3, [r4, #12]
 8007b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b24:	4407      	add	r7, r0
 8007b26:	eba8 0800 	sub.w	r8, r8, r0
 8007b2a:	e7e7      	b.n	8007afc <__sflush_r+0xd4>
 8007b2c:	20400001 	.word	0x20400001

08007b30 <_fflush_r>:
 8007b30:	b538      	push	{r3, r4, r5, lr}
 8007b32:	690b      	ldr	r3, [r1, #16]
 8007b34:	4605      	mov	r5, r0
 8007b36:	460c      	mov	r4, r1
 8007b38:	b913      	cbnz	r3, 8007b40 <_fflush_r+0x10>
 8007b3a:	2500      	movs	r5, #0
 8007b3c:	4628      	mov	r0, r5
 8007b3e:	bd38      	pop	{r3, r4, r5, pc}
 8007b40:	b118      	cbz	r0, 8007b4a <_fflush_r+0x1a>
 8007b42:	6a03      	ldr	r3, [r0, #32]
 8007b44:	b90b      	cbnz	r3, 8007b4a <_fflush_r+0x1a>
 8007b46:	f7fe ff29 	bl	800699c <__sinit>
 8007b4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d0f3      	beq.n	8007b3a <_fflush_r+0xa>
 8007b52:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007b54:	07d0      	lsls	r0, r2, #31
 8007b56:	d404      	bmi.n	8007b62 <_fflush_r+0x32>
 8007b58:	0599      	lsls	r1, r3, #22
 8007b5a:	d402      	bmi.n	8007b62 <_fflush_r+0x32>
 8007b5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b5e:	f7ff fa06 	bl	8006f6e <__retarget_lock_acquire_recursive>
 8007b62:	4628      	mov	r0, r5
 8007b64:	4621      	mov	r1, r4
 8007b66:	f7ff ff5f 	bl	8007a28 <__sflush_r>
 8007b6a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b6c:	07da      	lsls	r2, r3, #31
 8007b6e:	4605      	mov	r5, r0
 8007b70:	d4e4      	bmi.n	8007b3c <_fflush_r+0xc>
 8007b72:	89a3      	ldrh	r3, [r4, #12]
 8007b74:	059b      	lsls	r3, r3, #22
 8007b76:	d4e1      	bmi.n	8007b3c <_fflush_r+0xc>
 8007b78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b7a:	f7ff f9f9 	bl	8006f70 <__retarget_lock_release_recursive>
 8007b7e:	e7dd      	b.n	8007b3c <_fflush_r+0xc>

08007b80 <fiprintf>:
 8007b80:	b40e      	push	{r1, r2, r3}
 8007b82:	b503      	push	{r0, r1, lr}
 8007b84:	4601      	mov	r1, r0
 8007b86:	ab03      	add	r3, sp, #12
 8007b88:	4805      	ldr	r0, [pc, #20]	@ (8007ba0 <fiprintf+0x20>)
 8007b8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b8e:	6800      	ldr	r0, [r0, #0]
 8007b90:	9301      	str	r3, [sp, #4]
 8007b92:	f7ff fca5 	bl	80074e0 <_vfiprintf_r>
 8007b96:	b002      	add	sp, #8
 8007b98:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b9c:	b003      	add	sp, #12
 8007b9e:	4770      	bx	lr
 8007ba0:	20000034 	.word	0x20000034

08007ba4 <__swhatbuf_r>:
 8007ba4:	b570      	push	{r4, r5, r6, lr}
 8007ba6:	460c      	mov	r4, r1
 8007ba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bac:	2900      	cmp	r1, #0
 8007bae:	b096      	sub	sp, #88	@ 0x58
 8007bb0:	4615      	mov	r5, r2
 8007bb2:	461e      	mov	r6, r3
 8007bb4:	da0d      	bge.n	8007bd2 <__swhatbuf_r+0x2e>
 8007bb6:	89a3      	ldrh	r3, [r4, #12]
 8007bb8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007bbc:	f04f 0100 	mov.w	r1, #0
 8007bc0:	bf14      	ite	ne
 8007bc2:	2340      	movne	r3, #64	@ 0x40
 8007bc4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007bc8:	2000      	movs	r0, #0
 8007bca:	6031      	str	r1, [r6, #0]
 8007bcc:	602b      	str	r3, [r5, #0]
 8007bce:	b016      	add	sp, #88	@ 0x58
 8007bd0:	bd70      	pop	{r4, r5, r6, pc}
 8007bd2:	466a      	mov	r2, sp
 8007bd4:	f000 f896 	bl	8007d04 <_fstat_r>
 8007bd8:	2800      	cmp	r0, #0
 8007bda:	dbec      	blt.n	8007bb6 <__swhatbuf_r+0x12>
 8007bdc:	9901      	ldr	r1, [sp, #4]
 8007bde:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007be2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007be6:	4259      	negs	r1, r3
 8007be8:	4159      	adcs	r1, r3
 8007bea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bee:	e7eb      	b.n	8007bc8 <__swhatbuf_r+0x24>

08007bf0 <__smakebuf_r>:
 8007bf0:	898b      	ldrh	r3, [r1, #12]
 8007bf2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bf4:	079d      	lsls	r5, r3, #30
 8007bf6:	4606      	mov	r6, r0
 8007bf8:	460c      	mov	r4, r1
 8007bfa:	d507      	bpl.n	8007c0c <__smakebuf_r+0x1c>
 8007bfc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007c00:	6023      	str	r3, [r4, #0]
 8007c02:	6123      	str	r3, [r4, #16]
 8007c04:	2301      	movs	r3, #1
 8007c06:	6163      	str	r3, [r4, #20]
 8007c08:	b003      	add	sp, #12
 8007c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c0c:	ab01      	add	r3, sp, #4
 8007c0e:	466a      	mov	r2, sp
 8007c10:	f7ff ffc8 	bl	8007ba4 <__swhatbuf_r>
 8007c14:	9f00      	ldr	r7, [sp, #0]
 8007c16:	4605      	mov	r5, r0
 8007c18:	4639      	mov	r1, r7
 8007c1a:	4630      	mov	r0, r6
 8007c1c:	f7ff fa52 	bl	80070c4 <_malloc_r>
 8007c20:	b948      	cbnz	r0, 8007c36 <__smakebuf_r+0x46>
 8007c22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c26:	059a      	lsls	r2, r3, #22
 8007c28:	d4ee      	bmi.n	8007c08 <__smakebuf_r+0x18>
 8007c2a:	f023 0303 	bic.w	r3, r3, #3
 8007c2e:	f043 0302 	orr.w	r3, r3, #2
 8007c32:	81a3      	strh	r3, [r4, #12]
 8007c34:	e7e2      	b.n	8007bfc <__smakebuf_r+0xc>
 8007c36:	89a3      	ldrh	r3, [r4, #12]
 8007c38:	6020      	str	r0, [r4, #0]
 8007c3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c3e:	81a3      	strh	r3, [r4, #12]
 8007c40:	9b01      	ldr	r3, [sp, #4]
 8007c42:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007c46:	b15b      	cbz	r3, 8007c60 <__smakebuf_r+0x70>
 8007c48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c4c:	4630      	mov	r0, r6
 8007c4e:	f000 f86b 	bl	8007d28 <_isatty_r>
 8007c52:	b128      	cbz	r0, 8007c60 <__smakebuf_r+0x70>
 8007c54:	89a3      	ldrh	r3, [r4, #12]
 8007c56:	f023 0303 	bic.w	r3, r3, #3
 8007c5a:	f043 0301 	orr.w	r3, r3, #1
 8007c5e:	81a3      	strh	r3, [r4, #12]
 8007c60:	89a3      	ldrh	r3, [r4, #12]
 8007c62:	431d      	orrs	r5, r3
 8007c64:	81a5      	strh	r5, [r4, #12]
 8007c66:	e7cf      	b.n	8007c08 <__smakebuf_r+0x18>

08007c68 <_putc_r>:
 8007c68:	b570      	push	{r4, r5, r6, lr}
 8007c6a:	460d      	mov	r5, r1
 8007c6c:	4614      	mov	r4, r2
 8007c6e:	4606      	mov	r6, r0
 8007c70:	b118      	cbz	r0, 8007c7a <_putc_r+0x12>
 8007c72:	6a03      	ldr	r3, [r0, #32]
 8007c74:	b90b      	cbnz	r3, 8007c7a <_putc_r+0x12>
 8007c76:	f7fe fe91 	bl	800699c <__sinit>
 8007c7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c7c:	07d8      	lsls	r0, r3, #31
 8007c7e:	d405      	bmi.n	8007c8c <_putc_r+0x24>
 8007c80:	89a3      	ldrh	r3, [r4, #12]
 8007c82:	0599      	lsls	r1, r3, #22
 8007c84:	d402      	bmi.n	8007c8c <_putc_r+0x24>
 8007c86:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c88:	f7ff f971 	bl	8006f6e <__retarget_lock_acquire_recursive>
 8007c8c:	68a3      	ldr	r3, [r4, #8]
 8007c8e:	3b01      	subs	r3, #1
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	60a3      	str	r3, [r4, #8]
 8007c94:	da05      	bge.n	8007ca2 <_putc_r+0x3a>
 8007c96:	69a2      	ldr	r2, [r4, #24]
 8007c98:	4293      	cmp	r3, r2
 8007c9a:	db12      	blt.n	8007cc2 <_putc_r+0x5a>
 8007c9c:	b2eb      	uxtb	r3, r5
 8007c9e:	2b0a      	cmp	r3, #10
 8007ca0:	d00f      	beq.n	8007cc2 <_putc_r+0x5a>
 8007ca2:	6823      	ldr	r3, [r4, #0]
 8007ca4:	1c5a      	adds	r2, r3, #1
 8007ca6:	6022      	str	r2, [r4, #0]
 8007ca8:	701d      	strb	r5, [r3, #0]
 8007caa:	b2ed      	uxtb	r5, r5
 8007cac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007cae:	07da      	lsls	r2, r3, #31
 8007cb0:	d405      	bmi.n	8007cbe <_putc_r+0x56>
 8007cb2:	89a3      	ldrh	r3, [r4, #12]
 8007cb4:	059b      	lsls	r3, r3, #22
 8007cb6:	d402      	bmi.n	8007cbe <_putc_r+0x56>
 8007cb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cba:	f7ff f959 	bl	8006f70 <__retarget_lock_release_recursive>
 8007cbe:	4628      	mov	r0, r5
 8007cc0:	bd70      	pop	{r4, r5, r6, pc}
 8007cc2:	4629      	mov	r1, r5
 8007cc4:	4622      	mov	r2, r4
 8007cc6:	4630      	mov	r0, r6
 8007cc8:	f7fe ffb1 	bl	8006c2e <__swbuf_r>
 8007ccc:	4605      	mov	r5, r0
 8007cce:	e7ed      	b.n	8007cac <_putc_r+0x44>

08007cd0 <memmove>:
 8007cd0:	4288      	cmp	r0, r1
 8007cd2:	b510      	push	{r4, lr}
 8007cd4:	eb01 0402 	add.w	r4, r1, r2
 8007cd8:	d902      	bls.n	8007ce0 <memmove+0x10>
 8007cda:	4284      	cmp	r4, r0
 8007cdc:	4623      	mov	r3, r4
 8007cde:	d807      	bhi.n	8007cf0 <memmove+0x20>
 8007ce0:	1e43      	subs	r3, r0, #1
 8007ce2:	42a1      	cmp	r1, r4
 8007ce4:	d008      	beq.n	8007cf8 <memmove+0x28>
 8007ce6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007cea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007cee:	e7f8      	b.n	8007ce2 <memmove+0x12>
 8007cf0:	4402      	add	r2, r0
 8007cf2:	4601      	mov	r1, r0
 8007cf4:	428a      	cmp	r2, r1
 8007cf6:	d100      	bne.n	8007cfa <memmove+0x2a>
 8007cf8:	bd10      	pop	{r4, pc}
 8007cfa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007cfe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d02:	e7f7      	b.n	8007cf4 <memmove+0x24>

08007d04 <_fstat_r>:
 8007d04:	b538      	push	{r3, r4, r5, lr}
 8007d06:	4d07      	ldr	r5, [pc, #28]	@ (8007d24 <_fstat_r+0x20>)
 8007d08:	2300      	movs	r3, #0
 8007d0a:	4604      	mov	r4, r0
 8007d0c:	4608      	mov	r0, r1
 8007d0e:	4611      	mov	r1, r2
 8007d10:	602b      	str	r3, [r5, #0]
 8007d12:	f7fa fa1f 	bl	8002154 <_fstat>
 8007d16:	1c43      	adds	r3, r0, #1
 8007d18:	d102      	bne.n	8007d20 <_fstat_r+0x1c>
 8007d1a:	682b      	ldr	r3, [r5, #0]
 8007d1c:	b103      	cbz	r3, 8007d20 <_fstat_r+0x1c>
 8007d1e:	6023      	str	r3, [r4, #0]
 8007d20:	bd38      	pop	{r3, r4, r5, pc}
 8007d22:	bf00      	nop
 8007d24:	20000ce4 	.word	0x20000ce4

08007d28 <_isatty_r>:
 8007d28:	b538      	push	{r3, r4, r5, lr}
 8007d2a:	4d06      	ldr	r5, [pc, #24]	@ (8007d44 <_isatty_r+0x1c>)
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	4604      	mov	r4, r0
 8007d30:	4608      	mov	r0, r1
 8007d32:	602b      	str	r3, [r5, #0]
 8007d34:	f7fa fa1e 	bl	8002174 <_isatty>
 8007d38:	1c43      	adds	r3, r0, #1
 8007d3a:	d102      	bne.n	8007d42 <_isatty_r+0x1a>
 8007d3c:	682b      	ldr	r3, [r5, #0]
 8007d3e:	b103      	cbz	r3, 8007d42 <_isatty_r+0x1a>
 8007d40:	6023      	str	r3, [r4, #0]
 8007d42:	bd38      	pop	{r3, r4, r5, pc}
 8007d44:	20000ce4 	.word	0x20000ce4

08007d48 <_sbrk_r>:
 8007d48:	b538      	push	{r3, r4, r5, lr}
 8007d4a:	4d06      	ldr	r5, [pc, #24]	@ (8007d64 <_sbrk_r+0x1c>)
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	4604      	mov	r4, r0
 8007d50:	4608      	mov	r0, r1
 8007d52:	602b      	str	r3, [r5, #0]
 8007d54:	f7fa fa26 	bl	80021a4 <_sbrk>
 8007d58:	1c43      	adds	r3, r0, #1
 8007d5a:	d102      	bne.n	8007d62 <_sbrk_r+0x1a>
 8007d5c:	682b      	ldr	r3, [r5, #0]
 8007d5e:	b103      	cbz	r3, 8007d62 <_sbrk_r+0x1a>
 8007d60:	6023      	str	r3, [r4, #0]
 8007d62:	bd38      	pop	{r3, r4, r5, pc}
 8007d64:	20000ce4 	.word	0x20000ce4

08007d68 <abort>:
 8007d68:	b508      	push	{r3, lr}
 8007d6a:	2006      	movs	r0, #6
 8007d6c:	f000 f85a 	bl	8007e24 <raise>
 8007d70:	2001      	movs	r0, #1
 8007d72:	f7fa f99f 	bl	80020b4 <_exit>

08007d76 <_realloc_r>:
 8007d76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d7a:	4607      	mov	r7, r0
 8007d7c:	4614      	mov	r4, r2
 8007d7e:	460d      	mov	r5, r1
 8007d80:	b921      	cbnz	r1, 8007d8c <_realloc_r+0x16>
 8007d82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d86:	4611      	mov	r1, r2
 8007d88:	f7ff b99c 	b.w	80070c4 <_malloc_r>
 8007d8c:	b92a      	cbnz	r2, 8007d9a <_realloc_r+0x24>
 8007d8e:	f7ff f925 	bl	8006fdc <_free_r>
 8007d92:	4625      	mov	r5, r4
 8007d94:	4628      	mov	r0, r5
 8007d96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d9a:	f000 f85f 	bl	8007e5c <_malloc_usable_size_r>
 8007d9e:	4284      	cmp	r4, r0
 8007da0:	4606      	mov	r6, r0
 8007da2:	d802      	bhi.n	8007daa <_realloc_r+0x34>
 8007da4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007da8:	d8f4      	bhi.n	8007d94 <_realloc_r+0x1e>
 8007daa:	4621      	mov	r1, r4
 8007dac:	4638      	mov	r0, r7
 8007dae:	f7ff f989 	bl	80070c4 <_malloc_r>
 8007db2:	4680      	mov	r8, r0
 8007db4:	b908      	cbnz	r0, 8007dba <_realloc_r+0x44>
 8007db6:	4645      	mov	r5, r8
 8007db8:	e7ec      	b.n	8007d94 <_realloc_r+0x1e>
 8007dba:	42b4      	cmp	r4, r6
 8007dbc:	4622      	mov	r2, r4
 8007dbe:	4629      	mov	r1, r5
 8007dc0:	bf28      	it	cs
 8007dc2:	4632      	movcs	r2, r6
 8007dc4:	f7ff f8dd 	bl	8006f82 <memcpy>
 8007dc8:	4629      	mov	r1, r5
 8007dca:	4638      	mov	r0, r7
 8007dcc:	f7ff f906 	bl	8006fdc <_free_r>
 8007dd0:	e7f1      	b.n	8007db6 <_realloc_r+0x40>

08007dd2 <_raise_r>:
 8007dd2:	291f      	cmp	r1, #31
 8007dd4:	b538      	push	{r3, r4, r5, lr}
 8007dd6:	4605      	mov	r5, r0
 8007dd8:	460c      	mov	r4, r1
 8007dda:	d904      	bls.n	8007de6 <_raise_r+0x14>
 8007ddc:	2316      	movs	r3, #22
 8007dde:	6003      	str	r3, [r0, #0]
 8007de0:	f04f 30ff 	mov.w	r0, #4294967295
 8007de4:	bd38      	pop	{r3, r4, r5, pc}
 8007de6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007de8:	b112      	cbz	r2, 8007df0 <_raise_r+0x1e>
 8007dea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007dee:	b94b      	cbnz	r3, 8007e04 <_raise_r+0x32>
 8007df0:	4628      	mov	r0, r5
 8007df2:	f000 f831 	bl	8007e58 <_getpid_r>
 8007df6:	4622      	mov	r2, r4
 8007df8:	4601      	mov	r1, r0
 8007dfa:	4628      	mov	r0, r5
 8007dfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e00:	f000 b818 	b.w	8007e34 <_kill_r>
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d00a      	beq.n	8007e1e <_raise_r+0x4c>
 8007e08:	1c59      	adds	r1, r3, #1
 8007e0a:	d103      	bne.n	8007e14 <_raise_r+0x42>
 8007e0c:	2316      	movs	r3, #22
 8007e0e:	6003      	str	r3, [r0, #0]
 8007e10:	2001      	movs	r0, #1
 8007e12:	e7e7      	b.n	8007de4 <_raise_r+0x12>
 8007e14:	2100      	movs	r1, #0
 8007e16:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	4798      	blx	r3
 8007e1e:	2000      	movs	r0, #0
 8007e20:	e7e0      	b.n	8007de4 <_raise_r+0x12>
	...

08007e24 <raise>:
 8007e24:	4b02      	ldr	r3, [pc, #8]	@ (8007e30 <raise+0xc>)
 8007e26:	4601      	mov	r1, r0
 8007e28:	6818      	ldr	r0, [r3, #0]
 8007e2a:	f7ff bfd2 	b.w	8007dd2 <_raise_r>
 8007e2e:	bf00      	nop
 8007e30:	20000034 	.word	0x20000034

08007e34 <_kill_r>:
 8007e34:	b538      	push	{r3, r4, r5, lr}
 8007e36:	4d07      	ldr	r5, [pc, #28]	@ (8007e54 <_kill_r+0x20>)
 8007e38:	2300      	movs	r3, #0
 8007e3a:	4604      	mov	r4, r0
 8007e3c:	4608      	mov	r0, r1
 8007e3e:	4611      	mov	r1, r2
 8007e40:	602b      	str	r3, [r5, #0]
 8007e42:	f7fa f927 	bl	8002094 <_kill>
 8007e46:	1c43      	adds	r3, r0, #1
 8007e48:	d102      	bne.n	8007e50 <_kill_r+0x1c>
 8007e4a:	682b      	ldr	r3, [r5, #0]
 8007e4c:	b103      	cbz	r3, 8007e50 <_kill_r+0x1c>
 8007e4e:	6023      	str	r3, [r4, #0]
 8007e50:	bd38      	pop	{r3, r4, r5, pc}
 8007e52:	bf00      	nop
 8007e54:	20000ce4 	.word	0x20000ce4

08007e58 <_getpid_r>:
 8007e58:	f7fa b914 	b.w	8002084 <_getpid>

08007e5c <_malloc_usable_size_r>:
 8007e5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e60:	1f18      	subs	r0, r3, #4
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	bfbc      	itt	lt
 8007e66:	580b      	ldrlt	r3, [r1, r0]
 8007e68:	18c0      	addlt	r0, r0, r3
 8007e6a:	4770      	bx	lr

08007e6c <_init>:
 8007e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e6e:	bf00      	nop
 8007e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e72:	bc08      	pop	{r3}
 8007e74:	469e      	mov	lr, r3
 8007e76:	4770      	bx	lr

08007e78 <_fini>:
 8007e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e7a:	bf00      	nop
 8007e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e7e:	bc08      	pop	{r3}
 8007e80:	469e      	mov	lr, r3
 8007e82:	4770      	bx	lr
