<!DOCTYPE html>
<html>
  <head>
    <meta charset='utf-8'>
    <meta http-equiv="X-UA-Compatible" content="chrome=1">
    <link href='https://fonts.googleapis.com/css?family=Chivo:900' rel='stylesheet' type='text/css'>
    <link rel="stylesheet" type="text/css" href="stylesheets/stylesheet.css" media="screen" />
    <link rel="stylesheet" type="text/css" href="stylesheets/pygment_trac.css" media="screen" />
    <link rel="stylesheet" type="text/css" href="stylesheets/print.css" media="print" />
    <!--[if lt IE 9]>
    <script src="//html5shiv.googlecode.com/svn/trunk/html5.js"></script>
    <![endif]-->
    <title>Pyverilog by shtaxxx</title>
  </head>

  <body>
    <div id="container">
      <div class="inner">

        <header>
          <h1>Pyverilog</h1>
          <h2>Python-based Hardware Design Processing Toolkit for Verilog HDL</h2>
        </header>

        <section id="downloads" class="clearfix">
          <a href="https://github.com/shtaxxx/Pyverilog/zipball/master" id="download-zip" class="button"><span>Download .zip</span></a>
          <a href="https://github.com/shtaxxx/Pyverilog/tarball/master" id="download-tar-gz" class="button"><span>Download .tar.gz</span></a>
          <a href="https://github.com/shtaxxx/Pyverilog" id="view-on-github" class="button"><span>View on GitHub</span></a>
        </section>

        <hr>

        <section id="main_content">
          <h2>
<a name="whats-pyverilog" class="anchor" href="#whats-pyverilog"><span class="octicon octicon-link"></span></a>What's Pyverilog?</h2>

<p>Pyverilog is open-source hardware design processing toolkit for Verilog HDL.
All source codes are written in Python.</p>

<p>Pyverilog includes <strong>(1) code parser, (2) dataflow analyzer, (3) control-flow analyzer and (4) code generator</strong>.
You can create your own design analyzer, code translator and code generator of Verilog HDL based on this toolkit.</p>

<h2>
<a name="software-requirements" class="anchor" href="#software-requirements"><span class="octicon octicon-link"></span></a>Software Requirements</h2>

<ul>
<li>Python (2.7 and 3.3 or later)</li>
<li>Graphviz and Pygraphviz (Python3 does not support)

<ul>
<li>graphgen.py in controlflow and controlflow.py in controlflow (without --nograph option) use Pygraphviz with Python 2.7.</li>
<li>If you do not use graphgen.py and controlflow.py without --nograph option, Python 3 is OK.</li>
</ul>
</li>
<li>Jinja2 (2.7 or later)

<ul>
<li>pip3 install jinja2</li>
</ul>
</li>
<li>Icarus Verilog (0.9.6 or later)

<ul>
<li>apt-get install iverilog</li>
</ul>
</li>
</ul><h2>
<a name="getting-started" class="anchor" href="#getting-started"><span class="octicon octicon-link"></span></a>Getting Started</h2>

<p>This software includes various tools for Verilog HDL design.</p>

<ul>
<li>vparser: Code parser to generate AST (Abstract Syntax Tree) from source codes of Verilog HDL.</li>
<li>dataflow: Dataflow analyzer with an optimizer to remove redundant expressions and some dataflow handling tools.</li>
<li>controlflow: Control-flow analyzer with condition analyzer that identify when a signal is activated.</li>
<li>ast_code_generator: Verilog HDL code generator from AST.</li>
</ul><p>To use them, please type 'make' in each sub directory.</p>

<h2>
<a name="related-project" class="anchor" href="#related-project"><span class="octicon octicon-link"></span></a>Related Project</h2>

<p><a href="http://shtaxxx.github.io/PyCoRAM/">PyCoRAM</a></p>

<ul>
<li>Yet Another Implementation of CoRAM Memory Architecture for Modern FPGA-based Accelerator Development</li>
</ul><h2>
<a name="license" class="anchor" href="#license"><span class="octicon octicon-link"></span></a>License</h2>

<p>Apache License 2.0
(<a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a>)</p>

<p>This software package includes PLY-3.4.
The license of PLY is BSD.</p>

<h2>
<a name="copyright-and-contact" class="anchor" href="#copyright-and-contact"><span class="octicon octicon-link"></span></a>Copyright and Contact</h2>

<p>Copyright (C) 2013, Shinya Takamaeda-Yamazaki</p>

<p>E-mail: takamaeda_at_arch.cs.titech.ac.jp</p>
        </section>

        <footer>
          Pyverilog is maintained by <a href="https://github.com/shtaxxx">shtaxxx</a><br>
          This page was generated by <a href="http://pages.github.com">GitHub Pages</a>. Tactile theme by <a href="https://twitter.com/jasonlong">Jason Long</a>.
        </footer>

        
      </div>
    </div>
  </body>
</html>