
*** Running vivado
    with args -log uartrx_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source uartrx_top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source uartrx_top.tcl -notrace
Command: link_design -top uartrx_top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1628.027 ; gain = 0.000 ; free physical = 8240 ; free virtual = 13614
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kawamata/git/nexysa7prj/uartrx/a7.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_RXD_OUT'. [/home/kawamata/git/nexysa7prj/uartrx/a7.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kawamata/git/nexysa7prj/uartrx/a7.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_CTS'. [/home/kawamata/git/nexysa7prj/uartrx/a7.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kawamata/git/nexysa7prj/uartrx/a7.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/kawamata/git/nexysa7prj/uartrx/a7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1739.496 ; gain = 0.000 ; free physical = 8153 ; free virtual = 13527
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1742.465 ; gain = 270.988 ; free physical = 8153 ; free virtual = 13527
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1822.043 ; gain = 79.578 ; free physical = 8148 ; free virtual = 13521

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 22dda9682

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.895 ; gain = 428.852 ; free physical = 7757 ; free virtual = 13131

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22dda9682

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2407.832 ; gain = 0.000 ; free physical = 7600 ; free virtual = 12974
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22dda9682

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2407.832 ; gain = 0.000 ; free physical = 7600 ; free virtual = 12974
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b9d7ec33

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2407.832 ; gain = 0.000 ; free physical = 7600 ; free virtual = 12974
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1b9d7ec33

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2407.832 ; gain = 0.000 ; free physical = 7600 ; free virtual = 12974
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b9d7ec33

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2407.832 ; gain = 0.000 ; free physical = 7600 ; free virtual = 12974
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b9d7ec33

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2407.832 ; gain = 0.000 ; free physical = 7600 ; free virtual = 12974
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.832 ; gain = 0.000 ; free physical = 7600 ; free virtual = 12974
Ending Logic Optimization Task | Checksum: 15ea3f2c9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2407.832 ; gain = 0.000 ; free physical = 7600 ; free virtual = 12974

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15ea3f2c9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2407.832 ; gain = 0.000 ; free physical = 7600 ; free virtual = 12974

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15ea3f2c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.832 ; gain = 0.000 ; free physical = 7600 ; free virtual = 12974

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.832 ; gain = 0.000 ; free physical = 7600 ; free virtual = 12974
Ending Netlist Obfuscation Task | Checksum: 15ea3f2c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.832 ; gain = 0.000 ; free physical = 7600 ; free virtual = 12974
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2407.832 ; gain = 665.367 ; free physical = 7600 ; free virtual = 12974
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.832 ; gain = 0.000 ; free physical = 7600 ; free virtual = 12974
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.848 ; gain = 0.000 ; free physical = 7597 ; free virtual = 12972
INFO: [Common 17-1381] The checkpoint '/home/kawamata/git/nexysa7prj/uartrx/uartrx.runs/impl_1/uartrx_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uartrx_top_drc_opted.rpt -pb uartrx_top_drc_opted.pb -rpx uartrx_top_drc_opted.rpx
Command: report_drc -file uartrx_top_drc_opted.rpt -pb uartrx_top_drc_opted.pb -rpx uartrx_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kawamata/git/nexysa7prj/uartrx/uartrx.runs/impl_1/uartrx_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7584 ; free virtual = 12958
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11c65de10

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7584 ; free virtual = 12958
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7584 ; free virtual = 12958

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 61f7a399

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7566 ; free virtual = 12939

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 68ecb625

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7566 ; free virtual = 12939

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 68ecb625

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7566 ; free virtual = 12939
Phase 1 Placer Initialization | Checksum: 68ecb625

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7566 ; free virtual = 12939

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 68ecb625

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7564 ; free virtual = 12938

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 7ac34f17

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7553 ; free virtual = 12927
Phase 2 Global Placement | Checksum: 7ac34f17

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7553 ; free virtual = 12927

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 7ac34f17

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7553 ; free virtual = 12927

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bf8c603d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7552 ; free virtual = 12926

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 159895ea6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7552 ; free virtual = 12926

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 159895ea6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7552 ; free virtual = 12926

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1dbc306e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7549 ; free virtual = 12923

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1dbc306e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7549 ; free virtual = 12923

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1dbc306e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7549 ; free virtual = 12923
Phase 3 Detail Placement | Checksum: 1dbc306e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7549 ; free virtual = 12923

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1dbc306e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7549 ; free virtual = 12923

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dbc306e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7551 ; free virtual = 12925

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1dbc306e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7551 ; free virtual = 12925

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7551 ; free virtual = 12925
Phase 4.4 Final Placement Cleanup | Checksum: 2147712f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7551 ; free virtual = 12925
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2147712f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7551 ; free virtual = 12925
Ending Placer Task | Checksum: 11f5ed058

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7551 ; free virtual = 12925
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7562 ; free virtual = 12936
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7561 ; free virtual = 12936
INFO: [Common 17-1381] The checkpoint '/home/kawamata/git/nexysa7prj/uartrx/uartrx.runs/impl_1/uartrx_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file uartrx_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7555 ; free virtual = 12929
INFO: [runtcl-4] Executing : report_utilization -file uartrx_top_utilization_placed.rpt -pb uartrx_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file uartrx_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7560 ; free virtual = 12935
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7529 ; free virtual = 12903
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.875 ; gain = 0.000 ; free physical = 7528 ; free virtual = 12903
INFO: [Common 17-1381] The checkpoint '/home/kawamata/git/nexysa7prj/uartrx/uartrx.runs/impl_1/uartrx_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d97688da ConstDB: 0 ShapeSum: 45e8477e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1846cdd34

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2598.191 ; gain = 84.965 ; free physical = 7383 ; free virtual = 12758
Post Restoration Checksum: NetGraph: fda1ef3f NumContArr: 86caedf5 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1846cdd34

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2606.188 ; gain = 92.961 ; free physical = 7367 ; free virtual = 12741

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1846cdd34

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2606.188 ; gain = 92.961 ; free physical = 7367 ; free virtual = 12741
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 145b6a559

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2615.453 ; gain = 102.227 ; free physical = 7357 ; free virtual = 12732

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 196
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 196
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14fca2103

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2621.309 ; gain = 108.082 ; free physical = 7359 ; free virtual = 12734

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 13e57b1ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2621.309 ; gain = 108.082 ; free physical = 7359 ; free virtual = 12734
Phase 4 Rip-up And Reroute | Checksum: 13e57b1ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2621.309 ; gain = 108.082 ; free physical = 7359 ; free virtual = 12734

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 13e57b1ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2621.309 ; gain = 108.082 ; free physical = 7359 ; free virtual = 12734

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 13e57b1ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2621.309 ; gain = 108.082 ; free physical = 7359 ; free virtual = 12734
Phase 6 Post Hold Fix | Checksum: 13e57b1ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2621.309 ; gain = 108.082 ; free physical = 7359 ; free virtual = 12734

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0288549 %
  Global Horizontal Routing Utilization  = 0.0207445 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 13e57b1ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2621.309 ; gain = 108.082 ; free physical = 7359 ; free virtual = 12734

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13e57b1ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2621.309 ; gain = 108.082 ; free physical = 7358 ; free virtual = 12732

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11336a5da

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2621.309 ; gain = 108.082 ; free physical = 7358 ; free virtual = 12732
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2621.309 ; gain = 108.082 ; free physical = 7377 ; free virtual = 12751

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2621.309 ; gain = 125.434 ; free physical = 7377 ; free virtual = 12751
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.309 ; gain = 0.000 ; free physical = 7377 ; free virtual = 12751
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2633.184 ; gain = 11.875 ; free physical = 7377 ; free virtual = 12752
INFO: [Common 17-1381] The checkpoint '/home/kawamata/git/nexysa7prj/uartrx/uartrx.runs/impl_1/uartrx_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uartrx_top_drc_routed.rpt -pb uartrx_top_drc_routed.pb -rpx uartrx_top_drc_routed.rpx
Command: report_drc -file uartrx_top_drc_routed.rpt -pb uartrx_top_drc_routed.pb -rpx uartrx_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kawamata/git/nexysa7prj/uartrx/uartrx.runs/impl_1/uartrx_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file uartrx_top_methodology_drc_routed.rpt -pb uartrx_top_methodology_drc_routed.pb -rpx uartrx_top_methodology_drc_routed.rpx
Command: report_methodology -file uartrx_top_methodology_drc_routed.rpt -pb uartrx_top_methodology_drc_routed.pb -rpx uartrx_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/kawamata/git/nexysa7prj/uartrx/uartrx.runs/impl_1/uartrx_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file uartrx_top_power_routed.rpt -pb uartrx_top_power_summary_routed.pb -rpx uartrx_top_power_routed.rpx
Command: report_power -file uartrx_top_power_routed.rpt -pb uartrx_top_power_summary_routed.pb -rpx uartrx_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file uartrx_top_route_status.rpt -pb uartrx_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file uartrx_top_timing_summary_routed.rpt -pb uartrx_top_timing_summary_routed.pb -rpx uartrx_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file uartrx_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file uartrx_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file uartrx_top_bus_skew_routed.rpt -pb uartrx_top_bus_skew_routed.pb -rpx uartrx_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force uartrx_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./uartrx_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/kawamata/git/nexysa7prj/uartrx/uartrx.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Sep 16 11:21:04 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2990.824 ; gain = 296.941 ; free physical = 7352 ; free virtual = 12730
INFO: [Common 17-206] Exiting Vivado at Wed Sep 16 11:21:04 2020...

*** Running vivado
    with args -log uartrx_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source uartrx_top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source uartrx_top.tcl -notrace
Command: open_checkpoint uartrx_top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1466.492 ; gain = 0.000 ; free physical = 10407 ; free virtual = 14484
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1629.059 ; gain = 0.000 ; free physical = 10219 ; free virtual = 14274
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2227.023 ; gain = 19.812 ; free physical = 9684 ; free virtual = 13739
Restored from archive | CPU: 0.130000 secs | Memory: 1.304321 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2227.023 ; gain = 19.812 ; free physical = 9684 ; free virtual = 13739
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2227.023 ; gain = 0.000 ; free physical = 9684 ; free virtual = 13739
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2227.023 ; gain = 760.531 ; free physical = 9684 ; free virtual = 13739
Command: write_bitstream -force uartrx_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./uartrx_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/kawamata/git/nexysa7prj/uartrx/uartrx.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Sep 16 13:59:35 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2649.992 ; gain = 422.969 ; free physical = 9508 ; free virtual = 13647
INFO: [Common 17-206] Exiting Vivado at Wed Sep 16 13:59:35 2020...
