{
    "Comment": "This file is auto-generated by the tool. Do not modify",
    "Version": {
        "FileVersion": "2.0",
        "ToolVersion": "2019.2"
    },
    "Platform": {
        "Boards": [
            {
                "Devices": [
                    {
                        "Name": "xilinx_u50_xdma_201920_1",
                        "DdrBanks": "",
                        "FeatureRom": {
                            "Major_Version": "10",
                            "Minor_Version": "1",
                            "Vivado_Build_Id": "2655432",
                            "Ip_Build_Id": "2614713",
                            "Time_Since_Epoch": "1571453167",
                            "Fpga_Part_Name": "xcu50-fsvh2104-2L-e",
                            "Vbnv_Name": "xilinx_u50_xdma_201920_1",
                            "Ddr_Channel_Count": "0",
                            "Ddr_Channel_Size": "0",
                            "Dr_Base_Address": "0",
                            "Feature_Bitmap": "131597",
                            "Uuid": "b6ac0f32-ef98-4938-924a-7bb9811b3909",
                            "Unified_Platform": "enabled",
                            "Aurora_Link": "disabled",
                            "Board_Mgmt": "enabled",
                            "Board_Scheduler": "enabled",
                            "Prom_Type": "0x0",
                            "Debug_Type": "0x2",
                            "Peer_To_Peer": "disabled",
                            "Cdma_Size": "4",
                            "Cdma_Base_Address0": "0",
                            "Cdma_Base_Address1": "0",
                            "Cdma_Base_Address2": "0",
                            "Cdma_Base_Address3": "0"
                        }
                    }
                ],
                "NumBoards": "1"
            }
        ],
        "UnifiedPlatform": "true",
        "ExpandedPR": "false"
    }
}
