Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat May  3 21:48:49 2025
| Host         : FT-6K64K74 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.622        0.000                      0                 4386        0.036        0.000                      0                 4386        4.020        0.000                       0                  2094  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.996        0.000                      0                 4258        0.036        0.000                      0                 4258        4.020        0.000                       0                  2094  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.622        0.000                      0                  128        0.611        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[110].PUF/FDCPE_inst/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 0.456ns (6.975%)  route 6.081ns (93.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 12.822 - 10.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.883     3.177    design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/clk
    SLICE_X31Y116        FDRE                                         r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     3.633 r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/Q
                         net (fo=129, routed)         6.081     9.714    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[110].PUF/ff_reset
    SLICE_X43Y118        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[110].PUF/FDCPE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.643    12.822    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[110].PUF/clk
    SLICE_X43Y118        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[110].PUF/FDCPE_inst/C
                         clock pessimism              0.247    13.069    
                         clock uncertainty           -0.154    12.915    
    SLICE_X43Y118        FDPE (Setup_fdpe_C_CE)      -0.205    12.710    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[110].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/FDCPE_inst/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 0.456ns (7.111%)  route 5.957ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.883     3.177    design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/clk
    SLICE_X31Y116        FDRE                                         r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     3.633 r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/Q
                         net (fo=129, routed)         5.957     9.590    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/ff_reset
    SLICE_X52Y102        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/FDCPE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.641    12.820    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/clk
    SLICE_X52Y102        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/FDCPE_inst/C
                         clock pessimism              0.147    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X52Y102        FDPE (Setup_fdpe_C_CE)      -0.205    12.608    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[106].PUF/FDCPE_inst/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 0.456ns (7.147%)  route 5.924ns (92.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.883     3.177    design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/clk
    SLICE_X31Y116        FDRE                                         r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     3.633 r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/Q
                         net (fo=129, routed)         5.924     9.557    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[106].PUF/ff_reset
    SLICE_X44Y119        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[106].PUF/FDCPE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.641    12.820    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[106].PUF/clk
    SLICE_X44Y119        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[106].PUF/FDCPE_inst/C
                         clock pessimism              0.247    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X44Y119        FDPE (Setup_fdpe_C_CE)      -0.205    12.708    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[106].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[12].PUF/FDCPE_inst/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.456ns (7.187%)  route 5.889ns (92.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.883     3.177    design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/clk
    SLICE_X31Y116        FDRE                                         r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     3.633 r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/Q
                         net (fo=129, routed)         5.889     9.522    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[12].PUF/ff_reset
    SLICE_X48Y120        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[12].PUF/FDCPE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.640    12.819    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[12].PUF/clk
    SLICE_X48Y120        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[12].PUF/FDCPE_inst/C
                         clock pessimism              0.247    13.066    
                         clock uncertainty           -0.154    12.912    
    SLICE_X48Y120        FDPE (Setup_fdpe_C_CE)      -0.205    12.707    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[12].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[64].PUF/FDCPE_inst/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.456ns (7.406%)  route 5.701ns (92.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.883     3.177    design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/clk
    SLICE_X31Y116        FDRE                                         r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     3.633 r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/Q
                         net (fo=129, routed)         5.701     9.334    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[64].PUF/ff_reset
    SLICE_X51Y104        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[64].PUF/FDCPE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.640    12.819    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[64].PUF/clk
    SLICE_X51Y104        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[64].PUF/FDCPE_inst/C
                         clock pessimism              0.147    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X51Y104        FDPE (Setup_fdpe_C_CE)      -0.205    12.607    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[64].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ASR_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_0/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 0.478ns (8.664%)  route 5.039ns (91.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.836     3.130    design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/clk
    SLICE_X32Y116        FDRE                                         r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ASR_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDRE (Prop_fdre_C_Q)         0.478     3.608 r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ASR_enable_reg/Q
                         net (fo=516, routed)         5.039     8.647    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/chip_enable
    SLICE_X50Y94         SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.466    12.645    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/clk
    SLICE_X50Y94         SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_0/CLK
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X50Y94         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.694    11.926    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_0
  -------------------------------------------------------------------
                         required time                         11.926    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ASR_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 0.478ns (8.664%)  route 5.039ns (91.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.836     3.130    design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/clk
    SLICE_X32Y116        FDRE                                         r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ASR_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDRE (Prop_fdre_C_Q)         0.478     3.608 r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ASR_enable_reg/Q
                         net (fo=516, routed)         5.039     8.647    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/chip_enable
    SLICE_X50Y94         SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.466    12.645    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/clk
    SLICE_X50Y94         SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_1/CLK
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X50Y94         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.694    11.926    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         11.926    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ASR_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_2/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 0.478ns (8.664%)  route 5.039ns (91.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.836     3.130    design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/clk
    SLICE_X32Y116        FDRE                                         r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ASR_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDRE (Prop_fdre_C_Q)         0.478     3.608 r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ASR_enable_reg/Q
                         net (fo=516, routed)         5.039     8.647    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/chip_enable
    SLICE_X50Y94         SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.466    12.645    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/clk
    SLICE_X50Y94         SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_2/CLK
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X50Y94         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.694    11.926    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_2
  -------------------------------------------------------------------
                         required time                         11.926    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ASR_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_3/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 0.478ns (8.664%)  route 5.039ns (91.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.836     3.130    design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/clk
    SLICE_X32Y116        FDRE                                         r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ASR_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDRE (Prop_fdre_C_Q)         0.478     3.608 r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ASR_enable_reg/Q
                         net (fo=516, routed)         5.039     8.647    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/chip_enable
    SLICE_X50Y94         SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.466    12.645    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/clk
    SLICE_X50Y94         SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_3/CLK
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X50Y94         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.694    11.926    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/SRLC32E_inst_3
  -------------------------------------------------------------------
                         required time                         11.926    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/FDCPE_inst/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 0.456ns (7.426%)  route 5.685ns (92.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.883     3.177    design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/clk
    SLICE_X31Y116        FDRE                                         r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     3.633 r  design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset_reg/Q
                         net (fo=129, routed)         5.685     9.318    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/ff_reset
    SLICE_X51Y103        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/FDCPE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.640    12.819    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/clk
    SLICE_X51Y103        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/FDCPE_inst/C
                         clock pessimism              0.147    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X51Y103        FDPE (Setup_fdpe_C_CE)      -0.205    12.607    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  3.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[8].PUF/FDCPE_inst/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.201%)  route 0.210ns (59.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.629     0.965    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[8].PUF/clk
    SLICE_X51Y116        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[8].PUF/FDCPE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.106 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[8].PUF/FDCPE_inst/Q
                         net (fo=1, routed)           0.210     1.316    design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/data_in[8]
    SLICE_X48Y113        FDRE                                         r  design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.905     1.271    design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y113        FDRE                                         r  design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data0_reg[8]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X48Y113        FDRE (Hold_fdre_C_D)         0.047     1.279    design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/FDCPE_inst/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.373%)  route 0.236ns (62.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.634     0.970    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/clk
    SLICE_X51Y103        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/FDCPE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDPE (Prop_fdpe_C_Q)         0.141     1.111 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/FDCPE_inst/Q
                         net (fo=1, routed)           0.236     1.347    design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/data_in[96]
    SLICE_X49Y106        FDRE                                         r  design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.910     1.276    design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y106        FDRE                                         r  design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data3_reg[0]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y106        FDRE (Hold_fdre_C_D)         0.071     1.308    design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[15].PUF/FDCPE_inst/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.920%)  route 0.212ns (60.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.630     0.966    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[15].PUF/clk
    SLICE_X51Y115        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[15].PUF/FDCPE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDPE (Prop_fdpe_C_Q)         0.141     1.107 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[15].PUF/FDCPE_inst/Q
                         net (fo=1, routed)           0.212     1.319    design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/data_in[15]
    SLICE_X48Y113        FDRE                                         r  design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.905     1.271    design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y113        FDRE                                         r  design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data0_reg[15]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X48Y113        FDRE (Hold_fdre_C_D)         0.046     1.278    design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/FDCPE_inst/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.250%)  route 0.218ns (60.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.634     0.970    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/clk
    SLICE_X51Y105        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/FDCPE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDPE (Prop_fdpe_C_Q)         0.141     1.111 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/FDCPE_inst/Q
                         net (fo=1, routed)           0.218     1.329    design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/data_in[0]
    SLICE_X48Y107        FDRE                                         r  design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.909     1.275    design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y107        FDRE                                         r  design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data0_reg[0]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)         0.046     1.282    design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[67].PUF/FDCPE_inst/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.025%)  route 0.240ns (62.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.633     0.969    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[67].PUF/clk
    SLICE_X51Y108        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[67].PUF/FDCPE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDPE (Prop_fdpe_C_Q)         0.141     1.110 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[67].PUF/FDCPE_inst/Q
                         net (fo=1, routed)           0.240     1.350    design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/data_in[67]
    SLICE_X48Y109        FDRE                                         r  design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.909     1.275    design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y109        FDRE                                         r  design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data2_reg[3]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X48Y109        FDRE (Hold_fdre_C_D)         0.047     1.283    design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/reg_data2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.346%)  route 0.170ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X37Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.170     1.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X34Y100        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y100        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.268     1.010    
    SLICE_X34Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.087%)  route 0.172ns (54.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y106        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.172     1.307    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X26Y104        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.929     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y104        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.268     1.027    
    SLICE_X26Y104        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X39Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.099     1.215    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X36Y102        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X36Y102        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.286     0.991    
    SLICE_X36Y102        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.657     0.993    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.117     1.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X26Y109        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.928     1.294    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y109        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.268     1.026    
    SLICE_X26Y109        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.141    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/PUF_controller_0/U0/pattern_ctrl_unit_i/ASR_choice_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[77].PUF/SRLC32E_inst_3/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.759%)  route 0.147ns (47.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.630     0.966    design_1_i/PUF_controller_0/U0/pattern_ctrl_unit_i/clk
    SLICE_X36Y119        FDRE                                         r  design_1_i/PUF_controller_0/U0/pattern_ctrl_unit_i/ASR_choice_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.164     1.130 r  design_1_i/PUF_controller_0/U0/pattern_ctrl_unit_i/ASR_choice_reg[3]/Q
                         net (fo=129, routed)         0.147     1.277    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[77].PUF/ASR_data_conf[3]
    SLICE_X38Y118        SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[77].PUF/SRLC32E_inst_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.901     1.267    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[77].PUF/clk
    SLICE_X38Y118        SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[77].PUF/SRLC32E_inst_3/CLK
                         clock pessimism             -0.286     0.981    
    SLICE_X38Y118        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.164    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[77].PUF/SRLC32E_inst_3
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0       design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X51Y105   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/FDCPE_inst/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X44Y113   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[100].PUF/FDCPE_inst/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X35Y106   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[118].PUF/FDCPE_inst/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X37Y110   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[119].PUF/FDCPE_inst/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X39Y112   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[21].PUF/FDCPE_inst/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X44Y107   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[3].PUF/FDCPE_inst/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X33Y114   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[58].PUF/FDCPE_inst/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X40Y103   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[59].PUF/FDCPE_inst/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y106   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[118].PUF/SRLC32E_inst_0/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y106   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[118].PUF/SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y106   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[118].PUF/SRLC32E_inst_2/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y106   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[118].PUF/SRLC32E_inst_3/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y106   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[20].PUF/SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y106   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[20].PUF/SRLC32E_inst_2/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y106   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[20].PUF/SRLC32E_inst_3/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y104   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[59].PUF/SRLC32E_inst_0/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y104   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[59].PUF/SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y104   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[59].PUF/SRLC32E_inst_2/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X54Y102   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/SRLC32E_inst_0/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X54Y102   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X54Y102   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/SRLC32E_inst_2/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X54Y102   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/SRLC32E_inst_3/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y117   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[78].PUF/SRLC32E_inst_0/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y117   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[78].PUF/SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y117   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[78].PUF/SRLC32E_inst_2/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y117   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[78].PUF/SRLC32E_inst_3/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y115   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[24].PUF/SRLC32E_inst_0/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y115   design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[24].PUF/SRLC32E_inst_1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/FDCPE_inst/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.093ns (16.081%)  route 5.704ns (83.919%))
  Logic Levels:           2  (CARRY4=1 SRLC32E=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.834     3.128    design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/clk
    SLICE_X40Y117        FDRE                                         r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.456     3.584 r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[0]/Q
                         net (fo=128, routed)         4.630     8.214    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/ASR_length_conf[0]
    SLICE_X54Y102        SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     8.338 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/SRLC32E_inst_0/Q
                         net (fo=1, routed)           0.000     8.338    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/ASRQ0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.851 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           1.073     9.925    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/carry_out
    SLICE_X51Y105        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.640    12.819    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/clk
    SLICE_X51Y105        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/FDCPE_inst/C
                         clock pessimism              0.147    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X51Y105        FDPE (Recov_fdpe_C_PRE)     -0.265    12.547    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[61].PUF/FDCPE_inst/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 0.956ns (13.809%)  route 5.967ns (86.191%))
  Logic Levels:           2  (CARRY4=1 SRLC32E=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.834     3.128    design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/clk
    SLICE_X40Y117        FDRE                                         r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.456     3.584 r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[15]/Q
                         net (fo=128, routed)         5.044     8.628    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[61].PUF/ASR_length_conf[15]
    SLICE_X42Y107        SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     8.752 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[61].PUF/SRLC32E_inst_3/Q
                         net (fo=1, routed)           0.000     8.752    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[61].PUF/ASRQ3
    SLICE_X42Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.128 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[61].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.923    10.051    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[61].PUF/carry_out
    SLICE_X43Y107        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[61].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.652    12.831    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[61].PUF/clk
    SLICE_X43Y107        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[61].PUF/FDCPE_inst/C
                         clock pessimism              0.280    13.111    
                         clock uncertainty           -0.154    12.957    
    SLICE_X43Y107        FDPE (Recov_fdpe_C_PRE)     -0.265    12.692    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[61].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[99].PUF/FDCPE_inst/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 1.113ns (16.504%)  route 5.631ns (83.496%))
  Logic Levels:           2  (CARRY4=1 SRLC32E=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.834     3.128    design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/clk
    SLICE_X40Y117        FDRE                                         r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.456     3.584 r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[5]/Q
                         net (fo=128, routed)         4.606     8.190    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[99].PUF/ASR_length_conf[5]
    SLICE_X54Y108        SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     8.314 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[99].PUF/SRLC32E_inst_1/Q
                         net (fo=1, routed)           0.000     8.314    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[99].PUF/ASRQ1
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.847 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[99].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           1.025     9.872    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[99].PUF/carry_out
    SLICE_X53Y108        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[99].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.639    12.818    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[99].PUF/clk
    SLICE_X53Y108        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[99].PUF/FDCPE_inst/C
                         clock pessimism              0.147    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X53Y108        FDPE (Recov_fdpe_C_PRE)     -0.265    12.546    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[99].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  2.674    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[83].PUF/FDCPE_inst/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.885ns  (logic 0.956ns (13.885%)  route 5.929ns (86.115%))
  Logic Levels:           2  (CARRY4=1 SRLC32E=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.832     3.126    design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/clk
    SLICE_X41Y118        FDRE                                         r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_fdre_C_Q)         0.456     3.582 r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[16]/Q
                         net (fo=128, routed)         4.973     8.555    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[83].PUF/ASR_length_conf[16]
    SLICE_X38Y107        SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.124     8.679 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[83].PUF/SRLC32E_inst_3/Q
                         net (fo=1, routed)           0.000     8.679    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[83].PUF/ASRQ3
    SLICE_X38Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.055 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[83].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.957    10.011    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[83].PUF/carry_out
    SLICE_X40Y106        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[83].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.653    12.832    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[83].PUF/clk
    SLICE_X40Y106        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[83].PUF/FDCPE_inst/C
                         clock pessimism              0.280    13.112    
                         clock uncertainty           -0.154    12.958    
    SLICE_X40Y106        FDPE (Recov_fdpe_C_PRE)     -0.265    12.693    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[83].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[4].PUF/FDCPE_inst/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 1.113ns (16.689%)  route 5.556ns (83.311%))
  Logic Levels:           2  (CARRY4=1 SRLC32E=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.834     3.128    design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/clk
    SLICE_X40Y117        FDRE                                         r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.456     3.584 r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[5]/Q
                         net (fo=128, routed)         4.756     8.340    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[4].PUF/ASR_length_conf[5]
    SLICE_X58Y107        SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     8.464 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[4].PUF/SRLC32E_inst_1/Q
                         net (fo=1, routed)           0.000     8.464    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[4].PUF/ASRQ1
    SLICE_X58Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.997 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[4].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.800     9.797    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[4].PUF/carry_out
    SLICE_X55Y108        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[4].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.709    12.888    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[4].PUF/clk
    SLICE_X55Y108        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[4].PUF/FDCPE_inst/C
                         clock pessimism              0.147    13.035    
                         clock uncertainty           -0.154    12.881    
    SLICE_X55Y108        FDPE (Recov_fdpe_C_PRE)     -0.265    12.616    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[4].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[51].PUF/FDCPE_inst/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 0.956ns (14.173%)  route 5.789ns (85.827%))
  Logic Levels:           2  (CARRY4=1 SRLC32E=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.832     3.126    design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/clk
    SLICE_X41Y118        FDRE                                         r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_fdre_C_Q)         0.456     3.582 r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[16]/Q
                         net (fo=128, routed)         4.833     8.415    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[51].PUF/ASR_length_conf[16]
    SLICE_X38Y106        SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.124     8.539 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[51].PUF/SRLC32E_inst_3/Q
                         net (fo=1, routed)           0.000     8.539    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[51].PUF/ASRQ3
    SLICE_X38Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.915 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[51].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.957     9.871    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[51].PUF/carry_out
    SLICE_X40Y105        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[51].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.653    12.832    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[51].PUF/clk
    SLICE_X40Y105        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[51].PUF/FDCPE_inst/C
                         clock pessimism              0.280    13.112    
                         clock uncertainty           -0.154    12.958    
    SLICE_X40Y105        FDPE (Recov_fdpe_C_PRE)     -0.265    12.693    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[51].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[36].PUF/FDCPE_inst/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 1.113ns (16.899%)  route 5.473ns (83.101%))
  Logic Levels:           2  (CARRY4=1 SRLC32E=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.834     3.128    design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/clk
    SLICE_X40Y117        FDRE                                         r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.456     3.584 r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[5]/Q
                         net (fo=128, routed)         4.464     8.048    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[36].PUF/ASR_length_conf[5]
    SLICE_X54Y106        SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     8.172 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[36].PUF/SRLC32E_inst_1/Q
                         net (fo=1, routed)           0.000     8.172    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[36].PUF/ASRQ1
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.705 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[36].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           1.009     9.714    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[36].PUF/carry_out
    SLICE_X51Y107        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[36].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.639    12.818    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[36].PUF/clk
    SLICE_X51Y107        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[36].PUF/FDCPE_inst/C
                         clock pessimism              0.147    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X51Y107        FDPE (Recov_fdpe_C_PRE)     -0.265    12.546    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[36].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/FDCPE_inst/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.093ns (16.669%)  route 5.464ns (83.331%))
  Logic Levels:           2  (CARRY4=1 SRLC32E=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.832     3.126    design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/clk
    SLICE_X41Y118        FDRE                                         r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_fdre_C_Q)         0.456     3.582 r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[1]/Q
                         net (fo=128, routed)         4.345     7.927    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/ASR_length_conf[1]
    SLICE_X50Y95         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.124     8.051 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/SRLC32E_inst_0/Q
                         net (fo=1, routed)           0.000     8.051    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/ASRQ0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.564 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           1.119     9.683    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/carry_out
    SLICE_X51Y103        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.640    12.819    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/clk
    SLICE_X51Y103        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/FDCPE_inst/C
                         clock pessimism              0.147    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X51Y103        FDPE (Recov_fdpe_C_PRE)     -0.265    12.547    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/FDCPE_inst/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.093ns (16.821%)  route 5.405ns (83.179%))
  Logic Levels:           2  (CARRY4=1 SRLC32E=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.834     3.128    design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/clk
    SLICE_X40Y117        FDRE                                         r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.456     3.584 r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[0]/Q
                         net (fo=128, routed)         4.484     8.068    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/ASR_length_conf[0]
    SLICE_X50Y100        SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     8.192 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/SRLC32E_inst_0/Q
                         net (fo=1, routed)           0.000     8.192    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/ASRQ0
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.705 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.920     9.626    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/carry_out
    SLICE_X52Y102        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.641    12.820    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/clk
    SLICE_X52Y102        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/FDCPE_inst/C
                         clock pessimism              0.147    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X52Y102        FDPE (Recov_fdpe_C_PRE)     -0.265    12.548    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[67].PUF/FDCPE_inst/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.113ns (17.150%)  route 5.377ns (82.850%))
  Logic Levels:           2  (CARRY4=1 SRLC32E=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.834     3.128    design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/clk
    SLICE_X40Y117        FDRE                                         r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.456     3.584 r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[5]/Q
                         net (fo=128, routed)         4.303     7.887    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[67].PUF/ASR_length_conf[5]
    SLICE_X54Y105        SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     8.011 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[67].PUF/SRLC32E_inst_1/Q
                         net (fo=1, routed)           0.000     8.011    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[67].PUF/ASRQ1
    SLICE_X54Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.544 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[67].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           1.073     9.618    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[67].PUF/carry_out
    SLICE_X51Y108        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[67].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        1.639    12.818    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[67].PUF/clk
    SLICE_X51Y108        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[67].PUF/FDCPE_inst/C
                         clock pessimism              0.147    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X51Y108        FDPE (Recov_fdpe_C_PRE)     -0.265    12.546    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[67].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  2.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[78].PUF/FDCPE_inst/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.295ns (36.752%)  route 0.508ns (63.248%))
  Logic Levels:           2  (CARRY4=1 SRLC32E=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.632     0.968    design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/clk
    SLICE_X44Y117        FDRE                                         r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[19]/Q
                         net (fo=128, routed)         0.162     1.271    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[78].PUF/ASR_length_conf[19]
    SLICE_X42Y117        SRLC32E (Prop_srlc32e_A[4]_Q)
                                                      0.045     1.316 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[78].PUF/SRLC32E_inst_3/Q
                         net (fo=1, routed)           0.000     1.316    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[78].PUF/ASRQ3
    SLICE_X42Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.425 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[78].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.346     1.771    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[78].PUF/carry_out
    SLICE_X51Y117        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[78].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.898     1.264    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[78].PUF/clk
    SLICE_X51Y117        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[78].PUF/FDCPE_inst/C
                         clock pessimism             -0.039     1.225    
    SLICE_X51Y117        FDPE (Remov_fdpe_C_PRE)     -0.066     1.159    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[78].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[95].PUF/SRLC32E_inst_3/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[95].PUF/FDCPE_inst/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.593ns (64.886%)  route 0.321ns (35.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.553     0.889    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[95].PUF/clk
    SLICE_X50Y97         SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[95].PUF/SRLC32E_inst_3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.484     1.373 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[95].PUF/SRLC32E_inst_3/Q
                         net (fo=1, routed)           0.000     1.373    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[95].PUF/ASRQ3
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.482 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[95].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.321     1.803    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[95].PUF/carry_out
    SLICE_X48Y103        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[95].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.910     1.276    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[95].PUF/clk
    SLICE_X48Y103        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[95].PUF/FDCPE_inst/C
                         clock pessimism             -0.035     1.241    
    SLICE_X48Y103        FDPE (Remov_fdpe_C_PRE)     -0.066     1.175    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[95].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[102].PUF/SRLC32E_inst_3/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[102].PUF/FDCPE_inst/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.593ns (69.091%)  route 0.265ns (30.909%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.633     0.969    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[102].PUF/clk
    SLICE_X50Y107        SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[102].PUF/SRLC32E_inst_3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.484     1.453 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[102].PUF/SRLC32E_inst_3/Q
                         net (fo=1, routed)           0.000     1.453    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[102].PUF/ASRQ3
    SLICE_X50Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.562 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[102].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.265     1.827    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[102].PUF/carry_out
    SLICE_X49Y108        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[102].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.909     1.275    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[102].PUF/clk
    SLICE_X49Y108        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[102].PUF/FDCPE_inst/C
                         clock pessimism             -0.039     1.236    
    SLICE_X49Y108        FDPE (Remov_fdpe_C_PRE)     -0.066     1.170    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[102].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[38].PUF/SRLC32E_inst_3/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[38].PUF/FDCPE_inst/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.593ns (69.051%)  route 0.266ns (30.949%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.632     0.968    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[38].PUF/clk
    SLICE_X50Y111        SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[38].PUF/SRLC32E_inst_3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.484     1.452 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[38].PUF/SRLC32E_inst_3/Q
                         net (fo=1, routed)           0.000     1.452    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[38].PUF/ASRQ3
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.561 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[38].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.266     1.827    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[38].PUF/carry_out
    SLICE_X49Y111        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[38].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.908     1.274    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[38].PUF/clk
    SLICE_X49Y111        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[38].PUF/FDCPE_inst/C
                         clock pessimism             -0.039     1.235    
    SLICE_X49Y111        FDPE (Remov_fdpe_C_PRE)     -0.066     1.169    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[38].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[40].PUF/SRLC32E_inst_3/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[40].PUF/FDCPE_inst/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.593ns (69.051%)  route 0.266ns (30.949%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.631     0.967    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[40].PUF/clk
    SLICE_X50Y112        SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[40].PUF/SRLC32E_inst_3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.484     1.451 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[40].PUF/SRLC32E_inst_3/Q
                         net (fo=1, routed)           0.000     1.451    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[40].PUF/ASRQ3
    SLICE_X50Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.560 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[40].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.266     1.826    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[40].PUF/carry_out
    SLICE_X49Y112        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[40].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.906     1.272    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[40].PUF/clk
    SLICE_X49Y112        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[40].PUF/FDCPE_inst/C
                         clock pessimism             -0.039     1.233    
    SLICE_X49Y112        FDPE (Remov_fdpe_C_PRE)     -0.066     1.167    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[40].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[79].PUF/SRLC32E_inst_3/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[79].PUF/FDCPE_inst/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.593ns (69.051%)  route 0.266ns (30.949%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.630     0.966    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[79].PUF/clk
    SLICE_X50Y113        SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[79].PUF/SRLC32E_inst_3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.484     1.450 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[79].PUF/SRLC32E_inst_3/Q
                         net (fo=1, routed)           0.000     1.450    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[79].PUF/ASRQ3
    SLICE_X50Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.559 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[79].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.266     1.825    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[79].PUF/carry_out
    SLICE_X49Y113        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[79].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.905     1.271    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[79].PUF/clk
    SLICE_X49Y113        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[79].PUF/FDCPE_inst/C
                         clock pessimism             -0.039     1.232    
    SLICE_X49Y113        FDPE (Remov_fdpe_C_PRE)     -0.066     1.166    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[79].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[13].PUF/SRLC32E_inst_3/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[13].PUF/FDCPE_inst/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.593ns (69.051%)  route 0.266ns (30.949%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.627     0.963    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[13].PUF/clk
    SLICE_X50Y118        SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[13].PUF/SRLC32E_inst_3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.484     1.447 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[13].PUF/SRLC32E_inst_3/Q
                         net (fo=1, routed)           0.000     1.447    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[13].PUF/ASRQ3
    SLICE_X50Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.556 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[13].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.266     1.822    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[13].PUF/carry_out
    SLICE_X49Y118        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[13].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.901     1.267    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[13].PUF/clk
    SLICE_X49Y118        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[13].PUF/FDCPE_inst/C
                         clock pessimism             -0.039     1.228    
    SLICE_X49Y118        FDPE (Remov_fdpe_C_PRE)     -0.066     1.162    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[13].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[1].PUF/SRLC32E_inst_3/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[1].PUF/FDCPE_inst/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.593ns (69.051%)  route 0.266ns (30.949%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.630     0.966    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[1].PUF/clk
    SLICE_X50Y115        SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[1].PUF/SRLC32E_inst_3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.484     1.450 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[1].PUF/SRLC32E_inst_3/Q
                         net (fo=1, routed)           0.000     1.450    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[1].PUF/ASRQ3
    SLICE_X50Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.559 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[1].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.266     1.825    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[1].PUF/carry_out
    SLICE_X49Y115        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[1].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.904     1.270    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[1].PUF/clk
    SLICE_X49Y115        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[1].PUF/FDCPE_inst/C
                         clock pessimism             -0.039     1.231    
    SLICE_X49Y115        FDPE (Remov_fdpe_C_PRE)     -0.066     1.165    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[1].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[17].PUF/SRLC32E_inst_3/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[17].PUF/FDCPE_inst/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.593ns (68.702%)  route 0.270ns (31.298%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.634     0.970    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[17].PUF/clk
    SLICE_X50Y105        SRLC32E                                      r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[17].PUF/SRLC32E_inst_3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.484     1.454 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[17].PUF/SRLC32E_inst_3/Q
                         net (fo=1, routed)           0.000     1.454    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[17].PUF/ASRQ3
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.563 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[17].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.270     1.833    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[17].PUF/carry_out
    SLICE_X48Y105        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[17].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.910     1.276    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[17].PUF/clk
    SLICE_X48Y105        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[17].PUF/FDCPE_inst/C
                         clock pessimism             -0.039     1.237    
    SLICE_X48Y105        FDPE (Remov_fdpe_C_PRE)     -0.066     1.171    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[17].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[15].PUF/FDCPE_inst/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.295ns (34.324%)  route 0.564ns (65.676%))
  Logic Levels:           2  (CARRY4=1 SRLC32E=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.632     0.968    design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/clk
    SLICE_X44Y117        FDRE                                         r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_reg[19]/Q
                         net (fo=128, routed)         0.235     1.344    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[15].PUF/ASR_length_conf[19]
    SLICE_X50Y117        SRLC32E (Prop_srlc32e_A[4]_Q)
                                                      0.045     1.389 r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[15].PUF/SRLC32E_inst_3/Q
                         net (fo=1, routed)           0.000     1.389    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[15].PUF/ASRQ3
    SLICE_X50Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.498 f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[15].PUF/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.329     1.827    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[15].PUF/carry_out
    SLICE_X51Y115        FDPE                                         f  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[15].PUF/FDCPE_inst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2094, routed)        0.900     1.266    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[15].PUF/clk
    SLICE_X51Y115        FDPE                                         r  design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[15].PUF/FDCPE_inst/C
                         clock pessimism             -0.039     1.227    
    SLICE_X51Y115        FDPE (Remov_fdpe_C_PRE)     -0.066     1.161    design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[15].PUF/FDCPE_inst
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.666    





