
*** Running vivado
    with args -log DebugPynqFPGAChip.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DebugPynqFPGAChip.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source DebugPynqFPGAChip.tcl -notrace
Command: synth_design -top DebugPynqFPGAChip -part xa7z020clg400-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7z020'
INFO: [Device 21-403] Loading part xa7z020clg400-1Q
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10173 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1906.023 ; gain = 228.715 ; free physical = 1514 ; free virtual = 5038
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DebugPynqFPGAChip' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:270209]
INFO: [Synth 8-6157] synthesizing module 'reset_sys' [/home/risc-v/Documents/freedom/pynq/pynq.runs/synth_1/.Xil/Vivado-10147-riscv-VirtualBox/realtime/reset_sys_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_sys' (1#1) [/home/risc-v/Documents/freedom/pynq/pynq.runs/synth_1/.Xil/Vivado-10147-riscv-VirtualBox/realtime/reset_sys_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_0' [/home/risc-v/Documents/freedom/pynq/pynq.runs/synth_1/.Xil/Vivado-10147-riscv-VirtualBox/realtime/processing_system7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_0' (2#1) [/home/risc-v/Documents/freedom/pynq/pynq.runs/synth_1/.Xil/Vivado-10147-riscv-VirtualBox/realtime/processing_system7_0_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'S_AXI_HP2_ARLEN' does not match port width (4) of module 'processing_system7_0' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:270547]
WARNING: [Synth 8-689] width (8) of port connection 'S_AXI_HP2_AWLEN' does not match port width (4) of module 'processing_system7_0' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:270558]
WARNING: [Synth 8-689] width (8) of port connection 'S_AXI_HP0_ARLEN' does not match port width (4) of module 'processing_system7_0' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:270584]
WARNING: [Synth 8-689] width (8) of port connection 'S_AXI_HP0_AWLEN' does not match port width (4) of module 'processing_system7_0' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:270595]
WARNING: [Synth 8-689] width (8) of port connection 'S_AXI_GP0_ARLEN' does not match port width (4) of module 'processing_system7_0' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:270623]
WARNING: [Synth 8-689] width (8) of port connection 'S_AXI_GP0_AWLEN' does not match port width (4) of module 'processing_system7_0' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:270634]
WARNING: [Synth 8-689] width (8) of port connection 'M_AXI_GP0_ARLEN' does not match port width (4) of module 'processing_system7_0' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:270660]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_GP0_ARLOCK' does not match port width (2) of module 'processing_system7_0' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:270661]
WARNING: [Synth 8-689] width (8) of port connection 'M_AXI_GP0_AWLEN' does not match port width (4) of module 'processing_system7_0' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:270671]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_GP0_AWLOCK' does not match port width (2) of module 'processing_system7_0' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:270672]
WARNING: [Synth 8-7023] instance 'ps7' of module 'processing_system7_0' has 191 connections declared, but only 175 given [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:270542]
INFO: [Synth 8-6157] synthesizing module 'DebugPynqPlatform' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:269604]
INFO: [Synth 8-6157] synthesizing module 'DebugPynqSystem' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:267401]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (3#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:61374]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:8391]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:9644]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:7]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/vsrc/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (4#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/vsrc/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (5#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:7]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:9663]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_1' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:2739]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_1' (6#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:2739]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (7#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:8391]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:20316]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:20484]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:11954]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (8#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:11954]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:20503]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_3' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:14680]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_3' (9#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:14680]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (10#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:20316]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:29175]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:23378]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:23436]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:20652]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (11#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:20652]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (12#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:23378]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:26219]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:26277]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:23493]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (13#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:23493]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (14#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:26219]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:29060]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:29118]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:26334]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (15#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:26334]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (16#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:29060]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (17#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:29175]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:29528]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (18#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:29528]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_4' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:41366]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:35266]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:35383]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:29630]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (19#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:29630]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (20#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:35266]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:41134]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:41251]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:35498]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (21#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:35498]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (22#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:41134]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_4' (23#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:41366]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_5' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:56867]
INFO: [Synth 8-6157] synthesizing module 'AXI4Buffer' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:42707]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:41881]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (24#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:41881]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:42200]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (25#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:42200]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:42369]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (26#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:42369]
INFO: [Synth 8-6157] synthesizing module 'Queue_4' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:42513]
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (27#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:42513]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Buffer' (28#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:42707]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:43127]
INFO: [Synth 8-6157] synthesizing module 'Queue_5' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:43048]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_5' (29#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:43048]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker' (30#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:43127]
INFO: [Synth 8-6157] synthesizing module 'AXI4Deinterleaver' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:44570]
INFO: [Synth 8-6157] synthesizing module 'Queue_13' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:44351]
INFO: [Synth 8-6155] done synthesizing module 'Queue_13' (31#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:44351]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Deinterleaver' (32#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:44570]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:46270]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer' (33#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:46270]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:49459]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:49731]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:46396]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (34#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:46396]
INFO: [Synth 8-6157] synthesizing module 'Queue_17' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:48974]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_17' (35#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:48974]
INFO: [Synth 8-6157] synthesizing module 'Queue_18' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:49119]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_user_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_18' (36#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:49119]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4' (37#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:49459]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:53120]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:53242]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:50331]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (38#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:50331]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:52973]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (39#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:52973]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (40#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:53120]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:56654]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:56748]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:53432]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (41#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:53432]
INFO: [Synth 8-6157] synthesizing module 'Queue_19' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:56118]
INFO: [Synth 8-6155] done synthesizing module 'Queue_19' (42#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:56118]
INFO: [Synth 8-6157] synthesizing module 'Queue_20' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:56387]
INFO: [Synth 8-6155] done synthesizing module 'Queue_20' (43#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:56387]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (44#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:56654]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_5' (45#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:56867]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_6' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:61241]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:61038]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:61126]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:58102]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (46#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:58102]
INFO: [Synth 8-6157] synthesizing module 'Queue_21' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:60794]
INFO: [Synth 8-6155] done synthesizing module 'Queue_21' (47#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:60794]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (48#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:61038]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_6' (49#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:61241]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (50#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:61374]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:102650]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:65931]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:66238]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:63247]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (51#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:63247]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (52#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:65931]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_7' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:74912]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:70102]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:70200]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:66846]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (53#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:66846]
INFO: [Synth 8-6157] synthesizing module 'Queue_23' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:69564]
INFO: [Synth 8-6155] done synthesizing module 'Queue_23' (54#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:69564]
INFO: [Synth 8-6157] synthesizing module 'Queue_24' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:69833]
INFO: [Synth 8-6155] done synthesizing module 'Queue_24' (55#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:69833]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (56#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:70102]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:73049]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:73849]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:70323]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (57#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:70323]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (58#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:73049]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_7' (59#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:74912]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_5' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:77893]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:77991]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:75167]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (60#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:75167]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_5' (61#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:77893]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:84135]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:80885]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:81055]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:78114]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (62#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:78114]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:80748]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (63#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:80748]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (64#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:80885]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_6' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:84032]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:84084]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:81398]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (65#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:81398]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_6' (66#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:84032]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (67#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:84135]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_9' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:90313]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:87097]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:87267]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:84360]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (68#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:84360]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:86960]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (69#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:86960]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (70#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:87097]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_7' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:90210]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:90262]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:87610]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (71#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:87610]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_7' (72#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:90210]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_9' (73#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:90313]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_10' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:96487]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:93273]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:93443]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:90538]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (74#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:90538]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:93136]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (75#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:93136]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (76#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:93273]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_8' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:96384]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:96436]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:93786]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (77#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:93786]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_8' (78#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:96384]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_10' (79#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:96487]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_12' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:102451]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:99369]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:99516]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:96712]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (80#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:96712]
INFO: [Synth 8-6157] synthesizing module 'Repeater_4' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:99232]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_4' (81#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:99232]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (82#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:99369]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_10' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:102357]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:102404]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:99837]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (83#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:99837]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_10' (84#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:102357]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_12' (85#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:102451]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (86#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:102650]
INFO: [Synth 8-6157] synthesizing module 'FrontBus' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:121822]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_2' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:106161]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:106221]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:103505]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (87#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:103505]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_2' (88#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:106161]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_13' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:109152]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_11' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:109049]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:109101]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:106369]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (89#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:106369]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_11' (90#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:109049]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_13' (91#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:109152]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_12' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:112508]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:112598]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_27' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:109293]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_27' (92#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:109293]
INFO: [Synth 8-6157] synthesizing module 'Queue_27' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:111973]
INFO: [Synth 8-6155] done synthesizing module 'Queue_27' (93#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:111973]
INFO: [Synth 8-6157] synthesizing module 'Queue_28' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:112240]
INFO: [Synth 8-6155] done synthesizing module 'Queue_28' (94#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:112240]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_12' (95#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:112508]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_14' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:121543]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:115416]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_28' (96#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:112711]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_13' (97#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:115367]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:118169]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_29' (98#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:115464]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (99#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:118120]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:121111]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_30' (100#1) [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:118217]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:135388]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:135422]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:142911]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:142929]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:145646]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:148421]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:151098]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:158684]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_user_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:163980]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:167799]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:170574]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:173251]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:177019]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:182315]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:186494]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:189644]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:192522]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:195868]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/vsrc/AsyncResetReg.v:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:199223]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:214093]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:214110]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:233943]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:233982]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:249643]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:257208]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element _T_2723_reg was removed.  [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:259018]
WARNING: [Synth 8-6014] Unused sequential element _T_2725_reg was removed.  [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:259033]
WARNING: [Synth 8-6014] Unused sequential element _T_2728_reg was removed.  [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:259036]
WARNING: [Synth 8-6014] Unused sequential element _T_2730_reg was removed.  [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:259051]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:263853]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:267243]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[31]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[30]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[29]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[28]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[27]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[26]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[25]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[24]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[23]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[22]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[21]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[20]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[19]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[18]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[17]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[16]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[15]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[14]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[13]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[12]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[11]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[10]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[9]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[1]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_aw_bits_addr[0]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[31]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[30]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[29]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[28]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[27]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[26]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[25]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[24]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[23]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[22]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[21]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[20]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[19]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[18]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[17]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[16]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[15]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[14]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[13]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[12]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[11]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[10]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[9]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[1]
WARNING: [Synth 8-3331] design AXI4toDMI has unconnected port io_ps_slave_ar_bits_addr[0]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port clock
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port reset
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_ready
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_valid
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_opcode[2]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_opcode[1]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_opcode[0]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_param[2]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_param[1]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_param[0]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_size[3]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_size[2]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_size[1]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_size[0]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_source[2]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_source[1]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_source[0]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_address[13]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_address[12]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_address[11]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_address[10]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_address[9]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_address[8]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_address[7]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_address[6]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_address[5]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_address[4]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_address[3]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_address[2]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_address[1]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_address[0]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_mask[7]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_mask[6]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_mask[5]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_mask[4]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_mask[3]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_mask[2]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_mask[1]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_a_bits_mask[0]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_d_ready
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_d_valid
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_d_bits_opcode[2]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_d_bits_opcode[1]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_d_bits_opcode[0]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_d_bits_size[3]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_d_bits_size[2]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_d_bits_size[1]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_d_bits_size[0]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_d_bits_source[2]
WARNING: [Synth 8-3331] design TLMonitor_56 has unconnected port io_in_d_bits_source[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2284.898 ; gain = 607.590 ; free physical = 1284 ; free virtual = 4817
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2293.805 ; gain = 616.496 ; free physical = 1354 ; free virtual = 4887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2293.805 ; gain = 616.496 ; free physical = 1354 ; free virtual = 4887
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2293.805 ; gain = 0.000 ; free physical = 1239 ; free virtual = 4772
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/ip/processing_system7_0/processing_system7_0/processing_system7_0_in_context.xdc] for cell 'ps7'
Finished Parsing XDC File [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/ip/processing_system7_0/processing_system7_0/processing_system7_0_in_context.xdc] for cell 'ps7'
Parsing XDC File [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/ip/reset_sys/reset_sys/reset_sys_in_context.xdc] for cell 'ip_reset_sys'
Finished Parsing XDC File [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/ip/reset_sys/reset_sys/reset_sys_in_context.xdc] for cell 'ip_reset_sys'
Parsing XDC File [/home/risc-v/Documents/freedom/pynq/pynq.srcs/constrs_1/imports/constraints/pynq-master.xdc]
Finished Parsing XDC File [/home/risc-v/Documents/freedom/pynq/pynq.srcs/constrs_1/imports/constraints/pynq-master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2485.406 ; gain = 0.000 ; free physical = 1036 ; free virtual = 4569
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2485.406 ; gain = 0.000 ; free physical = 1034 ; free virtual = 4566
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2485.406 ; gain = 808.098 ; free physical = 1324 ; free virtual = 4857
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-4471] merging register 'ram_qos_reg[3:0]' into 'ram_cache_reg[3:0]'
INFO: [Synth 8-4471] merging register 'data_arrays_0_1__T_82_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_82_addr_pipe_0_reg[8:0]' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:234770]
INFO: [Synth 8-4471] merging register 'data_arrays_0_2__T_82_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_82_addr_pipe_0_reg[8:0]' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:234776]
INFO: [Synth 8-4471] merging register 'data_arrays_0_3__T_82_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_82_addr_pipe_0_reg[8:0]' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:234782]
INFO: [Synth 8-4471] merging register 'data_arrays_0_4__T_82_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_82_addr_pipe_0_reg[8:0]' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:234788]
INFO: [Synth 8-4471] merging register 'data_arrays_0_5__T_82_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_82_addr_pipe_0_reg[8:0]' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:234794]
INFO: [Synth 8-4471] merging register 'data_arrays_0_6__T_82_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_82_addr_pipe_0_reg[8:0]' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:234800]
INFO: [Synth 8-4471] merging register 'data_arrays_0_7__T_82_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_82_addr_pipe_0_reg[8:0]' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:234806]
WARNING: [Synth 8-3936] Found unconnected internal register 'uncachedReqs_0_addr_reg' and it is trimmed from '34' to '3' bits. [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:238980]
INFO: [Synth 8-4471] merging register 'mem_ctrl_rocc_reg' into 'mem_ctrl_fp_reg' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:257733]
INFO: [Synth 8-4471] merging register 'mem_ctrl_mul_reg' into 'mem_ctrl_fp_reg' [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:257730]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:258035]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:258842]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:258783]
INFO: [Synth 8-6430] The Block RAM "DCacheDataArray:/data_arrays_0_0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "DCacheDataArray:/data_arrays_0_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "DCacheDataArray:/data_arrays_0_2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "DCacheDataArray:/data_arrays_0_3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "DCacheDataArray:/data_arrays_0_4_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "DCacheDataArray:/data_arrays_0_5_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "DCacheDataArray:/data_arrays_0_6_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "DCacheDataArray:/data_arrays_0_7_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "DCache:/tag_array_0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "ICache:/data_arrays_0_0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "ICache:/data_arrays_1_0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:53 . Memory (MB): peak = 2493.410 ; gain = 816.102 ; free physical = 163 ; free virtual = 2402
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'DebugPynqPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'DebugPynqPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'DebugPynqPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'DebugPynqPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'DebugPynqPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'DebugPynqPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'DebugPynqPlatform/sys/debug_1/dmInner/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'DebugPynqPlatform/sys/debug_1/dmInner/AsyncQueueSink/ridx_gray'
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1_0_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |TLDebugModuleInnerAsync |           1|     40467|
|2     |TLDebugModuleOuterAsync |           1|       842|
|3     |RocketTile              |           1|     36749|
|4     |DebugPynqSystem__GCB1   |           1|      9329|
|5     |DebugPynqSystem__GCB2   |           1|     22690|
|6     |AXI4toDMI               |           1|        93|
|7     |DebugPynqFPGAChip__GC0  |           1|       470|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     58 Bit       Adders := 2     
	   2 Input     34 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   4 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 31    
	   3 Input      3 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 10    
	   2 Input      1 Bit       Adders := 50    
	   4 Input      1 Bit       Adders := 68    
+---XORs : 
	   2 Input    128 Bit         XORs := 6     
	   2 Input     64 Bit         XORs := 3     
	   2 Input     34 Bit         XORs := 17    
	   2 Input     32 Bit         XORs := 24    
	   2 Input     29 Bit         XORs := 8     
	   2 Input     28 Bit         XORs := 4     
	   2 Input     23 Bit         XORs := 3     
	   2 Input     13 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 160   
	   2 Input      7 Bit         XORs := 29    
	   2 Input      3 Bit         XORs := 14    
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              130 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 23    
	               62 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               54 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               34 Bit    Registers := 16    
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 33    
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 8     
	               28 Bit    Registers := 3     
	               26 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 155   
	                8 Bit    Registers := 110   
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 111   
	                2 Bit    Registers := 40    
	                1 Bit    Registers := 681   
+---Multipliers : 
	                 2x65  Multipliers := 1     
+---RAMs : 
	              16K Bit         RAMs := 2     
	               4K Bit         RAMs := 8     
	               1K Bit         RAMs := 3     
	              512 Bit         RAMs := 12    
	              128 Bit         RAMs := 12    
	              112 Bit         RAMs := 4     
	               96 Bit         RAMs := 4     
	               64 Bit         RAMs := 14    
	               62 Bit         RAMs := 3     
	               56 Bit         RAMs := 2     
	               32 Bit         RAMs := 4     
	               28 Bit         RAMs := 1     
	               16 Bit         RAMs := 14    
	               12 Bit         RAMs := 4     
	                8 Bit         RAMs := 18    
	                6 Bit         RAMs := 37    
	                4 Bit         RAMs := 15    
	                2 Bit         RAMs := 18    
+---Muxes : 
	   2 Input    130 Bit        Muxes := 3     
	   2 Input    118 Bit        Muxes := 10    
	   2 Input    117 Bit        Muxes := 10    
	   2 Input    116 Bit        Muxes := 4     
	   2 Input    112 Bit        Muxes := 2     
	   2 Input     81 Bit        Muxes := 10    
	   2 Input     78 Bit        Muxes := 4     
	   2 Input     77 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 74    
	  13 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 4     
	 506 Input     64 Bit        Muxes := 1     
	   3 Input     62 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 4     
	   2 Input     57 Bit        Muxes := 1     
	   7 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 30    
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 46    
	  30 Input     32 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  64 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 16    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 6     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      8 Bit        Muxes := 114   
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  64 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 21    
	  64 Input      6 Bit        Muxes := 1     
	  64 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 25    
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 22    
	  25 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 172   
	   8 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	  13 Input      3 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 102   
	   3 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 6     
	  16 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	  64 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 559   
	 256 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DMIToTL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module TLXbar_5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 7     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module AsyncResetReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TLDebugModuleOuter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module AsyncResetReg__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module AsyncResetReg__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w42_d1 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
Module AsyncResetReg__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Queue_170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module SBToTL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TLDebugModuleInner 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 153   
	   2 Input      7 Bit         XORs := 29    
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 81    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	  30 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 80    
	  64 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	 256 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 112   
	   6 Input      1 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w54_d1 
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 1     
Module AsyncResetReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module AsyncResetReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AsyncResetReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w12_d1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module AsyncResetReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AsyncResetReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TLXbar_6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    116 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module DCacheDataArray 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 8     
+---RAMs : 
	               4K Bit         RAMs := 8     
Module Arbiter_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PMPChecker 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     29 Bit         XORs := 8     
	   2 Input      3 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module TLB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     34 Bit         XORs := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
Module AMOALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
Module DCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 33    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	  13 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 26    
	   6 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 21    
	   4 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module ICache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---RAMs : 
	              16K Bit         RAMs := 2     
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module PMPChecker_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module TLB_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     34 Bit         XORs := 8     
Module ShiftQueue 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     34 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 21    
Module Frontend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
Module Queue_172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 2     
Module Queue_174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                8 Bit         RAMs := 1     
Module SynchronizerShiftReg_w1_d3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module RVCExpander 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
Module IBuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module CSRFile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	               58 Bit    Registers := 2     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 20    
	   2 Input     58 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 16    
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
Module BreakpointUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module MulDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              130 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 2x65  Multipliers := 1     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
Module Rocket 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               62 Bit    Registers := 2     
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 49    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
	   4 Input     64 Bit        Muxes := 3     
	   3 Input     62 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module Queue_176 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module TLError 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TLROM 
Detailed RTL Component Info : 
+---Muxes : 
	 506 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   7 Input     57 Bit        Muxes := 1     
Module Queue_27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module Repeater_5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TLWidthWidget_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 6     
+---Registers : 
	                8 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module SynchronizerShiftReg_w1_d3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetReg__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Queue_37__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__9 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__10 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__11 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__12 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__13 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__14 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__15 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__16 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__17 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__18 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__19 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__20 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__21 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__22 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__23 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__24 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__25 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__26 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__27 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__28 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__29 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__30 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__31 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__32 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__33 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__34 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__35 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__36 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__37 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__38 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__39 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__40 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__41 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__42 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__43 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__44 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__45 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__46 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__47 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__48 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__49 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__50 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__51 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__52 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__53 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__54 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__55 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__56 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__57 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__58 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__59 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__60 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__61 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__62 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__63 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__64 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_101__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_102__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TLToAXI4_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 32    
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module LevelGateway__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Queue_169 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLPLIC 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     23 Bit         XORs := 3     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CLINT 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Queue_37__65 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__66 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__67 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__68 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__69 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__70 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__71 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__72 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__73 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__74 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__75 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__76 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__77 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__78 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__79 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__80 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__81 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__82 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__83 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__84 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__85 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__86 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__87 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__88 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__89 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__90 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__91 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__92 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__93 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__94 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__95 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__96 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__97 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__98 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__99 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__100 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__101 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__102 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__103 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__104 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__105 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__106 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__107 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__108 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__109 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__110 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__111 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__112 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__113 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__114 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__115 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__116 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__117 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__118 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__119 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__120 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__121 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__122 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__123 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__124 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__125 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__126 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37__127 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_37 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_101 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TLToAXI4_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 32    
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module Queue_29__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_29__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_29__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_29__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_3__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_29__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_29__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_29__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module TLBroadcast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 4     
+---Registers : 
	               26 Bit    Registers := 2     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input    118 Bit        Muxes := 10    
	   2 Input     78 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 40    
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 44    
	   4 Input      1 Bit        Muxes := 4     
Module TLXbar_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module Queue_23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               56 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                6 Bit         RAMs := 4     
Module Queue_24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module TLAtomicAutomata 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module Queue_23__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               56 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                6 Bit         RAMs := 4     
Module Queue_24__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module Repeater_1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module TLXbar 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 7     
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 16    
+---Registers : 
	                9 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input    117 Bit        Muxes := 10    
	   2 Input    116 Bit        Muxes := 2     
	   2 Input     81 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 19    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 53    
Module Queue__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               62 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	               12 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               12 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               62 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	               12 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	               12 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_5__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__3 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__5 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AXI4UserYanker 
Detailed RTL Component Info : 
+---Muxes : 
	  64 Input      7 Bit        Muxes := 2     
	  64 Input      1 Bit        Muxes := 2     
Module Queue_13__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	              112 Bit         RAMs := 1     
	               96 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
Module Queue_13__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	              112 Bit         RAMs := 1     
	               96 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
Module Queue_13__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	              112 Bit         RAMs := 1     
	               96 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
Module Queue_13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	              112 Bit         RAMs := 1     
	               96 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
Module AXI4Deinterleaver 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	  64 Input     32 Bit        Muxes := 1     
	  64 Input      7 Bit        Muxes := 1     
	  64 Input      6 Bit        Muxes := 1     
	  64 Input      2 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 2     
Module Queue_17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_18 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module TLToAXI4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Repeater 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module TLWidthWidget_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               62 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
Module Queue_20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module Queue_21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
Module Queue_20__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module AXI4toDMI 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/imports/debugpynq/sifive.freedom.debug.pynq.SmallPynqConfig.v:255354]
WARNING: [Synth 8-6014] Unused sequential element sync_xing/Queue_2/ram_opcode_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element sync_xing/Queue_2/ram_mask_reg was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'Queue/ram_data_reg' and it is trimmed from '64' to '33' bits.
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\DebugPynqPlatform/sys/tile /dcache/data/data_arrays_0_0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\DebugPynqPlatform/sys/tile /dcache/data/data_arrays_0_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\DebugPynqPlatform/sys/tile /dcache/data/data_arrays_0_2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\DebugPynqPlatform/sys/tile /dcache/data/data_arrays_0_3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_4_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\DebugPynqPlatform/sys/tile /dcache/data/data_arrays_0_4_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_5_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\DebugPynqPlatform/sys/tile /dcache/data/data_arrays_0_5_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_6_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\DebugPynqPlatform/sys/tile /dcache/data/data_arrays_0_6_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_7_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\DebugPynqPlatform/sys/tile /dcache/data/data_arrays_0_7_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\DebugPynqPlatform/sys/tile /dcache/tag_array_0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\DebugPynqPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_1_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_1_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\DebugPynqPlatform/sys/tile/frontend/icache/data_arrays_1_0_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_1_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg[0]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg[1]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg[2]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_address_reg[0]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_address_reg[1]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_opcode_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/debug_1/dmOuter /\asource/AsyncQueueSource/mem_0_opcode_reg[1] )
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[2]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[3]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[4]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[5]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[6]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[7]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[8]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[9]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[10]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/debug_1/dmInner /dmInner/\ABSTRACTAUTOReg_autoexecdata_reg[11] )
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[0]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DebugPynqPlatform/sys/debug_1/dmInner /dmInner/\abstractGeneratedMem_0_reg[1] )
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[2]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[3]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[6]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[15]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[16]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[16]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[17]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[17]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[18]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[18]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[19]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[19]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[25]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[25]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[26]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[26]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[30]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[27]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[28]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[28]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[30]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/debug_1/dmInner /dmInner/\abstractGeneratedMem_0_reg[31] )
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[0]' (FDSE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[1]' (FDSE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[2]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[3]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DebugPynqPlatform/sys/debug_1/dmInner /dmInner/\abstractGeneratedMem_1_reg[4] )
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[5]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[6]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[7]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[8]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[9]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[10]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[11]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[12]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[13]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[14]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[15]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[16]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[17]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[18]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[19]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[21]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[22]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[23]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[24]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[25]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[26]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[27]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[28]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[29]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[30]' (FDRE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/debug_1/dmInner /dmInner/\abstractGeneratedMem_1_reg[31] )
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/mem_0_opcode_reg[1]' (FDE) to 'DebugPynqPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/mem_0_opcode_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/debug_1/dmInner /\dmiXing/AsyncQueueSource/mem_0_opcode_reg[2] )
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[8]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[9]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[10]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[11]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[12]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[13]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[14]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[15]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[16]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[17]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[18]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[19]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[20]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[21]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[22]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[23]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[24]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[25]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[26]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[27]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[28]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[29]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[30]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[31]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[32]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[33]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[34]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[35]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[36]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[37]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[38]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[39]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[40]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[41]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[42]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[43]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[44]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[45]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[46]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[47]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[48]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[49]' (FDE) to 'DebugPynqPlatform/sys/tile/core/ex_cause_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/\ex_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/ibuf/buf__xcpt_pf_inst_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /dcache/\s1_req_tag_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_dcsr_prv_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_mtvec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/reg_mstatus_spp_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_mie_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_misa_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/mem_ctrl_fp_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /dcache/s1_flush_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/mem_reg_sfence_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /\frontend/s1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/\ex_ctrl_mem_cmd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /dcache/_T_4089_pf_ld_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /\frontend/fq/elts_4_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/\mem_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/wb_ctrl_rocc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /dcache/\s1_req_cmd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /dcache/s1_flush_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /\frontend/fq/elts_3_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /dcache/\pstore1_cmd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/\wb_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /dcache/\s2_req_cmd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /\frontend/fq/elts_2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/csr/\reg_mcause_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /\frontend/fq/elts_1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /\frontend/fq/elts_0_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/ibuf/\buf__pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/\ex_reg_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DebugPynqPlatform/sys/tile /core/\mem_reg_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysi_1/\asyncXing/SynchronizerShiftReg_w1_d3/sync_2_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sysi_1/\mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_burst_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysi_1/\mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_burst_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:28 ; elapsed = 00:06:33 . Memory (MB): peak = 2681.316 ; gain = 1004.008 ; free physical = 611 ; free virtual = 2328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                              | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_0_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_1_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_2_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_3_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_4_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_5_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_6_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_7_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache      | tag_array_0_reg                     | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile              | frontend/icache/tag_arrays_0_reg    | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile              | frontend/icache/data_arrays_0_0_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile              | frontend/icache/data_arrays_1_0_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-----------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------+---------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                                              | RTL Object                                                          | Inference | Size (Depth x Width) | Primitives    | 
+---------------------------------------------------------+---------------------------------------------------------------------+-----------+----------------------+---------------+
|\DebugPynqPlatform/sys/debug_1/dmInner /dmInner/sb2tlOpt | d/ram_data_reg                                                      | Implied   | 2 x 8                | RAM32M x 2	   | 
|\DebugPynqPlatform/sys/debug_1/dmInner /dmInner/sb2tlOpt | d/ram_error_reg                                                     | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|\DebugPynqPlatform/sys/tile /core                        | _T_1369_reg                                                         | Implied   | 32 x 64              | RAM32M x 22	  | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_1/ram_source_reg                                    | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_2/ram_source_reg                                    | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_1/ram_size_reg                                      | Implied   | 2 x 4                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue/ram_opcode_reg                                      | Implied   | 2 x 3                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue/ram_param_reg                                       | Implied   | 2 x 3                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue/ram_size_reg                                        | Implied   | 2 x 4                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue/ram_source_reg                                      | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue/ram_address_reg                                     | Implied   | 2 x 32               | RAM32M x 6	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue/ram_mask_reg                                        | Implied   | 2 x 8                | RAM32M x 2	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue/ram_data_reg                                        | Implied   | 2 x 64               | RAM32M x 11	  | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_1/ram_opcode_reg                                    | Implied   | 2 x 3                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_1/ram_param_reg                                     | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_1/ram_sink_reg                                      | Implied   | 2 x 4                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_1/ram_data_reg                                      | Implied   | 2 x 64               | RAM32M x 11	  | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_1/ram_error_reg                                     | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_2/ram_param_reg                                     | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_2/ram_size_reg                                      | Implied   | 2 x 4                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_2/ram_address_reg                                   | Implied   | 2 x 32               | RAM32M x 6	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_3/ram_opcode_reg                                    | Implied   | 2 x 3                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_3/ram_size_reg                                      | Implied   | 2 x 4                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_3/ram_source_reg                                    | Implied   | 2 x 1                | RAM16X1D x 2	 | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_3/ram_address_reg                                   | Implied   | 2 x 32               | RAM32M x 6	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_3/ram_data_reg                                      | Implied   | 2 x 64               | RAM32M x 11	  | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_4/ram_sink_reg                                      | Implied   | 2 x 4                | RAM32M x 1	   | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue/ram_opcode_reg                                 | Implied   | 2 x 3                | RAM32M x 1	   | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue/ram_param_reg                                  | Implied   | 2 x 3                | RAM32M x 1	   | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue/ram_size_reg                                   | Implied   | 2 x 4                | RAM32M x 1	   | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue/ram_source_reg                                 | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue/ram_address_reg                                | Implied   | 2 x 32               | RAM32M x 6	   | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue/ram_mask_reg                                   | Implied   | 2 x 8                | RAM32M x 2	   | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue/ram_data_reg                                   | Implied   | 2 x 64               | RAM32M x 11	  | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue_1/ram_opcode_reg                               | Implied   | 2 x 3                | RAM32M x 1	   | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue_1/ram_source_reg                               | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue_1/ram_error_reg                                | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue_1/ram_size_reg                                 | Implied   | 2 x 4                | RAM32M x 1	   | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue_1/ram_data_reg                                 | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/bh/TLBroadcastTracker                             | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker                             | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/bh/TLBroadcastTracker_1                           | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker_1                           | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/bh/TLBroadcastTracker_2                           | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker_2                           | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/bh/TLBroadcastTracker_3                           | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker_3                           | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/bh/TLBroadcastTracker_4                           | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker_4                           | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/bh/TLBroadcastTracker_5                           | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker_5                           | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/bh/TLBroadcastTracker_6                           | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker_6                           | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/bh/TLBroadcastTracker_7                           | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker_7                           | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue/ram_opcode_reg                       | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue/ram_size_reg                         | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue/ram_source_reg                       | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue/ram_address_reg                      | Implied   | 2 x 28               | RAM32M x 5	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue/ram_mask_reg                         | Implied   | 2 x 8                | RAM32M x 2	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue/ram_data_reg                         | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue_1/ram_opcode_reg                     | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue_1/ram_param_reg                      | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue_1/ram_size_reg                       | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue_1/ram_source_reg                     | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue_1/ram_sink_reg                       | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue_1/ram_error_reg                      | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue_1/ram_data_reg                       | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/pbus                                              | sync_xing/Queue/ram_opcode_reg                                      | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | sync_xing/Queue/ram_param_reg                                       | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | sync_xing/Queue/ram_size_reg                                        | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | sync_xing/Queue/ram_source_reg                                      | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | sync_xing/Queue/ram_address_reg                                     | Implied   | 2 x 28               | RAM32M x 5	   | 
|sysi_2/pbus                                              | sync_xing/Queue/ram_mask_reg                                        | Implied   | 2 x 8                | RAM32M x 2	   | 
|sysi_2/pbus                                              | sync_xing/Queue/ram_data_reg                                        | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/pbus                                              | sync_xing/Queue_1/ram_opcode_reg                                    | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | sync_xing/Queue_1/ram_param_reg                                     | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/pbus                                              | sync_xing/Queue_1/ram_size_reg                                      | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | sync_xing/Queue_1/ram_source_reg                                    | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | sync_xing/Queue_1/ram_sink_reg                                      | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/pbus                                              | sync_xing/Queue_1/ram_data_reg                                      | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/pbus                                              | sync_xing/Queue_1/ram_error_reg                                     | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_id_reg       | Implied   | 2 x 6                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue/ram_address_reg   | Implied   | 2 x 31               | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_addr_reg     | Implied   | 2 x 31               | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue/ram_size_reg      | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_len_reg      | Implied   | 2 x 8                | RAM32M x 2	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_size_reg     | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_burst_reg    | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_lock_reg     | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_cache_reg    | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_prot_reg     | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_qos_reg      | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue/ram_data_reg      | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_data_reg   | Implied   | 2 x 32               | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_strb_reg   | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_last_reg   | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_id_reg     | Implied   | 2 x 6                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_addr_reg   | Implied   | 2 x 31               | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_len_reg    | Implied   | 2 x 8                | RAM32M x 2	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_size_reg   | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_burst_reg  | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_lock_reg   | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_cache_reg  | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_prot_reg   | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_qos_reg    | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_last_reg   | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/ram_id_reg     | Implied   | 2 x 6                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_id_reg     | Implied   | 2 x 6                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/ram_last_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/ram_last_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/ram_last_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_last_reg   | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_resp_reg   | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/ram_resp_reg | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/ram_resp_reg | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/ram_resp_reg | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_resp_reg   | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/ram_user_reg | Implied   | 16 x 7               | RAM32M x 2	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/ram_user_reg | Implied   | 16 x 7               | RAM32M x 2	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/ram_user_reg | Implied   | 16 x 7               | RAM32M x 2	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_user_reg   | Implied   | 16 x 7               | RAM32M x 2	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/ram_id_reg   | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/ram_id_reg   | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/ram_id_reg   | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_id_reg     | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/ram_resp_reg   | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue/ram_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue/ram_source_reg    | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue/ram_mask_reg      | Implied   | 2 x 8                | RAM32M x 2	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue_1/ram_opcode_reg  | Implied   | 2 x 1                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue_1/ram_param_reg   | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue_1/ram_size_reg    | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue_1/ram_source_reg  | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue_1/ram_sink_reg    | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_data_reg   | Implied   | 2 x 32               | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/ram_data_reg | Implied   | 16 x 32              | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/ram_data_reg | Implied   | 16 x 32              | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/ram_data_reg | Implied   | 16 x 32              | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_data_reg   | Implied   | 16 x 32              | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue_1/ram_data_reg    | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue_1/ram_error_reg   | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue/ram_opcode_reg            | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue/ram_size_reg              | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue/ram_source_reg            | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue_1/ram_opcode_reg          | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue_1/ram_param_reg           | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue_1/ram_size_reg            | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue_1/ram_source_reg          | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue_1/ram_sink_reg            | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue_1/ram_data_reg            | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue_1/ram_error_reg           | Implied   | 2 x 1                | RAM16X1D x 1	 | 
+---------------------------------------------------------+---------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |TLDebugModuleInnerAsync |           1|      5670|
|2     |TLDebugModuleOuterAsync |           1|       445|
|3     |RocketTile              |           1|     22651|
|4     |DebugPynqSystem__GCB1   |           1|      5796|
|5     |DebugPynqSystem__GCB2   |           1|     17141|
|6     |AXI4toDMI               |           1|       146|
|7     |DebugPynqFPGAChip__GC0  |           1|       470|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:36 ; elapsed = 00:06:44 . Memory (MB): peak = 2681.316 ; gain = 1004.008 ; free physical = 451 ; free virtual = 2233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:57 ; elapsed = 00:07:05 . Memory (MB): peak = 2681.316 ; gain = 1004.008 ; free physical = 421 ; free virtual = 2209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                              | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_0_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_1_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_2_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_3_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_4_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_5_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_6_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache/data | data_arrays_0_7_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile /dcache      | tag_array_0_reg                     | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile              | frontend/icache/tag_arrays_0_reg    | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile              | frontend/icache/data_arrays_0_0_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\DebugPynqPlatform/sys/tile              | frontend/icache/data_arrays_1_0_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-----------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+---------------------------------------------------------+---------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                                              | RTL Object                                                          | Inference | Size (Depth x Width) | Primitives    | 
+---------------------------------------------------------+---------------------------------------------------------------------+-----------+----------------------+---------------+
|\DebugPynqPlatform/sys/debug_1/dmInner /dmInner/sb2tlOpt | d/ram_data_reg                                                      | Implied   | 2 x 8                | RAM32M x 2	   | 
|\DebugPynqPlatform/sys/debug_1/dmInner /dmInner/sb2tlOpt | d/ram_error_reg                                                     | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|\DebugPynqPlatform/sys/tile /core                        | _T_1369_reg                                                         | Implied   | 32 x 64              | RAM32M x 22	  | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_1/ram_source_reg                                    | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_2/ram_source_reg                                    | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_1/ram_size_reg                                      | Implied   | 2 x 4                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue/ram_opcode_reg                                      | Implied   | 2 x 3                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue/ram_param_reg                                       | Implied   | 2 x 3                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue/ram_size_reg                                        | Implied   | 2 x 4                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue/ram_source_reg                                      | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue/ram_address_reg                                     | Implied   | 2 x 32               | RAM32M x 6	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue/ram_mask_reg                                        | Implied   | 2 x 8                | RAM32M x 2	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue/ram_data_reg                                        | Implied   | 2 x 64               | RAM32M x 11	  | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_1/ram_opcode_reg                                    | Implied   | 2 x 3                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_1/ram_param_reg                                     | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_1/ram_sink_reg                                      | Implied   | 2 x 4                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_1/ram_data_reg                                      | Implied   | 2 x 64               | RAM32M x 11	  | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_1/ram_error_reg                                     | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_2/ram_param_reg                                     | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_2/ram_size_reg                                      | Implied   | 2 x 4                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_2/ram_address_reg                                   | Implied   | 2 x 32               | RAM32M x 6	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_3/ram_opcode_reg                                    | Implied   | 2 x 3                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_3/ram_size_reg                                      | Implied   | 2 x 4                | RAM32M x 1	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_3/ram_source_reg                                    | Implied   | 2 x 1                | RAM16X1D x 2	 | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_3/ram_address_reg                                   | Implied   | 2 x 32               | RAM32M x 6	   | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_3/ram_data_reg                                      | Implied   | 2 x 64               | RAM32M x 11	  | 
|\DebugPynqPlatform/sys/tile                              | sync_xing/Queue_4/ram_sink_reg                                      | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/bh/TLBroadcastTracker                             | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker                             | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/bh/TLBroadcastTracker_1                           | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker_1                           | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/bh/TLBroadcastTracker_2                           | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker_2                           | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/bh/TLBroadcastTracker_3                           | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker_3                           | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/bh/TLBroadcastTracker_4                           | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker_4                           | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/bh/TLBroadcastTracker_5                           | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker_5                           | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/bh/TLBroadcastTracker_6                           | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker_6                           | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/bh/TLBroadcastTracker_7                           | o_data/ram_mask_reg                                                 | Implied   | 8 x 8                | RAM32M x 2	   | 
|sysi_2/bh/TLBroadcastTracker_7                           | o_data/ram_data_reg                                                 | Implied   | 8 x 64               | RAM32M x 11	  | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_id_reg       | Implied   | 2 x 6                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue/ram_address_reg   | Implied   | 2 x 31               | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_addr_reg     | Implied   | 2 x 31               | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue/ram_size_reg      | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_len_reg      | Implied   | 2 x 8                | RAM32M x 2	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_size_reg     | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_burst_reg    | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_lock_reg     | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_cache_reg    | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_prot_reg     | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_qos_reg      | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue/ram_data_reg      | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_data_reg   | Implied   | 2 x 32               | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_strb_reg   | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_last_reg   | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_id_reg     | Implied   | 2 x 6                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_addr_reg   | Implied   | 2 x 31               | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_len_reg    | Implied   | 2 x 8                | RAM32M x 2	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_size_reg   | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_burst_reg  | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_lock_reg   | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_cache_reg  | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_prot_reg   | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_qos_reg    | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_last_reg   | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/ram_id_reg     | Implied   | 2 x 6                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_id_reg     | Implied   | 2 x 6                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/ram_last_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/ram_last_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/ram_last_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_last_reg   | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_resp_reg   | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/ram_resp_reg | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/ram_resp_reg | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/ram_resp_reg | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_resp_reg   | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/ram_user_reg | Implied   | 16 x 7               | RAM32M x 2	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/ram_user_reg | Implied   | 16 x 7               | RAM32M x 2	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/ram_user_reg | Implied   | 16 x 7               | RAM32M x 2	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_user_reg   | Implied   | 16 x 7               | RAM32M x 2	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/ram_id_reg   | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/ram_id_reg   | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/ram_id_reg   | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_id_reg     | Implied   | 16 x 2               | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/ram_resp_reg   | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue/ram_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue/ram_source_reg    | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue/ram_mask_reg      | Implied   | 2 x 8                | RAM32M x 2	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue_1/ram_opcode_reg  | Implied   | 2 x 1                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue_1/ram_param_reg   | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue_1/ram_size_reg    | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue_1/ram_source_reg  | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue_1/ram_sink_reg    | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_data_reg   | Implied   | 2 x 32               | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/ram_data_reg | Implied   | 16 x 32              | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/ram_data_reg | Implied   | 16 x 32              | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/ram_data_reg | Implied   | 16 x 32              | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_data_reg   | Implied   | 16 x 32              | RAM32M x 6	   | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue_1/ram_data_reg    | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/sbus                                              | coupler_to_port_named_mmio_port_axi4/buffer/Queue_1/ram_error_reg   | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue/ram_opcode_reg            | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue/ram_size_reg              | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue/ram_source_reg            | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue_1/ram_opcode_reg          | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue_1/ram_param_reg           | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue_1/ram_size_reg            | Implied   | 2 x 4                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue_1/ram_source_reg          | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue_1/ram_sink_reg            | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue_1/ram_data_reg            | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/sbus                                              | coupler_to_slave_named_Error/buffer/Queue_1/ram_error_reg           | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue/ram_opcode_reg                                 | Implied   | 2 x 3                | RAM32M x 1	   | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue/ram_param_reg                                  | Implied   | 2 x 3                | RAM32M x 1	   | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue/ram_size_reg                                   | Implied   | 2 x 4                | RAM32M x 1	   | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue/ram_source_reg                                 | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue/ram_address_reg                                | Implied   | 2 x 32               | RAM32M x 6	   | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue/ram_mask_reg                                   | Implied   | 2 x 8                | RAM32M x 2	   | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue/ram_data_reg                                   | Implied   | 2 x 64               | RAM32M x 11	  | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue_1/ram_opcode_reg                               | Implied   | 2 x 3                | RAM32M x 1	   | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue_1/ram_source_reg                               | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue_1/ram_error_reg                                | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue_1/ram_size_reg                                 | Implied   | 2 x 4                | RAM32M x 1	   | 
|DebugPynqFPGAChip                                        | fbus/sync_xing/Queue_1/ram_data_reg                                 | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue/ram_opcode_reg                       | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue/ram_size_reg                         | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue/ram_source_reg                       | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue/ram_address_reg                      | Implied   | 2 x 28               | RAM32M x 5	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue/ram_mask_reg                         | Implied   | 2 x 8                | RAM32M x 2	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue/ram_data_reg                         | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue_1/ram_opcode_reg                     | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue_1/ram_param_reg                      | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue_1/ram_size_reg                       | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue_1/ram_source_reg                     | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue_1/ram_sink_reg                       | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue_1/ram_error_reg                      | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/pbus                                              | coupler_from_sbus/buffer/Queue_1/ram_data_reg                       | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/pbus                                              | sync_xing/Queue/ram_opcode_reg                                      | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | sync_xing/Queue/ram_param_reg                                       | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | sync_xing/Queue/ram_size_reg                                        | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | sync_xing/Queue/ram_source_reg                                      | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | sync_xing/Queue/ram_address_reg                                     | Implied   | 2 x 28               | RAM32M x 5	   | 
|sysi_2/pbus                                              | sync_xing/Queue/ram_mask_reg                                        | Implied   | 2 x 8                | RAM32M x 2	   | 
|sysi_2/pbus                                              | sync_xing/Queue/ram_data_reg                                        | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/pbus                                              | sync_xing/Queue_1/ram_opcode_reg                                    | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | sync_xing/Queue_1/ram_param_reg                                     | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|sysi_2/pbus                                              | sync_xing/Queue_1/ram_size_reg                                      | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | sync_xing/Queue_1/ram_source_reg                                    | Implied   | 2 x 3                | RAM32M x 1	   | 
|sysi_2/pbus                                              | sync_xing/Queue_1/ram_sink_reg                                      | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|sysi_2/pbus                                              | sync_xing/Queue_1/ram_data_reg                                      | Implied   | 2 x 64               | RAM32M x 11	  | 
|sysi_2/pbus                                              | sync_xing/Queue_1/ram_error_reg                                     | Implied   | 2 x 1                | RAM16X1D x 1	 | 
+---------------------------------------------------------+---------------------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |TLDebugModuleInnerAsync |           1|      5670|
|2     |TLDebugModuleOuterAsync |           1|       445|
|3     |RocketTile              |           1|     22651|
|4     |AXI4toDMI               |           1|       146|
|5     |DebugPynqFPGAChip__GC0  |           1|       470|
|6     |DebugPynqFPGAChip_GT0   |           1|     22937|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance DebugPynqPlatform/sys/tile/dcache/data/data_arrays_0_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DebugPynqPlatform/sys/tile/dcache/data/data_arrays_0_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DebugPynqPlatform/sys/tile/dcache/data/data_arrays_0_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DebugPynqPlatform/sys/tile/dcache/data/data_arrays_0_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DebugPynqPlatform/sys/tile/dcache/data/data_arrays_0_4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DebugPynqPlatform/sys/tile/dcache/data/data_arrays_0_5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DebugPynqPlatform/sys/tile/dcache/data/data_arrays_0_6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DebugPynqPlatform/sys/tile/dcache/data/data_arrays_0_7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DebugPynqPlatform/sys/tile/dcache/tag_array_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DebugPynqPlatform/sys/tile/frontend/icache/tag_arrays_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DebugPynqPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DebugPynqPlatform/sys/tile/frontend/icache/data_arrays_1_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:10 ; elapsed = 00:07:19 . Memory (MB): peak = 2681.316 ; gain = 1004.008 ; free physical = 449 ; free virtual = 2236
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_GP0_WID[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_GP0_WID[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_GP0_WID[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_GP0_WID[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_GP0_WID[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_GP0_WID[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP0_RDISSUECAP1_EN
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP0_WRISSUECAP1_EN
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP0_WID[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP0_WID[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP0_WID[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP0_WID[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP0_WID[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP0_WID[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP2_RDISSUECAP1_EN
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP2_WRISSUECAP1_EN
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP2_WID[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP2_WID[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP2_WID[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP2_WID[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP2_WID[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ps7 has unconnected pin S_AXI_HP2_WID[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:16 ; elapsed = 00:07:25 . Memory (MB): peak = 2681.316 ; gain = 1004.008 ; free physical = 446 ; free virtual = 2235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:16 ; elapsed = 00:07:25 . Memory (MB): peak = 2681.316 ; gain = 1004.008 ; free physical = 446 ; free virtual = 2235
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:19 ; elapsed = 00:07:28 . Memory (MB): peak = 2681.316 ; gain = 1004.008 ; free physical = 443 ; free virtual = 2233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:19 ; elapsed = 00:07:28 . Memory (MB): peak = 2681.316 ; gain = 1004.008 ; free physical = 443 ; free virtual = 2233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:19 ; elapsed = 00:07:28 . Memory (MB): peak = 2681.316 ; gain = 1004.008 ; free physical = 442 ; free virtual = 2234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:19 ; elapsed = 00:07:28 . Memory (MB): peak = 2681.316 ; gain = 1004.008 ; free physical = 442 ; free virtual = 2234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DebugPynqFPGAChip | DebugPynqPlatform/sys/tile/intsink/SynchronizerShiftReg_w1_d3/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |reset_sys            |         1|
|2     |processing_system7_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |processing_system7_0 |     1|
|2     |reset_sys            |     1|
|3     |CARRY4               |   456|
|4     |LUT1                 |    85|
|5     |LUT2                 |  1208|
|6     |LUT3                 |  2196|
|7     |LUT4                 |  3253|
|8     |LUT5                 |  2467|
|9     |LUT6                 |  5806|
|10    |MUXF7                |   244|
|11    |MUXF8                |    40|
|12    |RAM16X1D             |    53|
|13    |RAM32M               |   406|
|14    |RAMB18E1             |     8|
|15    |RAMB18E1_1           |     4|
|16    |SRL16E               |     1|
|17    |FDCE                 |    67|
|18    |FDRE                 |  6771|
|19    |FDSE                 |    51|
+------+---------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------+--------------------------------------------+------+
|      |Instance                                            |Module                                      |Cells |
+------+----------------------------------------------------+--------------------------------------------+------+
|1     |top                                                 |                                            | 23585|
|2     |  DebugPynqPlatform                                 |DebugPynqPlatform                           | 23092|
|3     |    convert                                         |AXI4toDMI                                   |    81|
|4     |    sys                                             |DebugPynqSystem                             | 23011|
|5     |      clint                                         |CLINT                                       |   205|
|6     |      bh                                            |TLBroadcast                                 |  1788|
|7     |        TLBroadcastTracker                          |TLBroadcastTracker                          |   214|
|8     |          o_data                                    |Queue_29_282                                |   156|
|9     |        TLBroadcastTracker_1                        |TLBroadcastTracker_1                        |   269|
|10    |          o_data                                    |Queue_29_281                                |   199|
|11    |        TLBroadcastTracker_2                        |TLBroadcastTracker_2                        |   129|
|12    |          o_data                                    |Queue_29_280                                |    55|
|13    |        TLBroadcastTracker_3                        |TLBroadcastTracker_3                        |   122|
|14    |          o_data                                    |Queue_29_279                                |    44|
|15    |        TLBroadcastTracker_4                        |TLBroadcastTracker_272                      |   222|
|16    |          o_data                                    |Queue_29_278                                |   156|
|17    |        TLBroadcastTracker_5                        |TLBroadcastTracker_1_273                    |   273|
|18    |          o_data                                    |Queue_29_277                                |   201|
|19    |        TLBroadcastTracker_6                        |TLBroadcastTracker_2_274                    |   127|
|20    |          o_data                                    |Queue_29_276                                |    46|
|21    |        TLBroadcastTracker_7                        |TLBroadcastTracker_3_275                    |   126|
|22    |          o_data                                    |Queue_29                                    |    52|
|23    |      debug_1                                       |TLDebugModule                               |  2438|
|24    |        dmInner                                     |TLDebugModuleInnerAsync                     |  2203|
|25    |          AsyncQueueSink                            |AsyncQueueSink_2                            |    25|
|26    |            deq_bits_reg                            |SynchronizerShiftReg_w12_d1                 |    13|
|27    |            ridx_bin                                |AsyncResetRegVec_w1_i0_261                  |     2|
|28    |              reg_0                                 |AsyncResetReg_271                           |     2|
|29    |            valid_reg                               |AsyncResetRegVec_w1_i0_262                  |     5|
|30    |              reg_0                                 |AsyncResetReg_270                           |     5|
|31    |            widx_gray                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_263 |     5|
|32    |              sync_0                                |AsyncResetRegVec_w1_i0_264                  |     1|
|33    |                reg_0                               |AsyncResetReg_269                           |     1|
|34    |              sync_1                                |AsyncResetRegVec_w1_i0_265                  |     2|
|35    |                reg_0                               |AsyncResetReg_268                           |     2|
|36    |              sync_2                                |AsyncResetRegVec_w1_i0_266                  |     2|
|37    |                reg_0                               |AsyncResetReg_267                           |     2|
|38    |          dmInner                                   |TLDebugModuleInner                          |  1641|
|39    |            sb2tlOpt                                |SBToTL                                      |   214|
|40    |              d                                     |Queue_170                                   |    72|
|41    |          dmactiveSync                              |ResetCatchAndSync_d3                        |     5|
|42    |            AsyncResetSynchronizerShiftReg_w1_d3_i0 |AsyncResetSynchronizerShiftReg_w1_d3_i0_254 |     5|
|43    |              sync_0                                |AsyncResetRegVec_w1_i0_255                  |     3|
|44    |                reg_0                               |AsyncResetReg_260                           |     3|
|45    |              sync_1                                |AsyncResetRegVec_w1_i0_256                  |     1|
|46    |                reg_0                               |AsyncResetReg_259                           |     1|
|47    |              sync_2                                |AsyncResetRegVec_w1_i0_257                  |     1|
|48    |                reg_0                               |AsyncResetReg_258                           |     1|
|49    |          dmiXing                                   |TLAsyncCrossingSink                         |   376|
|50    |            AsyncQueueSink                          |AsyncQueueSink_1                            |   325|
|51    |              AsyncValidSync                        |AsyncValidSync_233                          |     8|
|52    |                source_valid                        |AsyncResetSynchronizerShiftReg_w1_d4_i0_245 |     8|
|53    |                  sync_0                            |AsyncResetRegVec_w1_i0_246                  |     2|
|54    |                    reg_0                           |AsyncResetReg_253                           |     2|
|55    |                  sync_1                            |AsyncResetRegVec_w1_i0_247                  |     2|
|56    |                    reg_0                           |AsyncResetReg_252                           |     2|
|57    |                  sync_2                            |AsyncResetRegVec_w1_i0_248                  |     2|
|58    |                    reg_0                           |AsyncResetReg_251                           |     2|
|59    |                  sync_3                            |AsyncResetRegVec_w1_i0_249                  |     2|
|60    |                    reg_0                           |AsyncResetReg_250                           |     2|
|61    |              deq_bits_reg                          |SynchronizerShiftReg_w54_d1                 |   308|
|62    |              ridx_bin                              |AsyncResetRegVec_w1_i0_234                  |     2|
|63    |                reg_0                               |AsyncResetReg_244                           |     2|
|64    |              valid_reg                             |AsyncResetRegVec_w1_i0_235                  |     2|
|65    |                reg_0                               |AsyncResetReg_243                           |     2|
|66    |              widx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_236 |     5|
|67    |                sync_0                              |AsyncResetRegVec_w1_i0_237                  |     1|
|68    |                  reg_0                             |AsyncResetReg_242                           |     1|
|69    |                sync_1                              |AsyncResetRegVec_w1_i0_238                  |     2|
|70    |                  reg_0                             |AsyncResetReg_241                           |     2|
|71    |                sync_2                              |AsyncResetRegVec_w1_i0_239                  |     2|
|72    |                  reg_0                             |AsyncResetReg_240                           |     2|
|73    |            AsyncQueueSource                        |AsyncQueueSource_2                          |    51|
|74    |              AsyncValidSync_1                      |AsyncValidSync_1_210                        |     2|
|75    |                sink_extend                         |AsyncResetSynchronizerShiftReg_w1_d1_i0_230 |     2|
|76    |                  sync_0                            |AsyncResetRegVec_w1_i0_231                  |     2|
|77    |                    reg_0                           |AsyncResetReg_232                           |     2|
|78    |              AsyncValidSync_2                      |AsyncValidSync_2_211                        |     5|
|79    |                sink_valid                          |AsyncResetSynchronizerShiftReg_w1_d3_i0_223 |     5|
|80    |                  sync_0                            |AsyncResetRegVec_w1_i0_224                  |     1|
|81    |                    reg_0                           |AsyncResetReg_229                           |     1|
|82    |                  sync_1                            |AsyncResetRegVec_w1_i0_225                  |     2|
|83    |                    reg_0                           |AsyncResetReg_228                           |     2|
|84    |                  sync_2                            |AsyncResetRegVec_w1_i0_226                  |     2|
|85    |                    reg_0                           |AsyncResetReg_227                           |     2|
|86    |              ready_reg                             |AsyncResetRegVec_w1_i0_212                  |     5|
|87    |                reg_0                               |AsyncResetReg_222                           |     5|
|88    |              ridx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_213 |     5|
|89    |                sync_0                              |AsyncResetRegVec_w1_i0_216                  |     1|
|90    |                  reg_0                             |AsyncResetReg_221                           |     1|
|91    |                sync_1                              |AsyncResetRegVec_w1_i0_217                  |     2|
|92    |                  reg_0                             |AsyncResetReg_220                           |     2|
|93    |                sync_2                              |AsyncResetRegVec_w1_i0_218                  |     2|
|94    |                  reg_0                             |AsyncResetReg_219                           |     2|
|95    |              widx_bin                              |AsyncResetRegVec_w1_i0_214                  |     2|
|96    |                reg_0                               |AsyncResetReg_215                           |     2|
|97    |        dmOuter                                     |TLDebugModuleOuterAsync                     |   235|
|98    |          AsyncQueueSource                          |AsyncQueueSource_1                          |    20|
|99    |            ready_reg                               |AsyncResetRegVec_w1_i0_199                  |     1|
|100   |              reg_0                                 |AsyncResetReg_209                           |     1|
|101   |            ridx_gray                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_200 |     5|
|102   |              sync_0                                |AsyncResetRegVec_w1_i0_203                  |     1|
|103   |                reg_0                               |AsyncResetReg_208                           |     1|
|104   |              sync_1                                |AsyncResetRegVec_w1_i0_204                  |     2|
|105   |                reg_0                               |AsyncResetReg_207                           |     2|
|106   |              sync_2                                |AsyncResetRegVec_w1_i0_205                  |     2|
|107   |                reg_0                               |AsyncResetReg_206                           |     2|
|108   |            widx_bin                                |AsyncResetRegVec_w1_i0_201                  |     2|
|109   |              reg_0                                 |AsyncResetReg_202                           |     2|
|110   |          asource                                   |TLAsyncCrossingSource                       |   109|
|111   |            AsyncQueueSink                          |AsyncQueueSink                              |    49|
|112   |              AsyncValidSync_1                      |AsyncValidSync_1                            |     2|
|113   |                sink_extend                         |AsyncResetSynchronizerShiftReg_w1_d1_i0     |     2|
|114   |                  sync_0                            |AsyncResetRegVec_w1_i0_197                  |     2|
|115   |                    reg_0                           |AsyncResetReg_198                           |     2|
|116   |              AsyncValidSync_2                      |AsyncValidSync_2                            |     6|
|117   |                sink_valid                          |AsyncResetSynchronizerShiftReg_w1_d3_i0_190 |     6|
|118   |                  sync_0                            |AsyncResetRegVec_w1_i0_191                  |     2|
|119   |                    reg_0                           |AsyncResetReg_196                           |     2|
|120   |                  sync_1                            |AsyncResetRegVec_w1_i0_192                  |     2|
|121   |                    reg_0                           |AsyncResetReg_195                           |     2|
|122   |                  sync_2                            |AsyncResetRegVec_w1_i0_193                  |     2|
|123   |                    reg_0                           |AsyncResetReg_194                           |     2|
|124   |              deq_bits_reg                          |SynchronizerShiftReg_w42_d1                 |    32|
|125   |              ridx_bin                              |AsyncResetRegVec_w1_i0_179                  |     2|
|126   |                reg_0                               |AsyncResetReg_189                           |     2|
|127   |              valid_reg                             |AsyncResetRegVec_w1_i0_180                  |     2|
|128   |                reg_0                               |AsyncResetReg_188                           |     2|
|129   |              widx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_181 |     5|
|130   |                sync_0                              |AsyncResetRegVec_w1_i0_182                  |     1|
|131   |                  reg_0                             |AsyncResetReg_187                           |     1|
|132   |                sync_1                              |AsyncResetRegVec_w1_i0_183                  |     2|
|133   |                  reg_0                             |AsyncResetReg_186                           |     2|
|134   |                sync_2                              |AsyncResetRegVec_w1_i0_184                  |     2|
|135   |                  reg_0                             |AsyncResetReg_185                           |     2|
|136   |            AsyncQueueSource                        |AsyncQueueSource                            |    60|
|137   |              AsyncValidSync                        |AsyncValidSync                              |     8|
|138   |                source_valid                        |AsyncResetSynchronizerShiftReg_w1_d4_i0     |     8|
|139   |                  sync_0                            |AsyncResetRegVec_w1_i0_171                  |     2|
|140   |                    reg_0                           |AsyncResetReg_178                           |     2|
|141   |                  sync_1                            |AsyncResetRegVec_w1_i0_172                  |     2|
|142   |                    reg_0                           |AsyncResetReg_177                           |     2|
|143   |                  sync_2                            |AsyncResetRegVec_w1_i0_173                  |     2|
|144   |                    reg_0                           |AsyncResetReg_176                           |     2|
|145   |                  sync_3                            |AsyncResetRegVec_w1_i0_174                  |     2|
|146   |                    reg_0                           |AsyncResetReg_175                           |     2|
|147   |              ready_reg                             |AsyncResetRegVec_w1_i0_161                  |     2|
|148   |                reg_0                               |AsyncResetReg_170                           |     2|
|149   |              ridx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0     |     5|
|150   |                sync_0                              |AsyncResetRegVec_w1_i0_164                  |     1|
|151   |                  reg_0                             |AsyncResetReg_169                           |     1|
|152   |                sync_1                              |AsyncResetRegVec_w1_i0_165                  |     2|
|153   |                  reg_0                             |AsyncResetReg_168                           |     2|
|154   |                sync_2                              |AsyncResetRegVec_w1_i0_166                  |     2|
|155   |                  reg_0                             |AsyncResetReg_167                           |     2|
|156   |              widx_bin                              |AsyncResetRegVec_w1_i0_162                  |     3|
|157   |                reg_0                               |AsyncResetReg_163                           |     3|
|158   |          dmOuter                                   |TLDebugModuleOuter                          |    19|
|159   |            DMCONTROL                               |AsyncResetRegVec_w32_i0                     |    17|
|160   |              reg_0                                 |AsyncResetReg_146                           |     2|
|161   |              reg_1                                 |AsyncResetReg_147                           |     2|
|162   |              reg_16                                |AsyncResetReg_148                           |     1|
|163   |              reg_17                                |AsyncResetReg_149                           |     1|
|164   |              reg_18                                |AsyncResetReg_150                           |     1|
|165   |              reg_19                                |AsyncResetReg_151                           |     1|
|166   |              reg_20                                |AsyncResetReg_152                           |     1|
|167   |              reg_21                                |AsyncResetReg_153                           |     1|
|168   |              reg_22                                |AsyncResetReg_154                           |     1|
|169   |              reg_23                                |AsyncResetReg_155                           |     1|
|170   |              reg_24                                |AsyncResetReg_156                           |     1|
|171   |              reg_25                                |AsyncResetReg_157                           |     1|
|172   |              reg_28                                |AsyncResetReg_158                           |     1|
|173   |              reg_30                                |AsyncResetReg_159                           |     1|
|174   |              reg_31                                |AsyncResetReg_160                           |     1|
|175   |            debugInterrupts                         |AsyncResetRegVec_w1_i0                      |     2|
|176   |              reg_0                                 |AsyncResetReg_145                           |     2|
|177   |          dmiXbar                                   |TLXbar_5                                    |     9|
|178   |      error                                         |TLError                                     |    78|
|179   |        a                                           |Queue_176                                   |    50|
|180   |      fbus                                          |FrontBus                                    |   395|
|181   |        coupler_from_port_named_debug_sb            |SimpleLazyModule_14                         |   291|
|182   |          widget                                    |TLWidthWidget_2                             |   291|
|183   |            Repeater                                |Repeater_5                                  |   137|
|184   |        sync_xing                                   |TLBuffer_12                                 |   104|
|185   |          Queue                                     |Queue_27                                    |    70|
|186   |          Queue_1                                   |Queue_28                                    |    34|
|187   |      int_sync_xing_sourcelzy                       |IntSyncCrossingSource_2                     |     4|
|188   |        AsyncResetRegVec_w2_i0                      |AsyncResetRegVec_w2_i0                      |     4|
|189   |          reg_0                                     |AsyncResetReg                               |     2|
|190   |          reg_1                                     |AsyncResetReg_144                           |     2|
|191   |      mbus                                          |MemoryBus                                   |  1308|
|192   |        coupler_to_memory_controller_named_axi4     |SimpleLazyModule_16                         |  1240|
|193   |          axi4yank                                  |AXI4UserYanker_1_77                         |   804|
|194   |            Queue                                   |Queue_37_80                                 |    10|
|195   |            Queue_1                                 |Queue_37_81                                 |    10|
|196   |            Queue_10                                |Queue_37_82                                 |    34|
|197   |            Queue_11                                |Queue_37_83                                 |    10|
|198   |            Queue_12                                |Queue_37_84                                 |     9|
|199   |            Queue_13                                |Queue_37_85                                 |     9|
|200   |            Queue_14                                |Queue_37_86                                 |    18|
|201   |            Queue_15                                |Queue_37_87                                 |     9|
|202   |            Queue_16                                |Queue_37_88                                 |     9|
|203   |            Queue_17                                |Queue_37_89                                 |     9|
|204   |            Queue_18                                |Queue_37_90                                 |    21|
|205   |            Queue_19                                |Queue_37_91                                 |     9|
|206   |            Queue_2                                 |Queue_37_92                                 |    20|
|207   |            Queue_20                                |Queue_37_93                                 |     9|
|208   |            Queue_21                                |Queue_37_94                                 |     9|
|209   |            Queue_22                                |Queue_37_95                                 |    18|
|210   |            Queue_23                                |Queue_37_96                                 |     9|
|211   |            Queue_24                                |Queue_37_97                                 |     9|
|212   |            Queue_25                                |Queue_37_98                                 |     9|
|213   |            Queue_26                                |Queue_37_99                                 |    30|
|214   |            Queue_27                                |Queue_37_100                                |    10|
|215   |            Queue_28                                |Queue_37_101                                |     9|
|216   |            Queue_29                                |Queue_37_102                                |     9|
|217   |            Queue_3                                 |Queue_37_103                                |    10|
|218   |            Queue_30                                |Queue_37_104                                |    18|
|219   |            Queue_31                                |Queue_37_105                                |     9|
|220   |            Queue_32                                |Queue_37_106                                |    10|
|221   |            Queue_33                                |Queue_37_107                                |    10|
|222   |            Queue_34                                |Queue_37_108                                |    21|
|223   |            Queue_35                                |Queue_37_109                                |    10|
|224   |            Queue_36                                |Queue_37_110                                |     9|
|225   |            Queue_37                                |Queue_37_111                                |     9|
|226   |            Queue_38                                |Queue_37_112                                |    18|
|227   |            Queue_39                                |Queue_37_113                                |     9|
|228   |            Queue_4                                 |Queue_37_114                                |     9|
|229   |            Queue_40                                |Queue_37_115                                |     9|
|230   |            Queue_41                                |Queue_37_116                                |     9|
|231   |            Queue_42                                |Queue_37_117                                |    34|
|232   |            Queue_43                                |Queue_37_118                                |    10|
|233   |            Queue_44                                |Queue_37_119                                |     9|
|234   |            Queue_45                                |Queue_37_120                                |     9|
|235   |            Queue_46                                |Queue_37_121                                |    20|
|236   |            Queue_47                                |Queue_37_122                                |     9|
|237   |            Queue_48                                |Queue_37_123                                |     9|
|238   |            Queue_49                                |Queue_37_124                                |     9|
|239   |            Queue_5                                 |Queue_37_125                                |     9|
|240   |            Queue_50                                |Queue_37_126                                |    19|
|241   |            Queue_51                                |Queue_37_127                                |     9|
|242   |            Queue_52                                |Queue_37_128                                |     9|
|243   |            Queue_53                                |Queue_37_129                                |     9|
|244   |            Queue_54                                |Queue_37_130                                |    18|
|245   |            Queue_55                                |Queue_37_131                                |     9|
|246   |            Queue_56                                |Queue_37_132                                |     9|
|247   |            Queue_57                                |Queue_37_133                                |     9|
|248   |            Queue_58                                |Queue_37_134                                |    37|
|249   |            Queue_59                                |Queue_37_135                                |    10|
|250   |            Queue_6                                 |Queue_37_136                                |    18|
|251   |            Queue_60                                |Queue_37_137                                |     9|
|252   |            Queue_61                                |Queue_37_138                                |     9|
|253   |            Queue_62                                |Queue_37_139                                |    18|
|254   |            Queue_63                                |Queue_37_140                                |     9|
|255   |            Queue_7                                 |Queue_37_141                                |     9|
|256   |            Queue_8                                 |Queue_37_142                                |     9|
|257   |            Queue_9                                 |Queue_37_143                                |     9|
|258   |          tl2axi4                                   |TLToAXI4_1                                  |   436|
|259   |            Queue                                   |Queue_101_78                                |   171|
|260   |            Queue_1                                 |Queue_102_79                                |   175|
|261   |      mbus_1                                        |MemoryBus_1                                 |  1295|
|262   |        coupler_to_memory_controller_named_axi4     |SimpleLazyModule_18                         |  1227|
|263   |          axi4yank                                  |AXI4UserYanker_1                            |   796|
|264   |            Queue                                   |Queue_37                                    |    10|
|265   |            Queue_1                                 |Queue_37_14                                 |    10|
|266   |            Queue_10                                |Queue_37_15                                 |    35|
|267   |            Queue_11                                |Queue_37_16                                 |     9|
|268   |            Queue_12                                |Queue_37_17                                 |     9|
|269   |            Queue_13                                |Queue_37_18                                 |     9|
|270   |            Queue_14                                |Queue_37_19                                 |    18|
|271   |            Queue_15                                |Queue_37_20                                 |     9|
|272   |            Queue_16                                |Queue_37_21                                 |     9|
|273   |            Queue_17                                |Queue_37_22                                 |     9|
|274   |            Queue_18                                |Queue_37_23                                 |    21|
|275   |            Queue_19                                |Queue_37_24                                 |     9|
|276   |            Queue_2                                 |Queue_37_25                                 |    20|
|277   |            Queue_20                                |Queue_37_26                                 |     9|
|278   |            Queue_21                                |Queue_37_27                                 |     9|
|279   |            Queue_22                                |Queue_37_28                                 |    18|
|280   |            Queue_23                                |Queue_37_29                                 |     9|
|281   |            Queue_24                                |Queue_37_30                                 |     9|
|282   |            Queue_25                                |Queue_37_31                                 |     9|
|283   |            Queue_26                                |Queue_37_32                                 |    30|
|284   |            Queue_27                                |Queue_37_33                                 |     9|
|285   |            Queue_28                                |Queue_37_34                                 |     9|
|286   |            Queue_29                                |Queue_37_35                                 |     9|
|287   |            Queue_3                                 |Queue_37_36                                 |    10|
|288   |            Queue_30                                |Queue_37_37                                 |    18|
|289   |            Queue_31                                |Queue_37_38                                 |     9|
|290   |            Queue_32                                |Queue_37_39                                 |    10|
|291   |            Queue_33                                |Queue_37_40                                 |    10|
|292   |            Queue_34                                |Queue_37_41                                 |    21|
|293   |            Queue_35                                |Queue_37_42                                 |    10|
|294   |            Queue_36                                |Queue_37_43                                 |     9|
|295   |            Queue_37                                |Queue_37_44                                 |     9|
|296   |            Queue_38                                |Queue_37_45                                 |    18|
|297   |            Queue_39                                |Queue_37_46                                 |     9|
|298   |            Queue_4                                 |Queue_37_47                                 |     9|
|299   |            Queue_40                                |Queue_37_48                                 |     9|
|300   |            Queue_41                                |Queue_37_49                                 |     9|
|301   |            Queue_42                                |Queue_37_50                                 |    34|
|302   |            Queue_43                                |Queue_37_51                                 |     9|
|303   |            Queue_44                                |Queue_37_52                                 |     9|
|304   |            Queue_45                                |Queue_37_53                                 |     9|
|305   |            Queue_46                                |Queue_37_54                                 |    20|
|306   |            Queue_47                                |Queue_37_55                                 |     9|
|307   |            Queue_48                                |Queue_37_56                                 |     9|
|308   |            Queue_49                                |Queue_37_57                                 |     9|
|309   |            Queue_5                                 |Queue_37_58                                 |     9|
|310   |            Queue_50                                |Queue_37_59                                 |    19|
|311   |            Queue_51                                |Queue_37_60                                 |     9|
|312   |            Queue_52                                |Queue_37_61                                 |     9|
|313   |            Queue_53                                |Queue_37_62                                 |     9|
|314   |            Queue_54                                |Queue_37_63                                 |    18|
|315   |            Queue_55                                |Queue_37_64                                 |     9|
|316   |            Queue_56                                |Queue_37_65                                 |     9|
|317   |            Queue_57                                |Queue_37_66                                 |     9|
|318   |            Queue_58                                |Queue_37_67                                 |    32|
|319   |            Queue_59                                |Queue_37_68                                 |     9|
|320   |            Queue_6                                 |Queue_37_69                                 |    18|
|321   |            Queue_60                                |Queue_37_70                                 |     9|
|322   |            Queue_61                                |Queue_37_71                                 |     9|
|323   |            Queue_62                                |Queue_37_72                                 |    18|
|324   |            Queue_63                                |Queue_37_73                                 |     9|
|325   |            Queue_7                                 |Queue_37_74                                 |     9|
|326   |            Queue_8                                 |Queue_37_75                                 |     9|
|327   |            Queue_9                                 |Queue_37_76                                 |     9|
|328   |          tl2axi4                                   |TLToAXI4_2                                  |   431|
|329   |            Queue                                   |Queue_101                                   |   171|
|330   |            Queue_1                                 |Queue_102                                   |   175|
|331   |      pbus                                          |PeripheryBus                                |  2617|
|332   |        coupler_from_sbus                           |SimpleLazyModule_7                          |   774|
|333   |          atomics                                   |TLAtomicAutomata                            |   621|
|334   |          buffer                                    |TLBuffer_4                                  |   153|
|335   |            Queue                                   |Queue_23_12                                 |    52|
|336   |            Queue_1                                 |Queue_24_13                                 |   101|
|337   |        coupler_to_slave_named_bootrom              |SimpleLazyModule_12                         |   600|
|338   |          fragmenter                                |TLFragmenter_3                              |   600|
|339   |            Repeater                                |Repeater_4                                  |   587|
|340   |        coupler_to_slave_named_clint                |SimpleLazyModule_9                          |   150|
|341   |          fragmenter                                |TLFragmenter_1                              |   150|
|342   |            Repeater                                |Repeater_2                                  |   137|
|343   |        coupler_to_slave_named_debug                |SimpleLazyModule_10                         |   803|
|344   |          fragmenter                                |TLFragmenter_2                              |   803|
|345   |            Repeater                                |Repeater_3                                  |   790|
|346   |        coupler_to_slave_named_plic                 |SimpleLazyModule_8                          |    88|
|347   |          fragmenter                                |TLFragmenter                                |    88|
|348   |            Repeater                                |Repeater_1                                  |    72|
|349   |        periphery_bus_xbar                          |TLXbar_1                                    |   122|
|350   |        sync_xing                                   |TLBuffer_5                                  |    80|
|351   |          Queue                                     |Queue_23                                    |    43|
|352   |          Queue_1                                   |Queue_24                                    |    37|
|353   |      plic                                          |TLPLIC                                      |    80|
|354   |        Queue                                       |Queue_169                                   |    76|
|355   |      sbus                                          |SystemBus                                   |  2323|
|356   |        coupler_to_port_named_mmio_port_axi4        |SimpleLazyModule_5                          |   979|
|357   |          axi4buf                                   |AXI4Buffer                                  |    99|
|358   |            Queue                                   |Queue                                       |    20|
|359   |            Queue_1                                 |Queue_1                                     |    13|
|360   |            Queue_2                                 |Queue_2                                     |    14|
|361   |            Queue_3                                 |Queue_11                                    |    18|
|362   |            Queue_4                                 |Queue_4                                     |    34|
|363   |          axi4deint                                 |AXI4Deinterleaver                           |   267|
|364   |            Queue                                   |Queue_13                                    |    36|
|365   |            Queue_1                                 |Queue_13_8                                  |    35|
|366   |            Queue_2                                 |Queue_13_9                                  |    37|
|367   |            Queue_3                                 |Queue_13_10                                 |   132|
|368   |          axi4yank                                  |AXI4UserYanker                              |    84|
|369   |            Queue                                   |Queue_5                                     |     8|
|370   |            Queue_1                                 |Queue_5_1                                   |     8|
|371   |            Queue_2                                 |Queue_5_2                                   |     8|
|372   |            Queue_3                                 |Queue_5_3                                   |    18|
|373   |            Queue_4                                 |Queue_5_4                                   |     8|
|374   |            Queue_5                                 |Queue_5_5                                   |     8|
|375   |            Queue_6                                 |Queue_5_6                                   |    11|
|376   |            Queue_7                                 |Queue_5_7                                   |    15|
|377   |          buffer                                    |TLBuffer_2                                  |    77|
|378   |            Queue                                   |Queue_19                                    |    35|
|379   |            Queue_1                                 |Queue_20_0                                  |    42|
|380   |          tl2axi4                                   |TLToAXI4                                    |   209|
|381   |            Queue                                   |Queue_17                                    |    82|
|382   |            Queue_1                                 |Queue_18                                    |   108|
|383   |          widget                                    |TLWidthWidget_1                             |   243|
|384   |            Repeater                                |Repeater                                    |   177|
|385   |        coupler_to_slave_named_Error                |SimpleLazyModule_6                          |    82|
|386   |          buffer                                    |TLBuffer_3                                  |    82|
|387   |            Queue                                   |Queue_21                                    |    15|
|388   |            Queue_1                                 |Queue_20                                    |    67|
|389   |        system_bus_xbar                             |TLXbar                                      |  1262|
|390   |      tile                                          |RocketTile                                  | 10439|
|391   |        core                                        |Rocket                                      |  5815|
|392   |          csr                                       |CSRFile                                     |  2712|
|393   |          div                                       |MulDiv                                      |  1388|
|394   |          ibuf                                      |IBuf                                        |   119|
|395   |        dcache                                      |DCache                                      |  1836|
|396   |          data                                      |DCacheDataArray                             |   234|
|397   |          tlb                                       |TLB                                         |    60|
|398   |            pmp                                     |PMPChecker                                  |    60|
|399   |        frontend                                    |Frontend                                    |  1942|
|400   |          fq                                        |ShiftQueue                                  |  1201|
|401   |          icache                                    |ICache                                      |   343|
|402   |          tlb                                       |TLB_1                                       |   128|
|403   |            pmp                                     |PMPChecker_1                                |   128|
|404   |        intsink                                     |IntSyncCrossingSink                         |     2|
|405   |          SynchronizerShiftReg_w1_d3                |SynchronizerShiftReg_w1_d3                  |     2|
|406   |        sync_xing                                   |TLBuffer_18                                 |   275|
|407   |          Queue                                     |Queue_171                                   |    82|
|408   |          Queue_1                                   |Queue_172                                   |    74|
|409   |          Queue_2                                   |Queue_173                                   |    16|
|410   |          Queue_3                                   |Queue_174                                   |    91|
|411   |          Queue_4                                   |Queue_175                                   |    12|
|412   |        tlMasterXbar                                |TLXbar_6                                    |    57|
+------+----------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:19 ; elapsed = 00:07:28 . Memory (MB): peak = 2681.316 ; gain = 1004.008 ; free physical = 442 ; free virtual = 2234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 22 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:11 ; elapsed = 00:07:22 . Memory (MB): peak = 2685.227 ; gain = 816.316 ; free physical = 2883 ; free virtual = 4857
Synthesis Optimization Complete : Time (s): cpu = 00:06:22 ; elapsed = 00:07:33 . Memory (MB): peak = 2685.227 ; gain = 1007.918 ; free physical = 2881 ; free virtual = 4857
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2685.227 ; gain = 0.000 ; free physical = 2864 ; free virtual = 4846
INFO: [Netlist 29-17] Analyzing 1211 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.227 ; gain = 0.000 ; free physical = 2801 ; free virtual = 4800
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 459 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 53 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 406 instances

INFO: [Common 17-83] Releasing license: Synthesis
469 Infos, 220 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:31 ; elapsed = 00:07:48 . Memory (MB): peak = 2685.227 ; gain = 1209.273 ; free physical = 2959 ; free virtual = 4958
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.227 ; gain = 0.000 ; free physical = 2959 ; free virtual = 4959
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/risc-v/Documents/freedom/pynq/pynq.runs/synth_1/DebugPynqFPGAChip.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2705.328 ; gain = 20.102 ; free physical = 2949 ; free virtual = 4958
INFO: [runtcl-4] Executing : report_utilization -file DebugPynqFPGAChip_utilization_synth.rpt -pb DebugPynqFPGAChip_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 26 17:13:19 2020...
