Search.setIndex({docnames:["DDR","Endpoint","Register","SPIController","index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["DDR.rst","Endpoint.rst","Register.rst","SPIController.rst","index.rst"],objects:{"interfaces.interfaces":[[0,0,1,"","DDR3"],[2,0,1,"","Register"],[3,0,1,"","SPIController"]],"interfaces.interfaces.DDR3":[[0,1,1,"","adc_single"],[0,1,1,"","clear_adc_debug"],[0,1,1,"","clear_adc_read"],[0,1,1,"","clear_read"],[0,1,1,"","clear_write"],[0,1,1,"","closest_frequency"],[0,1,1,"","fifo_status"],[0,1,1,"","make_flat_voltage"],[0,1,1,"","make_ramp"],[0,1,1,"","make_sine_wave"],[0,1,1,"","make_step"],[0,1,1,"","print_fifo_status"],[0,1,1,"","read_adc"],[0,1,1,"","reset_fifo"],[0,1,1,"","set_adc_debug"],[0,1,1,"","set_adc_read"],[0,1,1,"","set_index"],[0,1,1,"","set_read"],[0,1,1,"","set_write"],[0,1,1,"","write"],[0,1,1,"","write_channels"]],"interfaces.interfaces.Register":[[2,1,1,"","get_chip_registers"]],"interfaces.interfaces.SPIController":[[3,1,1,"","configure_master"],[3,1,1,"","configure_master_bin"],[3,1,1,"","create_chips"],[3,1,1,"","get_master_configuration"],[3,1,1,"","read"],[3,1,1,"","reset_master"],[3,1,1,"","select_slave"],[3,1,1,"","set_divider"],[3,1,1,"","set_fpga_mode"],[3,1,1,"","set_frequency"],[3,1,1,"","set_host_mode"],[3,1,1,"","wb_go"],[3,1,1,"","wb_is_ack"],[3,1,1,"","wb_read"],[3,1,1,"","wb_send_cmd"],[3,1,1,"","wb_set_address"],[3,1,1,"","wb_write"],[3,1,1,"","write"]]},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"]},objtypes:{"0":"py:class","1":"py:method"},terms:{"0":[0,1,3],"1":[0,1,3],"128":0,"144":0,"15":0,"16":0,"1st":0,"2":[0,3],"256":0,"2nd":0,"3":[0,1,3],"30":3,"32":[0,3],"34":3,"3v":1,"47":0,"50":0,"64":3,"8":0,"8192":0,"byte":3,"class":4,"default":2,"float":0,"function":0,"int":[0,1,2,3],"new":3,"return":[0,1,2,3],"static":[1,2],"true":[0,1],At:0,IN:0,If:3,Into:0,No:0,Not:0,That:0,The:[0,3],accord:1,acknowledg:3,activ:3,actual:0,actual_frequ:0,actual_length:0,adc:0,adc_data_count:0,adc_singl:0,address:[0,1,2,3],after:3,all:[0,1],allow:0,amplitud:0,an:[0,1,2,3],anoth:3,ar:3,argument:3,around:0,arrai:0,ass:3,attribut:[1,2,3],automat:3,back:3,base:0,befor:0,between:3,binari:0,bit:[0,1,2,3],bit_index_high:[1,2],bit_index_low:[1,2],bit_width:[1,2],bool:1,both:0,bu:[0,1],buf:0,buffer:0,byearrai:0,bytearrai:0,can:0,captur:0,chang:3,channel:0,char_len:3,check:[0,3],chip:[1,3],chip_nam:1,cl:3,classmethod:3,clear:0,clear_adc_debug:0,clear_adc_read:0,clear_read:0,clear_writ:0,clock:3,closest:0,closest_frequ:0,code:0,collis:1,command:3,commun:3,configur:[0,3],configure_mast:3,configure_master_bin:3,constant:0,continu:0,control:4,convers:0,convert:1,copi:[1,3],core:3,correct:[],correspoind:3,correspond:3,count:0,counter:0,creat:0,create_chip:3,ctrl:3,current:3,dac:0,data:[0,3],ddr3:0,ddr:4,debug:0,debug_print:0,defines_path:1,definit:1,design:0,determin:[0,1],devic:[2,3],dict:[0,1,3],dictionari:[0,1,2,3],digit:0,directli:3,divid:[0,3],driven:3,duti:0,each:[0,1,3],edg:3,either:3,empti:[0,1],emul:0,enabl:0,endpoint:[0,3,4],endpoints_dict:1,endpoints_from_defin:[1,3],ep_defin:1,ep_defines_path:1,error:0,evenli:0,excel:[1,2],excel_path:1,excel_to_defin:1,expect:0,factor2:0,factor:0,fall:3,fals:0,fifo:0,fifo_statu:0,file:1,fill:0,finish:3,first:3,fix:0,fpga:[0,1,3],freq:0,frequenc:[0,3],frequeni:0,from:[0,2,3],full:0,gen_addr:1,gen_address:1,gen_bit:1,gener:0,get_chip_endpoint:1,get_chip_regist:2,get_master_configur:3,given:3,go:0,go_bsi:3,greater:3,group:[0,1],ha:0,here:3,high:0,host:[0,3],i2cdaq:1,i2cdaq_level_shift:1,i2cdaq_qw:1,ie:3,immedi:0,improv:0,in_plac:1,includ:3,incom:0,increment:[1,3],increment_endpoint:1,index:[0,1,2,4],initi:3,inner:1,input:[0,3],instanc:3,instanti:3,integ:3,interact:3,interfac:[0,1,2,3],intern:[2,3],interrupt:3,io:3,kelli:1,latch:3,left:3,length:0,level:1,like:0,line:3,locat:[1,2],longer:0,loop:[],low:0,lsb:[1,2,3],make_flat_voltag:0,make_ramp:0,make_sine_wav:0,make_step:0,markdown:3,master:3,master_config:3,mb:0,memori:4,method:[1,2,3],mhz:3,mig:0,modul:[3,4],msb:[0,1,2],multiplex:0,must:3,name:[1,3],ndarrai:0,need:3,none:[0,1,2,3],note:[],now:[],number:3,number_of_chip:3,numpi:0,object:1,offset:0,opal:1,opalkelli:0,oper:0,origin:3,oscilloscop:0,out:0,outgo:0,output:[0,3],page:[2,4],pair:[1,3],paramet:0,pattern:0,per:3,perform:0,pipe:0,pipein:0,pipeout:0,place:0,pointer:0,possibl:0,print:0,print_fifo_statu:0,protocol:3,provid:0,qw:1,ramp:0,read:[0,3],read_adc:0,read_en:0,read_fg_en:0,readi:3,receiv:3,reformat:3,regist:[3,4],reset:[0,3],reset_fifo:0,reset_mast:3,respect:1,run:3,rx_neg:3,s:[0,1,3],sample_s:0,scl:3,sclk:3,sda:3,search:4,select:3,select_slav:3,send:3,sent:3,sequenc:0,set:[0,3],set_adc_debug:0,set_adc_read:0,set_ddr_read:0,set_divid:3,set_fpga_mod:3,set_frequ:3,set_host_mod:3,set_index:0,set_read:0,set_writ:0,sever:3,sheet:[1,2],shift:1,should:[0,3],side:0,signal:[0,3],sine:0,slave:3,slave_address:3,so:0,sourc:[0,1,2,3],specif:1,speed:0,spi:[0,4],spicontrol:3,spreadsheet:[1,2],squar:0,start:[0,1],startup:0,statu:0,step:0,stop:0,store:[1,3],str:1,stream:0,stripe:0,support:0,t0:0,t1:0,take:0,target:3,text:1,than:3,thi:[0,3],through:3,time:0,todo:[],tos:3,transfer:3,transmiss:3,transmit:3,trigger:0,tx_neg:3,unit16:0,unsuccess:0,up:[0,3],updat:3,update_endpoints_from_defin:1,us:[0,1,3],v:1,valu:[0,1,2,3],veri:[],verilog:[1,3],version:0,via:0,voltag:0,w0:0,w127:0,w128:0,w15:0,w224:0,w255:0,w31:0,w32:0,w63:0,wai:3,wave:0,waveform:0,wb_clk_freq:3,wb_go:3,wb_is_ack:3,wb_read:3,wb_send_cmd:3,wb_set_address:3,wb_write:3,wbsignal_convert:3,we:3,when:[0,1,3],whether:1,which:[],wide:0,width:[1,2],wishbon:3,workbook_path:2,wrap:0,write:[0,3],write_channel:0,write_en:0,written:[0,1],zero:3},titles:["DDR Memory Class","Endpoint Class","Register Class","SPI Controller Class","Welcome to covgDAQ\u2019s documentation!"],titleterms:{"class":[0,1,2,3],content:4,control:3,covgdaq:4,ddr:0,document:4,endpoint:1,indic:4,memori:0,regist:2,s:4,spi:3,tabl:4,welcom:4}})