/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Fri Oct  7 09:58:44 2016
 *                 Full Compile MD5 Checksum  5cb26230737d0bcd479d552dccc3ad90
 *                     (minus title and desc)
 *                 MD5 Checksum               1900306b860a4790a41d2145717e7f67
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_V3D_TFU_H__
#define BCHP_V3D_TFU_H__

/***************************************************************************
 *V3D_TFU - V3D Texture Formatting Unit Register
 ***************************************************************************/
#define BCHP_V3D_TFU_TFUCS                       0x00bee400 /* [RW][32] TFU Control and Status */
#define BCHP_V3D_TFU_TFUSU                       0x00bee404 /* [RW][32] TFU Setup */
#define BCHP_V3D_TFU_TFUICFG                     0x00bee408 /* [RW][32] TFU Image Configuration */
#define BCHP_V3D_TFU_TFUIIA                      0x00bee40c /* [RW][32] TFU Input Image Address */
#define BCHP_V3D_TFU_TFUICA                      0x00bee410 /* [RW][32] TFU Chroma Input Image Address */
#define BCHP_V3D_TFU_TFUIIS                      0x00bee414 /* [RW][32] TFU Input Image Stride */
#define BCHP_V3D_TFU_TFUIOA                      0x00bee418 /* [RW][32] TFU Output Image Address */
#define BCHP_V3D_TFU_TFUIOS                      0x00bee41c /* [RW][32] TFU Image Output Size */
#define BCHP_V3D_TFU_TFUCOEF0                    0x00bee420 /* [RW][32] TFU YUV Coefficient 0 */
#define BCHP_V3D_TFU_TFUCOEF1                    0x00bee424 /* [RW][32] TFU YUV Coefficient 1 */
#define BCHP_V3D_TFU_TFUCOEF2                    0x00bee428 /* [RW][32] TFU YUV Coefficient 2 */
#define BCHP_V3D_TFU_TFUCOEF3                    0x00bee42c /* [RW][32] TFU YUV Coefficient 3 */
#define BCHP_V3D_TFU_TFUCRC                      0x00bee430 /* [RO][32] TFU CRC Result */
#define BCHP_V3D_TFU_TFUINT_STS                  0x00bee434 /* [RO][32] V3D Interrupt Status */
#define BCHP_V3D_TFU_TFUINT_SET                  0x00bee438 /* [WO][32] V3D Interrupt Set */
#define BCHP_V3D_TFU_TFUINT_CLR                  0x00bee43c /* [WO][32] V3D Interrupt Clear */
#define BCHP_V3D_TFU_TFUINT_MSK_STS              0x00bee440 /* [RO][32] V3D Interrupt Mask Status */
#define BCHP_V3D_TFU_TFUINT_MSK_SET              0x00bee444 /* [WO][32] V3D Interrupt Mask Set */
#define BCHP_V3D_TFU_TFUINT_MSK_CLR              0x00bee448 /* [WO][32] V3D Interrupt Mask Clear */
#define BCHP_V3D_TFU_TFUINT_STS_PCI              0x00bee44c /* [RO][32] Duplicate TFU Interrupt Status, reads 0 when BCG_TFUINT in IDENT2 in V3D core is 0 */
#define BCHP_V3D_TFU_TFUINT_SET_PCI              0x00bee450 /* [WO][32] Duplicate TFU Interrupt Set, write has no effect when BCG_TFUINT in IDENT2 in V3D core is 0 */
#define BCHP_V3D_TFU_TFUINT_CLR_PCI              0x00bee454 /* [WO][32] Duplicate TFU Interrupt Clear, write has no effect when BCG_TFUINT in IDENT2 in V3D core is 0 */
#define BCHP_V3D_TFU_TFUINT_MSK_STS_PCI          0x00bee458 /* [RO][32] Duplicate TFU Interrupt Mask Status, reads 0 when BCG_TFUINT in IDENT2 in V3D core is 0 */
#define BCHP_V3D_TFU_TFUINT_MSK_SET_PCI          0x00bee45c /* [WO][32] Duplicate TFU Interrupt Mask Set, write has no effect when BCG_TFUINT in IDENT2 in V3D core is 0 */
#define BCHP_V3D_TFU_TFUINT_MSK_CLR_PCI          0x00bee460 /* [WO][32] Duplicate TFU Interrupt Mask Clear, write has noeffect when BCG_TFUINT in IDENT2 in V3D core is 0 */
#define BCHP_V3D_TFU_TFUSYNC                     0x00bee464 /* [RW][32] TFU Job Sync */

/***************************************************************************
 *TFUCS - TFU Control and Status
 ***************************************************************************/
/* V3D_TFU :: TFUCS :: TFURST [31:31] */
#define BCHP_V3D_TFU_TFUCS_TFURST_MASK                             0x80000000
#define BCHP_V3D_TFU_TFUCS_TFURST_SHIFT                            31
#define BCHP_V3D_TFU_TFUCS_TFURST_DEFAULT                          0x00000000

/* V3D_TFU :: TFUCS :: reserved0 [30:24] */
#define BCHP_V3D_TFU_TFUCS_reserved0_MASK                          0x7f000000
#define BCHP_V3D_TFU_TFUCS_reserved0_SHIFT                         24

/* V3D_TFU :: TFUCS :: CVTCT [23:16] */
#define BCHP_V3D_TFU_TFUCS_CVTCT_MASK                              0x00ff0000
#define BCHP_V3D_TFU_TFUCS_CVTCT_SHIFT                             16
#define BCHP_V3D_TFU_TFUCS_CVTCT_DEFAULT                           0x00000000

/* V3D_TFU :: TFUCS :: reserved1 [15:14] */
#define BCHP_V3D_TFU_TFUCS_reserved1_MASK                          0x0000c000
#define BCHP_V3D_TFU_TFUCS_reserved1_SHIFT                         14

/* V3D_TFU :: TFUCS :: NFREE [13:08] */
#define BCHP_V3D_TFU_TFUCS_NFREE_MASK                              0x00003f00
#define BCHP_V3D_TFU_TFUCS_NFREE_SHIFT                             8
#define BCHP_V3D_TFU_TFUCS_NFREE_DEFAULT                           0x00000020

/* V3D_TFU :: TFUCS :: reserved2 [07:01] */
#define BCHP_V3D_TFU_TFUCS_reserved2_MASK                          0x000000fe
#define BCHP_V3D_TFU_TFUCS_reserved2_SHIFT                         1

/* V3D_TFU :: TFUCS :: BUSY [00:00] */
#define BCHP_V3D_TFU_TFUCS_BUSY_MASK                               0x00000001
#define BCHP_V3D_TFU_TFUCS_BUSY_SHIFT                              0
#define BCHP_V3D_TFU_TFUCS_BUSY_DEFAULT                            0x00000000

/***************************************************************************
 *TFUSU - TFU Setup
 ***************************************************************************/
/* V3D_TFU :: TFUSU :: reserved0 [31:14] */
#define BCHP_V3D_TFU_TFUSU_reserved0_MASK                          0xffffc000
#define BCHP_V3D_TFU_TFUSU_reserved0_SHIFT                         14

/* V3D_TFU :: TFUSU :: FINTTHR [13:08] */
#define BCHP_V3D_TFU_TFUSU_FINTTHR_MASK                            0x00003f00
#define BCHP_V3D_TFU_TFUSU_FINTTHR_SHIFT                           8
#define BCHP_V3D_TFU_TFUSU_FINTTHR_DEFAULT                         0x00000000

/* V3D_TFU :: TFUSU :: reserved1 [07:05] */
#define BCHP_V3D_TFU_TFUSU_reserved1_MASK                          0x000000e0
#define BCHP_V3D_TFU_TFUSU_reserved1_SHIFT                         5

/* V3D_TFU :: TFUSU :: CRCCHAIN [04:04] */
#define BCHP_V3D_TFU_TFUSU_CRCCHAIN_MASK                           0x00000010
#define BCHP_V3D_TFU_TFUSU_CRCCHAIN_SHIFT                          4
#define BCHP_V3D_TFU_TFUSU_CRCCHAIN_DEFAULT                        0x00000000

/* V3D_TFU :: TFUSU :: CRC [03:03] */
#define BCHP_V3D_TFU_TFUSU_CRC_MASK                                0x00000008
#define BCHP_V3D_TFU_TFUSU_CRC_SHIFT                               3
#define BCHP_V3D_TFU_TFUSU_CRC_DEFAULT                             0x00000000

/* V3D_TFU :: TFUSU :: reserved2 [02:02] */
#define BCHP_V3D_TFU_TFUSU_reserved2_MASK                          0x00000004
#define BCHP_V3D_TFU_TFUSU_reserved2_SHIFT                         2

/* V3D_TFU :: TFUSU :: THROTTLE [01:00] */
#define BCHP_V3D_TFU_TFUSU_THROTTLE_MASK                           0x00000003
#define BCHP_V3D_TFU_TFUSU_THROTTLE_SHIFT                          0
#define BCHP_V3D_TFU_TFUSU_THROTTLE_DEFAULT                        0x00000000

/***************************************************************************
 *TFUICFG - TFU Image Configuration
 ***************************************************************************/
/* V3D_TFU :: TFUICFG :: OPAD [31:22] */
#define BCHP_V3D_TFU_TFUICFG_OPAD_MASK                             0xffc00000
#define BCHP_V3D_TFU_TFUICFG_OPAD_SHIFT                            22
#define BCHP_V3D_TFU_TFUICFG_OPAD_DEFAULT                          0x00000000

/* V3D_TFU :: TFUICFG :: IFORMAT [21:18] */
#define BCHP_V3D_TFU_TFUICFG_IFORMAT_MASK                          0x003c0000
#define BCHP_V3D_TFU_TFUICFG_IFORMAT_SHIFT                         18
#define BCHP_V3D_TFU_TFUICFG_IFORMAT_DEFAULT                       0x00000000

/* V3D_TFU :: TFUICFG :: IBIGEND [17:16] */
#define BCHP_V3D_TFU_TFUICFG_IBIGEND_MASK                          0x00030000
#define BCHP_V3D_TFU_TFUICFG_IBIGEND_SHIFT                         16
#define BCHP_V3D_TFU_TFUICFG_IBIGEND_DEFAULT                       0x00000000

/* V3D_TFU :: TFUICFG :: TTYPE [15:09] */
#define BCHP_V3D_TFU_TFUICFG_TTYPE_MASK                            0x0000fe00
#define BCHP_V3D_TFU_TFUICFG_TTYPE_SHIFT                           9
#define BCHP_V3D_TFU_TFUICFG_TTYPE_DEFAULT                         0x00000000

/* V3D_TFU :: TFUICFG :: NUMMM [08:05] */
#define BCHP_V3D_TFU_TFUICFG_NUMMM_MASK                            0x000001e0
#define BCHP_V3D_TFU_TFUICFG_NUMMM_SHIFT                           5
#define BCHP_V3D_TFU_TFUICFG_NUMMM_DEFAULT                         0x00000000

/* V3D_TFU :: TFUICFG :: SRGB [04:04] */
#define BCHP_V3D_TFU_TFUICFG_SRGB_MASK                             0x00000010
#define BCHP_V3D_TFU_TFUICFG_SRGB_SHIFT                            4
#define BCHP_V3D_TFU_TFUICFG_SRGB_DEFAULT                          0x00000000

/* V3D_TFU :: TFUICFG :: FLIPY [03:03] */
#define BCHP_V3D_TFU_TFUICFG_FLIPY_MASK                            0x00000008
#define BCHP_V3D_TFU_TFUICFG_FLIPY_SHIFT                           3
#define BCHP_V3D_TFU_TFUICFG_FLIPY_DEFAULT                         0x00000000

/* V3D_TFU :: TFUICFG :: RGBAORD [02:01] */
#define BCHP_V3D_TFU_TFUICFG_RGBAORD_MASK                          0x00000006
#define BCHP_V3D_TFU_TFUICFG_RGBAORD_SHIFT                         1
#define BCHP_V3D_TFU_TFUICFG_RGBAORD_DEFAULT                       0x00000000

/* V3D_TFU :: TFUICFG :: IOC [00:00] */
#define BCHP_V3D_TFU_TFUICFG_IOC_MASK                              0x00000001
#define BCHP_V3D_TFU_TFUICFG_IOC_SHIFT                             0
#define BCHP_V3D_TFU_TFUICFG_IOC_DEFAULT                           0x00000000

/***************************************************************************
 *TFUIIA - TFU Input Image Address
 ***************************************************************************/
/* V3D_TFU :: TFUIIA :: IADDR0 [31:00] */
#define BCHP_V3D_TFU_TFUIIA_IADDR0_MASK                            0xffffffff
#define BCHP_V3D_TFU_TFUIIA_IADDR0_SHIFT                           0
#define BCHP_V3D_TFU_TFUIIA_IADDR0_DEFAULT                         0x00000000

/***************************************************************************
 *TFUICA - TFU Chroma Input Image Address
 ***************************************************************************/
/* V3D_TFU :: TFUICA :: IADDR1 [31:00] */
#define BCHP_V3D_TFU_TFUICA_IADDR1_MASK                            0xffffffff
#define BCHP_V3D_TFU_TFUICA_IADDR1_SHIFT                           0
#define BCHP_V3D_TFU_TFUICA_IADDR1_DEFAULT                         0x00000000

/***************************************************************************
 *TFUIIS - TFU Input Image Stride
 ***************************************************************************/
/* V3D_TFU :: TFUIIS :: STRIDE1 [31:16] */
#define BCHP_V3D_TFU_TFUIIS_STRIDE1_MASK                           0xffff0000
#define BCHP_V3D_TFU_TFUIIS_STRIDE1_SHIFT                          16
#define BCHP_V3D_TFU_TFUIIS_STRIDE1_DEFAULT                        0x00000000

/* V3D_TFU :: TFUIIS :: STRIDE0 [15:00] */
#define BCHP_V3D_TFU_TFUIIS_STRIDE0_MASK                           0x0000ffff
#define BCHP_V3D_TFU_TFUIIS_STRIDE0_SHIFT                          0
#define BCHP_V3D_TFU_TFUIIS_STRIDE0_DEFAULT                        0x00000000

/***************************************************************************
 *TFUIOA - TFU Output Image Address
 ***************************************************************************/
/* V3D_TFU :: TFUIOA :: OADDR [31:06] */
#define BCHP_V3D_TFU_TFUIOA_OADDR_MASK                             0xffffffc0
#define BCHP_V3D_TFU_TFUIOA_OADDR_SHIFT                            6
#define BCHP_V3D_TFU_TFUIOA_OADDR_DEFAULT                          0x00000000

/* V3D_TFU :: TFUIOA :: OFORMAT [05:03] */
#define BCHP_V3D_TFU_TFUIOA_OFORMAT_MASK                           0x00000038
#define BCHP_V3D_TFU_TFUIOA_OFORMAT_SHIFT                          3
#define BCHP_V3D_TFU_TFUIOA_OFORMAT_DEFAULT                        0x00000000

/* V3D_TFU :: TFUIOA :: OBIGEND [02:01] */
#define BCHP_V3D_TFU_TFUIOA_OBIGEND_MASK                           0x00000006
#define BCHP_V3D_TFU_TFUIOA_OBIGEND_SHIFT                          1
#define BCHP_V3D_TFU_TFUIOA_OBIGEND_DEFAULT                        0x00000000

/* V3D_TFU :: TFUIOA :: DIMTW [00:00] */
#define BCHP_V3D_TFU_TFUIOA_DIMTW_MASK                             0x00000001
#define BCHP_V3D_TFU_TFUIOA_DIMTW_SHIFT                            0
#define BCHP_V3D_TFU_TFUIOA_DIMTW_DEFAULT                          0x00000000

/***************************************************************************
 *TFUIOS - TFU Image Output Size
 ***************************************************************************/
/* V3D_TFU :: TFUIOS :: YSIZE [31:16] */
#define BCHP_V3D_TFU_TFUIOS_YSIZE_MASK                             0xffff0000
#define BCHP_V3D_TFU_TFUIOS_YSIZE_SHIFT                            16
#define BCHP_V3D_TFU_TFUIOS_YSIZE_DEFAULT                          0x00000000

/* V3D_TFU :: TFUIOS :: XSIZE [15:00] */
#define BCHP_V3D_TFU_TFUIOS_XSIZE_MASK                             0x0000ffff
#define BCHP_V3D_TFU_TFUIOS_XSIZE_SHIFT                            0
#define BCHP_V3D_TFU_TFUIOS_XSIZE_DEFAULT                          0x00000000

/***************************************************************************
 *TFUCOEF0 - TFU YUV Coefficient 0
 ***************************************************************************/
/* V3D_TFU :: TFUCOEF0 :: USECOEF [31:31] */
#define BCHP_V3D_TFU_TFUCOEF0_USECOEF_MASK                         0x80000000
#define BCHP_V3D_TFU_TFUCOEF0_USECOEF_SHIFT                        31
#define BCHP_V3D_TFU_TFUCOEF0_USECOEF_DEFAULT                      0x00000000

/* V3D_TFU :: TFUCOEF0 :: reserved0 [30:28] */
#define BCHP_V3D_TFU_TFUCOEF0_reserved0_MASK                       0x70000000
#define BCHP_V3D_TFU_TFUCOEF0_reserved0_SHIFT                      28

/* V3D_TFU :: TFUCOEF0 :: ARC [27:16] */
#define BCHP_V3D_TFU_TFUCOEF0_ARC_MASK                             0x0fff0000
#define BCHP_V3D_TFU_TFUCOEF0_ARC_SHIFT                            16
#define BCHP_V3D_TFU_TFUCOEF0_ARC_DEFAULT                          0x00000000

/* V3D_TFU :: TFUCOEF0 :: reserved1 [15:12] */
#define BCHP_V3D_TFU_TFUCOEF0_reserved1_MASK                       0x0000f000
#define BCHP_V3D_TFU_TFUCOEF0_reserved1_SHIFT                      12

/* V3D_TFU :: TFUCOEF0 :: AY [11:00] */
#define BCHP_V3D_TFU_TFUCOEF0_AY_MASK                              0x00000fff
#define BCHP_V3D_TFU_TFUCOEF0_AY_SHIFT                             0
#define BCHP_V3D_TFU_TFUCOEF0_AY_DEFAULT                           0x00000000

/***************************************************************************
 *TFUCOEF1 - TFU YUV Coefficient 1
 ***************************************************************************/
/* V3D_TFU :: TFUCOEF1 :: reserved0 [31:28] */
#define BCHP_V3D_TFU_TFUCOEF1_reserved0_MASK                       0xf0000000
#define BCHP_V3D_TFU_TFUCOEF1_reserved0_SHIFT                      28

/* V3D_TFU :: TFUCOEF1 :: ABC [27:16] */
#define BCHP_V3D_TFU_TFUCOEF1_ABC_MASK                             0x0fff0000
#define BCHP_V3D_TFU_TFUCOEF1_ABC_SHIFT                            16
#define BCHP_V3D_TFU_TFUCOEF1_ABC_DEFAULT                          0x00000000

/* V3D_TFU :: TFUCOEF1 :: reserved1 [15:12] */
#define BCHP_V3D_TFU_TFUCOEF1_reserved1_MASK                       0x0000f000
#define BCHP_V3D_TFU_TFUCOEF1_reserved1_SHIFT                      12

/* V3D_TFU :: TFUCOEF1 :: AGC [11:00] */
#define BCHP_V3D_TFU_TFUCOEF1_AGC_MASK                             0x00000fff
#define BCHP_V3D_TFU_TFUCOEF1_AGC_SHIFT                            0
#define BCHP_V3D_TFU_TFUCOEF1_AGC_DEFAULT                          0x00000000

/***************************************************************************
 *TFUCOEF2 - TFU YUV Coefficient 2
 ***************************************************************************/
/* V3D_TFU :: TFUCOEF2 :: reserved0 [31:28] */
#define BCHP_V3D_TFU_TFUCOEF2_reserved0_MASK                       0xf0000000
#define BCHP_V3D_TFU_TFUCOEF2_reserved0_SHIFT                      28

/* V3D_TFU :: TFUCOEF2 :: ARR [27:16] */
#define BCHP_V3D_TFU_TFUCOEF2_ARR_MASK                             0x0fff0000
#define BCHP_V3D_TFU_TFUCOEF2_ARR_SHIFT                            16
#define BCHP_V3D_TFU_TFUCOEF2_ARR_DEFAULT                          0x00000000

/* V3D_TFU :: TFUCOEF2 :: reserved1 [15:12] */
#define BCHP_V3D_TFU_TFUCOEF2_reserved1_MASK                       0x0000f000
#define BCHP_V3D_TFU_TFUCOEF2_reserved1_SHIFT                      12

/* V3D_TFU :: TFUCOEF2 :: AGR [11:00] */
#define BCHP_V3D_TFU_TFUCOEF2_AGR_MASK                             0x00000fff
#define BCHP_V3D_TFU_TFUCOEF2_AGR_SHIFT                            0
#define BCHP_V3D_TFU_TFUCOEF2_AGR_DEFAULT                          0x00000000

/***************************************************************************
 *TFUCOEF3 - TFU YUV Coefficient 3
 ***************************************************************************/
/* V3D_TFU :: TFUCOEF3 :: reserved0 [31:28] */
#define BCHP_V3D_TFU_TFUCOEF3_reserved0_MASK                       0xf0000000
#define BCHP_V3D_TFU_TFUCOEF3_reserved0_SHIFT                      28

/* V3D_TFU :: TFUCOEF3 :: AGB [27:16] */
#define BCHP_V3D_TFU_TFUCOEF3_AGB_MASK                             0x0fff0000
#define BCHP_V3D_TFU_TFUCOEF3_AGB_SHIFT                            16
#define BCHP_V3D_TFU_TFUCOEF3_AGB_DEFAULT                          0x00000000

/* V3D_TFU :: TFUCOEF3 :: reserved1 [15:12] */
#define BCHP_V3D_TFU_TFUCOEF3_reserved1_MASK                       0x0000f000
#define BCHP_V3D_TFU_TFUCOEF3_reserved1_SHIFT                      12

/* V3D_TFU :: TFUCOEF3 :: ABB [11:00] */
#define BCHP_V3D_TFU_TFUCOEF3_ABB_MASK                             0x00000fff
#define BCHP_V3D_TFU_TFUCOEF3_ABB_SHIFT                            0
#define BCHP_V3D_TFU_TFUCOEF3_ABB_DEFAULT                          0x00000000

/***************************************************************************
 *TFUCRC - TFU CRC Result
 ***************************************************************************/
/* V3D_TFU :: TFUCRC :: CRC [31:00] */
#define BCHP_V3D_TFU_TFUCRC_CRC_MASK                               0xffffffff
#define BCHP_V3D_TFU_TFUCRC_CRC_SHIFT                              0
#define BCHP_V3D_TFU_TFUCRC_CRC_DEFAULT                            0x00000000

/***************************************************************************
 *TFUINT_STS - V3D Interrupt Status
 ***************************************************************************/
/* V3D_TFU :: TFUINT_STS :: reserved0 [31:02] */
#define BCHP_V3D_TFU_TFUINT_STS_reserved0_MASK                     0xfffffffc
#define BCHP_V3D_TFU_TFUINT_STS_reserved0_SHIFT                    2

/* V3D_TFU :: TFUINT_STS :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_TFUINT_STS_INT_TFUC_MASK                      0x00000002
#define BCHP_V3D_TFU_TFUINT_STS_INT_TFUC_SHIFT                     1
#define BCHP_V3D_TFU_TFUINT_STS_INT_TFUC_DEFAULT                   0x00000000

/* V3D_TFU :: TFUINT_STS :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_TFUINT_STS_INT_TFUF_MASK                      0x00000001
#define BCHP_V3D_TFU_TFUINT_STS_INT_TFUF_SHIFT                     0
#define BCHP_V3D_TFU_TFUINT_STS_INT_TFUF_DEFAULT                   0x00000000

/***************************************************************************
 *TFUINT_SET - V3D Interrupt Set
 ***************************************************************************/
/* V3D_TFU :: TFUINT_SET :: reserved0 [31:02] */
#define BCHP_V3D_TFU_TFUINT_SET_reserved0_MASK                     0xfffffffc
#define BCHP_V3D_TFU_TFUINT_SET_reserved0_SHIFT                    2

/* V3D_TFU :: TFUINT_SET :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_TFUINT_SET_INT_TFUC_MASK                      0x00000002
#define BCHP_V3D_TFU_TFUINT_SET_INT_TFUC_SHIFT                     1

/* V3D_TFU :: TFUINT_SET :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_TFUINT_SET_INT_TFUF_MASK                      0x00000001
#define BCHP_V3D_TFU_TFUINT_SET_INT_TFUF_SHIFT                     0

/***************************************************************************
 *TFUINT_CLR - V3D Interrupt Clear
 ***************************************************************************/
/* V3D_TFU :: TFUINT_CLR :: reserved0 [31:02] */
#define BCHP_V3D_TFU_TFUINT_CLR_reserved0_MASK                     0xfffffffc
#define BCHP_V3D_TFU_TFUINT_CLR_reserved0_SHIFT                    2

/* V3D_TFU :: TFUINT_CLR :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_TFUINT_CLR_INT_TFUC_MASK                      0x00000002
#define BCHP_V3D_TFU_TFUINT_CLR_INT_TFUC_SHIFT                     1

/* V3D_TFU :: TFUINT_CLR :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_TFUINT_CLR_INT_TFUF_MASK                      0x00000001
#define BCHP_V3D_TFU_TFUINT_CLR_INT_TFUF_SHIFT                     0

/***************************************************************************
 *TFUINT_MSK_STS - V3D Interrupt Mask Status
 ***************************************************************************/
/* V3D_TFU :: TFUINT_MSK_STS :: reserved0 [31:02] */
#define BCHP_V3D_TFU_TFUINT_MSK_STS_reserved0_MASK                 0xfffffffc
#define BCHP_V3D_TFU_TFUINT_MSK_STS_reserved0_SHIFT                2

/* V3D_TFU :: TFUINT_MSK_STS :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_TFUINT_MSK_STS_INT_TFUC_MASK                  0x00000002
#define BCHP_V3D_TFU_TFUINT_MSK_STS_INT_TFUC_SHIFT                 1
#define BCHP_V3D_TFU_TFUINT_MSK_STS_INT_TFUC_DEFAULT               0x00000000

/* V3D_TFU :: TFUINT_MSK_STS :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_TFUINT_MSK_STS_INT_TFUF_MASK                  0x00000001
#define BCHP_V3D_TFU_TFUINT_MSK_STS_INT_TFUF_SHIFT                 0
#define BCHP_V3D_TFU_TFUINT_MSK_STS_INT_TFUF_DEFAULT               0x00000000

/***************************************************************************
 *TFUINT_MSK_SET - V3D Interrupt Mask Set
 ***************************************************************************/
/* V3D_TFU :: TFUINT_MSK_SET :: reserved0 [31:02] */
#define BCHP_V3D_TFU_TFUINT_MSK_SET_reserved0_MASK                 0xfffffffc
#define BCHP_V3D_TFU_TFUINT_MSK_SET_reserved0_SHIFT                2

/* V3D_TFU :: TFUINT_MSK_SET :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_TFUINT_MSK_SET_INT_TFUC_MASK                  0x00000002
#define BCHP_V3D_TFU_TFUINT_MSK_SET_INT_TFUC_SHIFT                 1

/* V3D_TFU :: TFUINT_MSK_SET :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_TFUINT_MSK_SET_INT_TFUF_MASK                  0x00000001
#define BCHP_V3D_TFU_TFUINT_MSK_SET_INT_TFUF_SHIFT                 0

/***************************************************************************
 *TFUINT_MSK_CLR - V3D Interrupt Mask Clear
 ***************************************************************************/
/* V3D_TFU :: TFUINT_MSK_CLR :: reserved0 [31:02] */
#define BCHP_V3D_TFU_TFUINT_MSK_CLR_reserved0_MASK                 0xfffffffc
#define BCHP_V3D_TFU_TFUINT_MSK_CLR_reserved0_SHIFT                2

/* V3D_TFU :: TFUINT_MSK_CLR :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_TFUINT_MSK_CLR_INT_TFUC_MASK                  0x00000002
#define BCHP_V3D_TFU_TFUINT_MSK_CLR_INT_TFUC_SHIFT                 1

/* V3D_TFU :: TFUINT_MSK_CLR :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_TFUINT_MSK_CLR_INT_TFUF_MASK                  0x00000001
#define BCHP_V3D_TFU_TFUINT_MSK_CLR_INT_TFUF_SHIFT                 0

/***************************************************************************
 *TFUINT_STS_PCI - Duplicate TFU Interrupt Status, reads 0 when BCG_TFUINT in IDENT2 in V3D core is 0
 ***************************************************************************/
/* V3D_TFU :: TFUINT_STS_PCI :: reserved0 [31:02] */
#define BCHP_V3D_TFU_TFUINT_STS_PCI_reserved0_MASK                 0xfffffffc
#define BCHP_V3D_TFU_TFUINT_STS_PCI_reserved0_SHIFT                2

/* V3D_TFU :: TFUINT_STS_PCI :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_TFUINT_STS_PCI_INT_TFUC_MASK                  0x00000002
#define BCHP_V3D_TFU_TFUINT_STS_PCI_INT_TFUC_SHIFT                 1
#define BCHP_V3D_TFU_TFUINT_STS_PCI_INT_TFUC_DEFAULT               0x00000000

/* V3D_TFU :: TFUINT_STS_PCI :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_TFUINT_STS_PCI_INT_TFUF_MASK                  0x00000001
#define BCHP_V3D_TFU_TFUINT_STS_PCI_INT_TFUF_SHIFT                 0
#define BCHP_V3D_TFU_TFUINT_STS_PCI_INT_TFUF_DEFAULT               0x00000000

/***************************************************************************
 *TFUINT_SET_PCI - Duplicate TFU Interrupt Set, write has no effect when BCG_TFUINT in IDENT2 in V3D core is 0
 ***************************************************************************/
/* V3D_TFU :: TFUINT_SET_PCI :: reserved0 [31:02] */
#define BCHP_V3D_TFU_TFUINT_SET_PCI_reserved0_MASK                 0xfffffffc
#define BCHP_V3D_TFU_TFUINT_SET_PCI_reserved0_SHIFT                2

/* V3D_TFU :: TFUINT_SET_PCI :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_TFUINT_SET_PCI_INT_TFUC_MASK                  0x00000002
#define BCHP_V3D_TFU_TFUINT_SET_PCI_INT_TFUC_SHIFT                 1

/* V3D_TFU :: TFUINT_SET_PCI :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_TFUINT_SET_PCI_INT_TFUF_MASK                  0x00000001
#define BCHP_V3D_TFU_TFUINT_SET_PCI_INT_TFUF_SHIFT                 0

/***************************************************************************
 *TFUINT_CLR_PCI - Duplicate TFU Interrupt Clear, write has no effect when BCG_TFUINT in IDENT2 in V3D core is 0
 ***************************************************************************/
/* V3D_TFU :: TFUINT_CLR_PCI :: reserved0 [31:02] */
#define BCHP_V3D_TFU_TFUINT_CLR_PCI_reserved0_MASK                 0xfffffffc
#define BCHP_V3D_TFU_TFUINT_CLR_PCI_reserved0_SHIFT                2

/* V3D_TFU :: TFUINT_CLR_PCI :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_TFUINT_CLR_PCI_INT_TFUC_MASK                  0x00000002
#define BCHP_V3D_TFU_TFUINT_CLR_PCI_INT_TFUC_SHIFT                 1

/* V3D_TFU :: TFUINT_CLR_PCI :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_TFUINT_CLR_PCI_INT_TFUF_MASK                  0x00000001
#define BCHP_V3D_TFU_TFUINT_CLR_PCI_INT_TFUF_SHIFT                 0

/***************************************************************************
 *TFUINT_MSK_STS_PCI - Duplicate TFU Interrupt Mask Status, reads 0 when BCG_TFUINT in IDENT2 in V3D core is 0
 ***************************************************************************/
/* V3D_TFU :: TFUINT_MSK_STS_PCI :: reserved0 [31:02] */
#define BCHP_V3D_TFU_TFUINT_MSK_STS_PCI_reserved0_MASK             0xfffffffc
#define BCHP_V3D_TFU_TFUINT_MSK_STS_PCI_reserved0_SHIFT            2

/* V3D_TFU :: TFUINT_MSK_STS_PCI :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_TFUINT_MSK_STS_PCI_INT_TFUC_MASK              0x00000002
#define BCHP_V3D_TFU_TFUINT_MSK_STS_PCI_INT_TFUC_SHIFT             1
#define BCHP_V3D_TFU_TFUINT_MSK_STS_PCI_INT_TFUC_DEFAULT           0x00000000

/* V3D_TFU :: TFUINT_MSK_STS_PCI :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_TFUINT_MSK_STS_PCI_INT_TFUF_MASK              0x00000001
#define BCHP_V3D_TFU_TFUINT_MSK_STS_PCI_INT_TFUF_SHIFT             0
#define BCHP_V3D_TFU_TFUINT_MSK_STS_PCI_INT_TFUF_DEFAULT           0x00000000

/***************************************************************************
 *TFUINT_MSK_SET_PCI - Duplicate TFU Interrupt Mask Set, write has no effect when BCG_TFUINT in IDENT2 in V3D core is 0
 ***************************************************************************/
/* V3D_TFU :: TFUINT_MSK_SET_PCI :: reserved0 [31:02] */
#define BCHP_V3D_TFU_TFUINT_MSK_SET_PCI_reserved0_MASK             0xfffffffc
#define BCHP_V3D_TFU_TFUINT_MSK_SET_PCI_reserved0_SHIFT            2

/* V3D_TFU :: TFUINT_MSK_SET_PCI :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_TFUINT_MSK_SET_PCI_INT_TFUC_MASK              0x00000002
#define BCHP_V3D_TFU_TFUINT_MSK_SET_PCI_INT_TFUC_SHIFT             1

/* V3D_TFU :: TFUINT_MSK_SET_PCI :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_TFUINT_MSK_SET_PCI_INT_TFUF_MASK              0x00000001
#define BCHP_V3D_TFU_TFUINT_MSK_SET_PCI_INT_TFUF_SHIFT             0

/***************************************************************************
 *TFUINT_MSK_CLR_PCI - Duplicate TFU Interrupt Mask Clear, write has noeffect when BCG_TFUINT in IDENT2 in V3D core is 0
 ***************************************************************************/
/* V3D_TFU :: TFUINT_MSK_CLR_PCI :: reserved0 [31:02] */
#define BCHP_V3D_TFU_TFUINT_MSK_CLR_PCI_reserved0_MASK             0xfffffffc
#define BCHP_V3D_TFU_TFUINT_MSK_CLR_PCI_reserved0_SHIFT            2

/* V3D_TFU :: TFUINT_MSK_CLR_PCI :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_TFUINT_MSK_CLR_PCI_INT_TFUC_MASK              0x00000002
#define BCHP_V3D_TFU_TFUINT_MSK_CLR_PCI_INT_TFUC_SHIFT             1

/* V3D_TFU :: TFUINT_MSK_CLR_PCI :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_TFUINT_MSK_CLR_PCI_INT_TFUF_MASK              0x00000001
#define BCHP_V3D_TFU_TFUINT_MSK_CLR_PCI_INT_TFUF_SHIFT             0

/***************************************************************************
 *TFUSYNC - TFU Job Sync
 ***************************************************************************/
/* V3D_TFU :: TFUSYNC :: reserved0 [31:08] */
#define BCHP_V3D_TFU_TFUSYNC_reserved0_MASK                        0xffffff00
#define BCHP_V3D_TFU_TFUSYNC_reserved0_SHIFT                       8

/* V3D_TFU :: TFUSYNC :: SOWAITEN [07:07] */
#define BCHP_V3D_TFU_TFUSYNC_SOWAITEN_MASK                         0x00000080
#define BCHP_V3D_TFU_TFUSYNC_SOWAITEN_SHIFT                        7
#define BCHP_V3D_TFU_TFUSYNC_SOWAITEN_DEFAULT                      0x00000000

/* V3D_TFU :: TFUSYNC :: SODECREN [06:06] */
#define BCHP_V3D_TFU_TFUSYNC_SODECREN_MASK                         0x00000040
#define BCHP_V3D_TFU_TFUSYNC_SODECREN_SHIFT                        6
#define BCHP_V3D_TFU_TFUSYNC_SODECREN_DEFAULT                      0x00000000

/* V3D_TFU :: TFUSYNC :: reserved1 [05:04] */
#define BCHP_V3D_TFU_TFUSYNC_reserved1_MASK                        0x00000030
#define BCHP_V3D_TFU_TFUSYNC_reserved1_SHIFT                       4

/* V3D_TFU :: TFUSYNC :: SOBJID [03:00] */
#define BCHP_V3D_TFU_TFUSYNC_SOBJID_MASK                           0x0000000f
#define BCHP_V3D_TFU_TFUSYNC_SOBJID_SHIFT                          0
#define BCHP_V3D_TFU_TFUSYNC_SOBJID_DEFAULT                        0x00000000

#endif /* #ifndef BCHP_V3D_TFU_H__ */

/* End of File */
