

================================================================
== Vivado HLS Report for 'attention'
================================================================
* Date:           Sat Dec  7 00:53:00 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  38557954|  38557954| 0.386 sec | 0.386 sec |  38557954|  38557954|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SF_LOOP_1        |      896|      896|        56|          -|          -|    16|    no    |
        | + SF_LOOP_3       |       54|       54|         9|          -|          -|     6|    no    |
        |- ATTN_2D_LOOP_2   |     3104|     3104|       194|          -|          -|    16|    no    |
        | + ATTN_2D_LOOP_3  |      192|      192|         2|          -|          -|    96|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 29 20 
20 --> 21 19 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 20 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 35 33 
33 --> 34 32 
34 --> 33 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%quantized_hidden_sta = alloca [1536 x i8], align 1" [attention.cpp:93]   --->   Operation 40 'alloca' 'quantized_hidden_sta' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%q_proj_re_0_V = alloca [1536 x i38], align 8" [attention.cpp:104]   --->   Operation 41 'alloca' 'q_proj_re_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%k_proj_re_0_V = alloca [1536 x i38], align 8" [attention.cpp:105]   --->   Operation 42 'alloca' 'k_proj_re_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v_proj_re_0_V = alloca [1536 x i38], align 8" [attention.cpp:106]   --->   Operation 43 'alloca' 'v_proj_re_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%q_proj_0_V = alloca [1536 x i38], align 8" [attention.cpp:134]   --->   Operation 44 'alloca' 'q_proj_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%k_proj_0_V = alloca [1536 x i38], align 8" [attention.cpp:135]   --->   Operation 45 'alloca' 'k_proj_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v_proj_0_V = alloca [1536 x i38], align 8" [attention.cpp:136]   --->   Operation 46 'alloca' 'v_proj_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%q_embed_0_V = alloca [1536 x i38], align 8" [attention.cpp:143]   --->   Operation 47 'alloca' 'q_embed_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%k_embed_0_V = alloca [1536 x i38], align 8" [attention.cpp:144]   --->   Operation 48 'alloca' 'k_embed_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%k_cache_upd_V = alloca [9216 x i38], align 8" [attention.cpp:148]   --->   Operation 49 'alloca' 'k_cache_upd_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%v_cache_upd_V = alloca [9216 x i38], align 8" [attention.cpp:149]   --->   Operation 50 'alloca' 'v_cache_upd_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%k_proj_transposed_V = alloca [9216 x i38], align 8" [attention.cpp:158]   --->   Operation 51 'alloca' 'k_proj_transposed_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%attn_weights_0_V = alloca [96 x i38], align 8" [attention.cpp:162]   --->   Operation 52 'alloca' 'attn_weights_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%attn_output_0 = alloca [1536 x i38], align 8"   --->   Operation 53 'alloca' 'attn_output_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%attn_output_2D_0_V = alloca [1536 x i38], align 8" [attention.cpp:206]   --->   Operation 54 'alloca' 'attn_output_2D_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%quantized_final_outp = alloca [1536 x i8], align 1" [attention.cpp:222]   --->   Operation 55 'alloca' 'quantized_final_outp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.76ns)   --->   "call fastcc void @"rms_norm<1536>"([1536 x i38]* %hidden_states_0_V, [1536 x i38]* @ln_weight_in_V)" [attention.cpp:85]   --->   Operation 56 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 57 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %q_proj_re_0_V)" [attention.cpp:108]   --->   Operation 57 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 58 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %k_proj_re_0_V)" [attention.cpp:109]   --->   Operation 58 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 59 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %v_proj_re_0_V)" [attention.cpp:110]   --->   Operation 59 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (0.00ns)   --->   "call fastcc void @"rms_norm<1536>"([1536 x i38]* %hidden_states_0_V, [1536 x i38]* @ln_weight_in_V)" [attention.cpp:85]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %q_proj_re_0_V)" [attention.cpp:108]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %k_proj_re_0_V)" [attention.cpp:109]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %v_proj_re_0_V)" [attention.cpp:110]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 64 [2/2] (1.76ns)   --->   "%scales_0_V = call fastcc i38 @quantize_activation([1536 x i38]* %hidden_states_0_V, [1536 x i8]* %quantized_hidden_sta)" [attention.cpp:96]   --->   Operation 64 'call' 'scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (0.00ns)   --->   "%scales_0_V = call fastcc i38 @quantize_activation([1536 x i38]* %hidden_states_0_V, [1536 x i8]* %quantized_hidden_sta)" [attention.cpp:96]   --->   Operation 65 'call' 'scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 66 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i38]* %q_proj_re_0_V, i38 %scales_0_V, [589824 x i8]* @q_weights, i26 20098600)" [attention.cpp:112]   --->   Operation 66 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i38]* %q_proj_re_0_V, i38 %scales_0_V, [589824 x i8]* @q_weights, i26 20098600)" [attention.cpp:112]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 68 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i38]* %k_proj_re_0_V, i38 %scales_0_V, [589824 x i8]* @k_weights, i26 19749183)" [attention.cpp:119]   --->   Operation 68 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 69 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i38]* %q_proj_re_0_V, [1536 x i38]* %q_proj_0_V)" [attention.cpp:138]   --->   Operation 69 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i38]* %k_proj_re_0_V, i38 %scales_0_V, [589824 x i8]* @k_weights, i26 19749183)" [attention.cpp:119]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 71 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i38]* %q_proj_re_0_V, [1536 x i38]* %q_proj_0_V)" [attention.cpp:138]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 72 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i38]* %v_proj_re_0_V, i38 %scales_0_V, [589824 x i8]* @v_weights, i26 11456976)" [attention.cpp:126]   --->   Operation 72 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 73 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i38]* %k_proj_re_0_V, [1536 x i38]* %k_proj_0_V)" [attention.cpp:139]   --->   Operation 73 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i38]* %v_proj_re_0_V, i38 %scales_0_V, [589824 x i8]* @v_weights, i26 11456976)" [attention.cpp:126]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 75 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i38]* %k_proj_re_0_V, [1536 x i38]* %k_proj_0_V)" [attention.cpp:139]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.81>
ST_11 : Operation 76 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i38]* %v_proj_re_0_V, [1536 x i38]* %v_proj_0_V)" [attention.cpp:140]   --->   Operation 76 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 77 [2/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([1536 x i38]* %q_proj_0_V, [1536 x i38]* %k_proj_0_V, [1536 x i38]* %q_embed_0_V, [1536 x i38]* %k_embed_0_V)" [attention.cpp:145]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i38]* %v_proj_re_0_V, [1536 x i38]* %v_proj_0_V)" [attention.cpp:140]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([1536 x i38]* %q_proj_0_V, [1536 x i38]* %k_proj_0_V, [1536 x i38]* %q_embed_0_V, [1536 x i38]* %k_embed_0_V)" [attention.cpp:145]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.76>
ST_13 : Operation 80 [2/2] (1.76ns)   --->   "call fastcc void @cache_update([7680 x i38]* @k_cache_V, [9216 x i38]* %k_cache_upd_V, [1536 x i38]* %k_embed_0_V)" [attention.cpp:150]   --->   Operation 80 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([7680 x i38]* @k_cache_V, [9216 x i38]* %k_cache_upd_V, [1536 x i38]* %k_embed_0_V)" [attention.cpp:150]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.76>
ST_15 : Operation 82 [2/2] (1.76ns)   --->   "call fastcc void @cache_update([7680 x i38]* @v_cache_V, [9216 x i38]* %v_cache_upd_V, [1536 x i38]* %v_proj_0_V)" [attention.cpp:153]   --->   Operation 82 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 83 [2/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([9216 x i38]* %k_cache_upd_V, [9216 x i38]* %k_proj_transposed_V)" [attention.cpp:159]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([7680 x i38]* @v_cache_V, [9216 x i38]* %v_cache_upd_V, [1536 x i38]* %v_proj_0_V)" [attention.cpp:153]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([9216 x i38]* %k_cache_upd_V, [9216 x i38]* %k_proj_transposed_V)" [attention.cpp:159]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 86 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([1536 x i38]* %q_embed_0_V, [9216 x i38]* %k_proj_transposed_V, [96 x i38]* %attn_weights_0_V)" [attention.cpp:163]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.76>
ST_18 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([1536 x i38]* %q_embed_0_V, [9216 x i38]* %k_proj_transposed_V, [96 x i38]* %attn_weights_0_V)" [attention.cpp:163]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 88 [1/1] (1.76ns)   --->   "br label %0" [attention.cpp:176]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 18> <Delay = 1.91>
ST_19 : Operation 89 [1/1] (0.00ns)   --->   "%h_0 = phi i5 [ 0, %arrayctor.loop7.preheader ], [ %h, %SF_LOOP_2_end ]"   --->   Operation 89 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 90 [1/1] (1.36ns)   --->   "%icmp_ln176 = icmp eq i5 %h_0, -16" [attention.cpp:176]   --->   Operation 90 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (1.78ns)   --->   "%h = add i5 %h_0, 1" [attention.cpp:176]   --->   Operation 92 'add' 'h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln176, label %ATTN_2D_LOOP_1_begin, label %SF_LOOP_2_begin" [attention.cpp:176]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str15) nounwind" [attention.cpp:177]   --->   Operation 94 'specloopname' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %h_0, i3 0)" [attention.cpp:179]   --->   Operation 95 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_60 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h_0, i1 false)" [attention.cpp:179]   --->   Operation 96 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i6 %tmp_60 to i8" [attention.cpp:179]   --->   Operation 97 'zext' 'zext_ln1265' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (1.91ns)   --->   "%sub_ln1265 = sub i8 %tmp_59, %zext_ln1265" [attention.cpp:179]   --->   Operation 98 'sub' 'sub_ln1265' <Predicate = (!icmp_ln176)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)" [attention.cpp:178]   --->   Operation 99 'specregionbegin' 'tmp' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (1.76ns)   --->   "br label %1" [attention.cpp:178]   --->   Operation 100 'br' <Predicate = (!icmp_ln176)> <Delay = 1.76>
ST_19 : Operation 101 [2/2] (0.00ns)   --->   "call fastcc void @"softmax<1, 16, 6>"([96 x i38]* %attn_weights_0_V)" [attention.cpp:189]   --->   Operation 101 'call' <Predicate = (icmp_ln176)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.16>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%d_0_0 = phi i3 [ 0, %SF_LOOP_2_begin ], [ %add_ln178, %_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ]" [attention.cpp:178]   --->   Operation 102 'phi' 'd_0_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (1.13ns)   --->   "%icmp_ln178 = icmp eq i3 %d_0_0, -2" [attention.cpp:178]   --->   Operation 103 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 104 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (1.65ns)   --->   "%add_ln178 = add i3 %d_0_0, 1" [attention.cpp:178]   --->   Operation 105 'add' 'add_ln178' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln178, label %SF_LOOP_2_end, label %_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0" [attention.cpp:178]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i3 %d_0_0 to i8" [attention.cpp:179]   --->   Operation 107 'zext' 'zext_ln1265_2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (1.91ns)   --->   "%add_ln1265 = add i8 %sub_ln1265, %zext_ln1265_2" [attention.cpp:179]   --->   Operation 108 'add' 'add_ln1265' <Predicate = (!icmp_ln178)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %add_ln1265 to i64" [attention.cpp:179]   --->   Operation 109 'sext' 'sext_ln1265' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%attn_weights_0_V_ad = getelementptr [96 x i38]* %attn_weights_0_V, i64 0, i64 %sext_ln1265" [attention.cpp:179]   --->   Operation 110 'getelementptr' 'attn_weights_0_V_ad' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 111 [2/2] (3.25ns)   --->   "%attn_weights_0_V_lo = load i38* %attn_weights_0_V_ad, align 8" [attention.cpp:179]   --->   Operation 111 'load' 'attn_weights_0_V_lo' <Predicate = (!icmp_ln178)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp)" [attention.cpp:179]   --->   Operation 112 'specregionend' 'empty_105' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "br label %0" [attention.cpp:176]   --->   Operation 113 'br' <Predicate = (icmp_ln178)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 114 [1/2] (3.25ns)   --->   "%attn_weights_0_V_lo = load i38* %attn_weights_0_V_ad, align 8" [attention.cpp:179]   --->   Operation 114 'load' 'attn_weights_0_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %attn_weights_0_V_lo, i32 37)" [attention.cpp:179]   --->   Operation 115 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.73>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln5 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %attn_weights_0_V_lo, i20 0)" [attention.cpp:179]   --->   Operation 116 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i58 %shl_ln5 to i117" [attention.cpp:179]   --->   Operation 117 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [5/5] (6.73ns)   --->   "%mul_ln1148 = mul i117 470678261978943613, %sext_ln1148" [attention.cpp:179]   --->   Operation 118 'mul' 'mul_ln1148' <Predicate = true> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.73>
ST_23 : Operation 119 [4/5] (6.73ns)   --->   "%mul_ln1148 = mul i117 470678261978943613, %sext_ln1148" [attention.cpp:179]   --->   Operation 119 'mul' 'mul_ln1148' <Predicate = true> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.73>
ST_24 : Operation 120 [3/5] (6.73ns)   --->   "%mul_ln1148 = mul i117 470678261978943613, %sext_ln1148" [attention.cpp:179]   --->   Operation 120 'mul' 'mul_ln1148' <Predicate = true> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.73>
ST_25 : Operation 121 [2/5] (6.73ns)   --->   "%mul_ln1148 = mul i117 470678261978943613, %sext_ln1148" [attention.cpp:179]   --->   Operation 121 'mul' 'mul_ln1148' <Predicate = true> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.73>
ST_26 : Operation 122 [1/5] (6.73ns)   --->   "%mul_ln1148 = mul i117 470678261978943613, %sext_ln1148" [attention.cpp:179]   --->   Operation 122 'mul' 'mul_ln1148' <Predicate = true> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_83 = call i35 @_ssdm_op_PartSelect.i35.i117.i32.i32(i117 %mul_ln1148, i32 82, i32 116)" [attention.cpp:179]   --->   Operation 123 'partselect' 'tmp_83' <Predicate = (!tmp_80)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 6.05>
ST_27 : Operation 124 [1/1] (5.03ns)   --->   "%sub_ln1148 = sub i117 0, %mul_ln1148" [attention.cpp:179]   --->   Operation 124 'sub' 'sub_ln1148' <Predicate = (tmp_80)> <Delay = 5.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_81 = call i35 @_ssdm_op_PartSelect.i35.i117.i32.i32(i117 %sub_ln1148, i32 82, i32 116)" [attention.cpp:179]   --->   Operation 125 'partselect' 'tmp_81' <Predicate = (tmp_80)> <Delay = 0.00>
ST_27 : Operation 126 [1/1] (1.02ns)   --->   "%select_ln1148 = select i1 %tmp_80, i35 %tmp_81, i35 %tmp_83" [attention.cpp:179]   --->   Operation 126 'select' 'select_ln1148' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.16>
ST_28 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str17) nounwind" [attention.cpp:179]   --->   Operation 127 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i35 %select_ln1148 to i38" [attention.cpp:179]   --->   Operation 128 'sext' 'sext_ln703' <Predicate = (tmp_80)> <Delay = 0.00>
ST_28 : Operation 129 [1/1] (2.67ns)   --->   "%sub_ln703 = sub i38 0, %sext_ln703" [attention.cpp:179]   --->   Operation 129 'sub' 'sub_ln703' <Predicate = (tmp_80)> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i35 %select_ln1148 to i38" [attention.cpp:179]   --->   Operation 130 'sext' 'sext_ln703_1' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_28 : Operation 131 [1/1] (1.23ns)   --->   "%select_ln1148_2 = select i1 %tmp_80, i38 %sub_ln703, i38 %sext_ln703_1" [attention.cpp:179]   --->   Operation 131 'select' 'select_ln1148_2' <Predicate = true> <Delay = 1.23> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 132 [1/1] (3.25ns)   --->   "store i38 %select_ln1148_2, i38* %attn_weights_0_V_ad, align 8" [attention.cpp:179]   --->   Operation 132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_28 : Operation 133 [1/1] (0.00ns)   --->   "br label %1" [attention.cpp:178]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 19> <Delay = 0.00>
ST_29 : Operation 134 [1/2] (0.00ns)   --->   "call fastcc void @"softmax<1, 16, 6>"([96 x i38]* %attn_weights_0_V)" [attention.cpp:189]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 20> <Delay = 0.00>
ST_30 : Operation 135 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float.1([96 x i38]* %attn_weights_0_V, [9216 x i38]* %v_cache_upd_V, [1536 x i38]* %attn_output_0)" [attention.cpp:193]   --->   Operation 135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 21> <Delay = 1.76>
ST_31 : Operation 136 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float.1([96 x i38]* %attn_weights_0_V, [9216 x i38]* %v_cache_upd_V, [1536 x i38]* %attn_output_0)" [attention.cpp:193]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str21)" [attention.cpp:208]   --->   Operation 137 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 138 [1/1] (1.76ns)   --->   "br label %2" [attention.cpp:208]   --->   Operation 138 'br' <Predicate = true> <Delay = 1.76>

State 32 <SV = 22> <Delay = 1.86>
ST_32 : Operation 139 [1/1] (0.00ns)   --->   "%h106_0_0 = phi i5 [ 0, %ATTN_2D_LOOP_1_begin ], [ %add_ln208, %ATTN_2D_LOOP_2_end ]" [attention.cpp:208]   --->   Operation 139 'phi' 'h106_0_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 140 [1/1] (1.36ns)   --->   "%icmp_ln208 = icmp eq i5 %h106_0_0, -16" [attention.cpp:208]   --->   Operation 140 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 141 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 141 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 142 [1/1] (1.78ns)   --->   "%add_ln208 = add i5 %h106_0_0, 1" [attention.cpp:208]   --->   Operation 142 'add' 'add_ln208' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %icmp_ln208, label %ATTN_2D_LOOP_1_end, label %ATTN_2D_LOOP_2_begin" [attention.cpp:208]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str22) nounwind" [attention.cpp:209]   --->   Operation 144 'specloopname' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str22)" [attention.cpp:209]   --->   Operation 145 'specregionbegin' 'tmp_22' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i5 %h106_0_0 to i4" [attention.cpp:210]   --->   Operation 146 'trunc' 'trunc_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %trunc_ln210, i7 0)" [attention.cpp:210]   --->   Operation 147 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i11 %shl_ln to i12" [attention.cpp:210]   --->   Operation 148 'zext' 'zext_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln210_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln210, i5 0)" [attention.cpp:210]   --->   Operation 149 'bitconcatenate' 'shl_ln210_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i9 %shl_ln210_1 to i12" [attention.cpp:210]   --->   Operation 150 'zext' 'zext_ln210_2' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 151 [1/1] (1.63ns)   --->   "%sub_ln210 = sub i12 %zext_ln210, %zext_ln210_2" [attention.cpp:210]   --->   Operation 151 'sub' 'sub_ln210' <Predicate = (!icmp_ln208)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_61 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h106_0_0, i7 0)" [attention.cpp:210]   --->   Operation 152 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_62 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h106_0_0, i5 0)" [attention.cpp:210]   --->   Operation 153 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp_62 to i12" [attention.cpp:210]   --->   Operation 154 'zext' 'zext_ln203' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 155 [1/1] (1.54ns)   --->   "%sub_ln203 = sub i12 %tmp_61, %zext_ln203" [attention.cpp:210]   --->   Operation 155 'sub' 'sub_ln203' <Predicate = (!icmp_ln208)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 156 [1/1] (1.76ns)   --->   "br label %3" [attention.cpp:209]   --->   Operation 156 'br' <Predicate = (!icmp_ln208)> <Delay = 1.76>
ST_32 : Operation 157 [2/2] (1.76ns)   --->   "call fastcc void @"rms_norm<1536>"([1536 x i38]* %attn_output_2D_0_V, [1536 x i38]* @ln_weight_V)" [attention.cpp:214]   --->   Operation 157 'call' <Predicate = (icmp_ln208)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 158 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %final_output_0_V)" [attention.cpp:231]   --->   Operation 158 'call' <Predicate = (icmp_ln208)> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 23> <Delay = 4.80>
ST_33 : Operation 159 [1/1] (0.00ns)   --->   "%d107_0_0 = phi i7 [ 0, %ATTN_2D_LOOP_2_begin ], [ %add_ln209, %4 ]" [attention.cpp:209]   --->   Operation 159 'phi' 'd107_0_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i7 %d107_0_0 to i12" [attention.cpp:209]   --->   Operation 160 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 161 [1/1] (1.48ns)   --->   "%icmp_ln209 = icmp eq i7 %d107_0_0, -32" [attention.cpp:209]   --->   Operation 161 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 162 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 162 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 163 [1/1] (1.87ns)   --->   "%add_ln209 = add i7 %d107_0_0, 1" [attention.cpp:209]   --->   Operation 163 'add' 'add_ln209' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln209, label %ATTN_2D_LOOP_2_end, label %4" [attention.cpp:209]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 165 [1/1] (1.54ns)   --->   "%add_ln210 = add i12 %zext_ln209, %sub_ln210" [attention.cpp:210]   --->   Operation 165 'add' 'add_ln210' <Predicate = (!icmp_ln209)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 166 [1/1] (1.54ns)   --->   "%add_ln203 = add i12 %sub_ln203, %zext_ln209" [attention.cpp:210]   --->   Operation 166 'add' 'add_ln203' <Predicate = (!icmp_ln209)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i12 %add_ln203 to i64" [attention.cpp:210]   --->   Operation 167 'sext' 'sext_ln203' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_33 : Operation 168 [1/1] (0.00ns)   --->   "%attn_output_0_addr = getelementptr [1536 x i38]* %attn_output_0, i64 0, i64 %sext_ln203" [attention.cpp:210]   --->   Operation 168 'getelementptr' 'attn_output_0_addr' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_33 : Operation 169 [2/2] (3.25ns)   --->   "%attn_output_0_load = load i38* %attn_output_0_addr, align 8" [attention.cpp:210]   --->   Operation 169 'load' 'attn_output_0_load' <Predicate = (!icmp_ln209)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_33 : Operation 170 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str22, i32 %tmp_22)" [attention.cpp:210]   --->   Operation 170 'specregionend' 'empty_109' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_33 : Operation 171 [1/1] (0.00ns)   --->   "br label %2" [attention.cpp:208]   --->   Operation 171 'br' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 34 <SV = 24> <Delay = 6.50>
ST_34 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str23) nounwind" [attention.cpp:210]   --->   Operation 172 'specloopname' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln210 = sext i12 %add_ln210 to i32" [attention.cpp:210]   --->   Operation 173 'sext' 'sext_ln210' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i32 %sext_ln210 to i64" [attention.cpp:210]   --->   Operation 174 'zext' 'zext_ln210_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 175 [1/2] (3.25ns)   --->   "%attn_output_0_load = load i38* %attn_output_0_addr, align 8" [attention.cpp:210]   --->   Operation 175 'load' 'attn_output_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_34 : Operation 176 [1/1] (0.00ns)   --->   "%attn_output_2D_0_V_s = getelementptr [1536 x i38]* %attn_output_2D_0_V, i64 0, i64 %zext_ln210_1" [attention.cpp:210]   --->   Operation 176 'getelementptr' 'attn_output_2D_0_V_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 177 [1/1] (3.25ns)   --->   "store i38 %attn_output_0_load, i38* %attn_output_2D_0_V_s, align 8" [attention.cpp:210]   --->   Operation 177 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_34 : Operation 178 [1/1] (0.00ns)   --->   "br label %3" [attention.cpp:209]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 23> <Delay = 0.00>
ST_35 : Operation 179 [1/2] (0.00ns)   --->   "call fastcc void @"rms_norm<1536>"([1536 x i38]* %attn_output_2D_0_V, [1536 x i38]* @ln_weight_V)" [attention.cpp:214]   --->   Operation 179 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 180 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %final_output_0_V)" [attention.cpp:231]   --->   Operation 180 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 24> <Delay = 1.76>
ST_36 : Operation 181 [2/2] (1.76ns)   --->   "%final_scales_0_V = call fastcc i38 @quantize_activation([1536 x i38]* %attn_output_2D_0_V, [1536 x i8]* %quantized_final_outp)" [attention.cpp:224]   --->   Operation 181 'call' 'final_scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 25> <Delay = 0.00>
ST_37 : Operation 182 [1/2] (0.00ns)   --->   "%final_scales_0_V = call fastcc i38 @quantize_activation([1536 x i38]* %attn_output_2D_0_V, [1536 x i8]* %quantized_final_outp)" [attention.cpp:224]   --->   Operation 182 'call' 'final_scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 26> <Delay = 8.75>
ST_38 : Operation 183 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_final_outp, [1536 x i38]* %final_output_0_V, i38 %final_scales_0_V, [589824 x i8]* @o_weights, i26 11650164)" [attention.cpp:232]   --->   Operation 183 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 27> <Delay = 0.00>
ST_39 : Operation 184 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str21, i32 %tmp_s)" [attention.cpp:210]   --->   Operation 184 'specregionend' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 185 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_final_outp, [1536 x i38]* %final_output_0_V, i38 %final_scales_0_V, [589824 x i8]* @o_weights, i26 11650164)" [attention.cpp:232]   --->   Operation 185 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 186 [1/1] (0.00ns)   --->   "ret void" [attention.cpp:239]   --->   Operation 186 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.86ns
The critical path consists of the following:
	'alloca' operation ('q_proj_re[0].V', attention.cpp:104) [36]  (0 ns)
	'call' operation ('call_ln108', attention.cpp:108) to 'init_2d_mem' [53]  (1.86 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.77ns
The critical path consists of the following:
	'call' operation ('scales[0].V', attention.cpp:96) to 'quantize_activation' [52]  (1.77 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln112', attention.cpp:112) to 'linear_forward_no_mu' [56]  (8.75 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln119', attention.cpp:119) to 'linear_forward_no_mu' [57]  (8.75 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln126', attention.cpp:126) to 'linear_forward_no_mu' [58]  (8.75 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln140', attention.cpp:140) to 'reshape_2D_to_3D' [61]  (1.81 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln150', attention.cpp:150) to 'cache_update' [63]  (1.77 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln153', attention.cpp:153) to 'cache_update' [64]  (1.77 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h') with incoming values : ('h', attention.cpp:176) [69]  (1.77 ns)

 <State 19>: 1.92ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', attention.cpp:176) [69]  (0 ns)
	'sub' operation ('sub_ln1265', attention.cpp:179) [79]  (1.92 ns)

 <State 20>: 5.17ns
The critical path consists of the following:
	'phi' operation ('d_0_0', attention.cpp:178) with incoming values : ('add_ln178', attention.cpp:178) [83]  (0 ns)
	'add' operation ('add_ln1265', attention.cpp:179) [91]  (1.92 ns)
	'getelementptr' operation ('attn_weights_0_V_ad', attention.cpp:179) [93]  (0 ns)
	'load' operation ('attn_weights_0_V_lo', attention.cpp:179) on array 'attn_weights[0].V', attention.cpp:162 [94]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('attn_weights_0_V_lo', attention.cpp:179) on array 'attn_weights[0].V', attention.cpp:162 [94]  (3.25 ns)

 <State 22>: 6.74ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148', attention.cpp:179) [97]  (6.74 ns)

 <State 23>: 6.74ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148', attention.cpp:179) [97]  (6.74 ns)

 <State 24>: 6.74ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148', attention.cpp:179) [97]  (6.74 ns)

 <State 25>: 6.74ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148', attention.cpp:179) [97]  (6.74 ns)

 <State 26>: 6.74ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148', attention.cpp:179) [97]  (6.74 ns)

 <State 27>: 6.06ns
The critical path consists of the following:
	'sub' operation ('sub_ln1148', attention.cpp:179) [98]  (5.04 ns)
	'select' operation ('select_ln1148', attention.cpp:179) [102]  (1.02 ns)

 <State 28>: 7.17ns
The critical path consists of the following:
	'sub' operation ('sub_ln703', attention.cpp:179) [104]  (2.67 ns)
	'select' operation ('select_ln1148_2', attention.cpp:179) [106]  (1.24 ns)
	'store' operation ('store_ln179', attention.cpp:179) of variable 'select_ln1148_2', attention.cpp:179 on array 'attn_weights[0].V', attention.cpp:162 [107]  (3.25 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h106_0_0', attention.cpp:208) with incoming values : ('add_ln208', attention.cpp:208) [118]  (1.77 ns)

 <State 32>: 1.86ns
The critical path consists of the following:
	'call' operation ('call_ln231', attention.cpp:231) to 'init_2d_mem' [163]  (1.86 ns)

 <State 33>: 4.8ns
The critical path consists of the following:
	'phi' operation ('d107_0_0', attention.cpp:209) with incoming values : ('add_ln209', attention.cpp:209) [138]  (0 ns)
	'add' operation ('add_ln203', attention.cpp:210) [149]  (1.55 ns)
	'getelementptr' operation ('attn_output_0_addr', attention.cpp:210) [151]  (0 ns)
	'load' operation ('attn_output_0_load', attention.cpp:210) on array 'attn_output_0' [152]  (3.25 ns)

 <State 34>: 6.51ns
The critical path consists of the following:
	'load' operation ('attn_output_0_load', attention.cpp:210) on array 'attn_output_0' [152]  (3.25 ns)
	'store' operation ('store_ln210', attention.cpp:210) of variable 'attn_output_0_load', attention.cpp:210 on array 'attn_output_2D[0].V', attention.cpp:206 [154]  (3.25 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 1.77ns
The critical path consists of the following:
	'call' operation ('final_scales[0].V', attention.cpp:224) to 'quantize_activation' [162]  (1.77 ns)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln232', attention.cpp:232) to 'linear_forward_no_mu' [164]  (8.75 ns)

 <State 39>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
