yaml_version: 6

project:
  name: "FSM Unlock System"
  author: "Francisco Mendez"
  description: "Sistema de control con FSM que desbloquea una salida seg√∫n una secuencia de entradas."
  language: "verilog"
  top_module: "top_module"
  clock_hz: 1000000  # 1 MHz
  github: "https://github.com/FrancMendez/FranciscoMend_FSM1"
  documentation: "https://github.com/FrancMendez/FranciscoMend_FSM1/repositorio#readme"
  inputs:
    - clk
    - btnC
    - sw[0]
    - sw[1]
    - sw[2]
  outputs:
    - led[0]
    - led[1]
  parameters:
    - clk

