Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Tue Dec 15 09:54:07 2020
| Host         : RaZeragon running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             108 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           12 |
| Yes          | No                    | No                     |              34 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|           Clock Signal           |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|  clk_wiz_0_inst/U0/clk_out1      |                             | vga_driver/VSYNC0           |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/U0/clk_out1      |                             | vga_driver/HSYNC0           |                1 |              1 |         1.00 |
| ~ttt_logic/END_STATE_reg_n_0_[0] |                             |                             |                1 |              3 |         3.00 |
|  KP_CLK                          |                             |                             |                1 |              4 |         4.00 |
|  KP_CLK                          | input/CV4                   |                             |                1 |              4 |         4.00 |
|  KP_CLK                          | input/CV2                   |                             |                1 |              4 |         4.00 |
|  KP_CLK                          | input/CV1                   |                             |                1 |              4 |         4.00 |
|  KP_CLK                          | input/CV3                   |                             |                1 |              4 |         4.00 |
|  input/CLK                       | ttt_logic/O_GAME_BOARD      |                             |                4 |              9 |         2.25 |
|  input/CLK                       | ttt_logic/X_GAME_BOARD      |                             |                4 |              9 |         2.25 |
|  input/CLK                       |                             |                             |                4 |             11 |         2.75 |
|  clk_in_IBUF_BUFG                |                             |                             |                4 |             16 |         4.00 |
|  clk_wiz_0_inst/U0/clk_out1      | vga_driver/HPOS[31]_i_1_n_0 | vga_driver/VPOS[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  clk_wiz_0_inst/U0/clk_out1      |                             | vga_driver/HPOS[31]_i_1_n_0 |               10 |             34 |         3.40 |
|  clk_wiz_0_inst/U0/clk_out1      |                             |                             |               22 |             74 |         3.36 |
+----------------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+


