#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar  8 22:48:36 2020
# Process ID: 21412
# Current directory: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16208 C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_2_1\lab2_2_1.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'lab2_2_1.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 783.723 ; gain = 127.047
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Mar  8 22:50:19 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.runs/synth_1/runme.log
[Sun Mar  8 22:50:19 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 815.488 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Mar  8 22:54:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.runs/synth_1/runme.log
[Sun Mar  8 22:54:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 815.488 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 828.652 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2FA7A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2062.906 ; gain = 1234.254
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.runs/impl_1/lab2_2_1.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.runs/impl_1/lab2_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: lab2_2_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2616.176 ; gain = 240.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparator_dataflow' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/comparator_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparator_dataflow' (1#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/comparator_dataflow.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1_partA' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1_partA' (2#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/mux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (3#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (4#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
WARNING: [Synth 8-3848] Net m in module/entity lab2_2_1 does not have driver. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v:26]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1' (5#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v:23]
WARNING: [Synth 8-3331] design comparator_dataflow has unconnected port v[0]
WARNING: [Synth 8-3331] design lab2_2_1 has unconnected port m[3]
WARNING: [Synth 8-3331] design lab2_2_1 has unconnected port m[2]
WARNING: [Synth 8-3331] design lab2_2_1 has unconnected port m[1]
WARNING: [Synth 8-3331] design lab2_2_1 has unconnected port m[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.906 ; gain = 280.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2673.777 ; gain = 298.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2673.777 ; gain = 298.133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2673.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2804.531 ; gain = 428.887
15 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2804.531 ; gain = 723.305
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.977 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 3432.797 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3432.797 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3432.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3541.750 ; gain = 723.449
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_design rtl_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar  8 23:03:56 2020...
