

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               b4be2a3e9656468d54ddb07bcde79b26  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Extracting PTX file and ptxas options    1: mri-q.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Extracting specific PTX file named mri-q.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ComputeQ_GPUiiPfS_S_S_S_ : hostFun 0x0x404633, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mri-q.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ck" from 0x100 to 0x4100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x4100 to 0x4004100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4004100 to 0x4404100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmaPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmbPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputePhiMag_GPUPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12ComputeQ_GPUiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-q.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-q.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputePhiMag_GPUPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmoPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmuPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmbPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmaPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputePhiMag_GPUPfS_S_i : hostFun 0x0x404450, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4042ff, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x404205, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_ : hostFun 0x0x4040d1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_ : hostFun 0x0x403ed9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_ : hostFun 0x0x403ce1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_ : hostFun 0x0x403ae9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_ : hostFun 0x0x4038f1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_ : hostFun 0x0x4036f9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_ : hostFun 0x0x403501, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_ : hostFun 0x0x403309, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmoPfS_S_i : hostFun 0x0x403126, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmuPfS_S_i : hostFun 0x0x402fb0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmbPfS_S_i : hostFun 0x0x402e3a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmaPfS_S_i : hostFun 0x0x402cc4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60a240; deviceAddress = ck; deviceName = ck
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 16384 bytes
GPGPU-Sim PTX registering global ck hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60e240; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460e240; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/mri-q/small/input/32_32_32_dataset.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/run/small/32_32_32_dataset.out 1 
32768 pixels in output; 3072 samples in trajectory; using 3072 samples
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0f12c538..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0f12c530..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0f12c528..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0f12c524..

GPGPU-Sim PTX: cudaLaunch for 0x0x404450 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z17ComputePhiMag_GPUPfS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x21d0 (mri-q.1.sm_70.ptx:1630) @%p1 bra BB14_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2238 (mri-q.1.sm_70.ptx:1646) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17ComputePhiMag_GPUPfS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17ComputePhiMag_GPUPfS_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z17ComputePhiMag_GPUPfS_S_i' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z17ComputePhiMag_GPUPfS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5650
gpu_sim_insn = 67584
gpu_ipc =      11.9618
gpu_tot_sim_cycle = 5650
gpu_tot_sim_insn = 67584
gpu_tot_ipc =      11.9618
gpu_tot_issued_cta = 6
gpu_occupancy = 23.5002% 
gpu_tot_occupancy = 23.5002% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2039
partiton_level_parallism_total  =       0.2039
partiton_level_parallism_util =       6.0000
partiton_level_parallism_util_total  =       6.0000
L2_BW  =       7.3858 GB/Sec
L2_BW_total  =       7.3858 GB/Sec
gpu_total_sim_rate=13516
############## bottleneck_stats #############
cycles: core 5650, icnt 5650, l2 5650, dram 4242
gpu_ipc	11.962
gpu_tot_issued_cta = 6, average cycles = 942
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.001	6
L1D data util	0.010	6	0.136	0
L1D tag util	0.003	6	0.034	0
L2 data util	0.002	64	0.003	0
L2 tag util	0.003	64	0.004	0
n_l2_access	 1152
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	0

latency_l2_hit:	144750, num_l2_reqs:	768
L2 hit latency:	188
latency_dram:	71808, num_dram_reqs:	384
DRAM latency:	187

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.375
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.003	6	0.034	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.001	6	0.020	0
sp pipe util	0.000	6	0.001	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.008	16	0.013	1
L1D tag util	0.003	6	0.034	0
L1D fill util	0.002	6	0.023	0
n_l1d_mshr	4096
L1D mshr util	0.000	6
n_l1d_missq	16
L1D missq util	0.000	6
L1D hit rate	0.000
L1D miss rate	1.000
L1D rsfail rate	0.000
L2 tag util	0.003	64	0.004	0
L2 fill util	0.000	0	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	0
L2 missq util	0.000	0	0.000	0
L2 hit rate	0.667
L2 miss rate	0.333
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	0

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 24576, load_transaction_bytes 24576, icnt_m2s_bytes 0
n_gmem_load_insns 192, n_gmem_load_accesses 768
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.003

run 0.031, fetch 0.257, sync 0.254, control 0.000, data 0.426, struct 0.031
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1152
	L1D_total_cache_misses = 1152
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.197
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 70656
gpgpu_n_tot_w_icount = 2208
gpgpu_n_stall_shd_mem = 864
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 864
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1578	W0_Idle:4830	W0_Scoreboard:6960	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2208
single_issue_nums: WS0:552	WS1:552	WS2:552	WS3:552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15360 {40:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30720 {40:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
maxmflatency = 187 
max_icnt2mem_latency = 23 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 187 
avg_icnt2mem_latency = 34 
avg_icnt2sh_latency = 3 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1152
L2_total_cache_misses = 384
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 288
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1152
icnt_total_pkts_simt_to_mem=1152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1152
Req_Network_cycles = 5650
Req_Network_injected_packets_per_cycle =       0.2039 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       6.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 1152
Reply_Network_cycles = 5650
Reply_Network_injected_packets_per_cycle =        0.2039
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       6.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0025
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 13516 (inst/sec)
gpgpu_simulation_rate = 1130 (cycle/sec)
gpgpu_silicon_slowdown = 1001769x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

ComputePhiMag: 1 laps, 4406121.000000 us/lap, 734353.500000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0f12c4ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0f12c4e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0f12c4e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0f12c4d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0f12c4d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0f12c4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0f12c580..

GPGPU-Sim PTX: cudaLaunch for 0x0x403ed9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1af8 (mri-q.1.sm_70.ptx:1298) @!%p1 bra BB10_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (mri-q.1.sm_70.ptx:1318) setp.ge.s32%p2, %r29, %r9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b00 (mri-q.1.sm_70.ptx:1299) bra.uni BB10_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (mri-q.1.sm_70.ptx:1302) ld.global.f32 %f16, [ck];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b80 (mri-q.1.sm_70.ptx:1319) @%p2 bra BB10_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c90 (mri-q.1.sm_70.ptx:1357) st.global.f32 [%rd15], %f54;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c88 (mri-q.1.sm_70.ptx:1354) @%p5 bra BB10_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c90 (mri-q.1.sm_70.ptx:1357) st.global.f32 [%rd15], %f54;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1cf0 (mri-q.1.sm_70.ptx:1369) @%p6 bra BB10_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d10 (mri-q.1.sm_70.ptx:1379) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 527635
gpu_sim_insn = 555155712
gpu_ipc =    1052.1586
gpu_tot_sim_cycle = 533285
gpu_tot_sim_insn = 555223296
gpu_tot_ipc =    1041.1381
gpu_tot_issued_cta = 134
gpu_occupancy = 19.9459% 
gpu_tot_occupancy = 19.9462% 
max_total_param_size = 0
gpu_stall_dramfull = 216695
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1475
partiton_level_parallism_total  =       0.1481
partiton_level_parallism_util =       1.8165
partiton_level_parallism_util_total  =       1.8352
L2_BW  =       5.3429 GB/Sec
L2_BW_total  =       5.3645 GB/Sec
gpu_total_sim_rate=166783
############## bottleneck_stats #############
cycles: core 527635, icnt 527635, l2 527635, dram 396192
gpu_ipc	1052.159
gpu_tot_issued_cta = 134, average cycles = 3938
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 8704 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 3288 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.103	80
L1D data util	0.081	80	0.100	14
L1D tag util	0.100	80	0.125	6
L2 data util	0.003	64	0.003	0
L2 tag util	0.005	64	0.005	0
n_l2_access	 181902
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.002	32	0.002	31

latency_l1_hit:	69445566, num_l1_reqs:	3153912
L1 hit latency:	22
latency_l2_hit:	20061599, num_l2_reqs:	51208
L2 hit latency:	391
latency_dram:	7256927, num_dram_reqs:	10240
DRAM latency:	708

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.875
smem size	0.000
thread slot	1.000
TB slot    	0.250
L1I tag util	0.212	80	0.265	6

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.100	80	0.125	6
sp pipe util	0.025	80	0.031	6
sfu pipe util	0.099	80	0.124	6
ldst mem cycle	0.000	80	0.000	6

smem port	0.000	0

n_reg_bank	16
reg port	0.038	16	0.047	3
L1D tag util	0.100	80	0.125	6
L1D fill util	0.001	80	0.002	6
n_l1d_mshr	4096
L1D mshr util	0.000	80
n_l1d_missq	16
L1D missq util	0.000	80
L1D hit rate	0.747
L1D miss rate	0.253
L1D rsfail rate	0.000
L2 tag util	0.005	64	0.005	0
L2 fill util	0.000	64	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	64	0.000	2
L2 missq util	0.000	64	0.000	15
L2 hit rate	0.327
L2 miss rate	0.056
L2 rsfail rate	0.617

dram activity	0.002	32	0.003	31

load trans eff	0.129
load trans sz	32.000
load_useful_bytes 17432576, load_transaction_bytes 134873088, icnt_m2s_bytes 0
n_gmem_load_insns 4199424, n_gmem_load_accesses 4214784
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.013

run 0.034, fetch 0.000, sync 0.002, control 0.001, data 0.962, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33184, Miss = 8544, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33184, Miss = 8544, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33184, Miss = 8544, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 33184, Miss = 8544, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33184, Miss = 8544, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 33184, Miss = 8544, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 65984, Miss = 16712, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4224128
	L1D_total_cache_misses = 1070216
	L1D_total_cache_miss_rate = 0.2534
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.076
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3145728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1038336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4215552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8576

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
16970, 16967, 16967, 16967, 16967, 16967, 16967, 16967, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 555303936
gpgpu_n_tot_w_icount = 17353248
gpgpu_n_stall_shd_mem = 30432
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62208
gpgpu_n_mem_write_global = 16768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 134387712
gpgpu_n_store_insn = 68736
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 241664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22368
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8064
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:79122	W0_Idle:788035	W0_Scoreboard:148423767	W1:384	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17352864
single_issue_nums: WS0:4338600	WS1:4338216	WS2:4338216	WS3:4338216	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 497664 {8:62208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 408576 {8:8192,40:8576,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2488320 {40:62208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134144 {8:16768,}
maxmflatency = 4223 
max_icnt2mem_latency = 1725 
maxmrqlatency = 190 
max_icnt2sh_latency = 42 
averagemflatency = 649 
avg_icnt2mem_latency = 150 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 2 
mrq_lat_table:4859 	2592 	729 	1308 	1864 	400 	192 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8309 	50020 	10227 	5800 	4395 	225 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	19 	89 	44780 	5105 	8824 	6531 	8080 	1789 	3754 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	74808 	3251 	860 	56 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	598 	1 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[1]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[6]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[7]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[8]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[9]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[10]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[11]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[12]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[13]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[14]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[15]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[16]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[17]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[18]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[19]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[20]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[21]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[22]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[23]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[24]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[25]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[26]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[27]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[28]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[29]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[30]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[31]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
average row locality = 11992/0 = inf
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[1]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[2]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[3]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[4]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[5]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[6]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[7]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[8]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[9]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[10]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[11]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[12]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[13]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[14]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[15]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[16]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[17]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[18]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[19]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[20]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[21]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[22]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[23]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[24]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[25]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[26]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[27]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[28]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[29]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[30]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[31]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
total dram reads = 8704
min_bank_accesses = 0!
chip skew: 272/272 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0        40        72       100        84        64        20         0         0         0         0 
dram[1]:         0         0         0         0         0         0        48        60        76        76        28        16         0         0         0         0 
dram[2]:         0         0         0         0         0         0        48        84        80       116        28        24         0         0         0         0 
dram[3]:         0         0         0         0         0         0        56       112        72       128        28        24         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        72        80        92        40        20         0         0         0         0 
dram[5]:         0         0         0         0         0         0        40        48        80        92        36        20         0         0         0         0 
dram[6]:         0         0         0         0         0         0        64        76        92       100        24        24         0         0         0         0 
dram[7]:         0         0         0         0         0         0        56        96        84       164        32        56         0         0         0         0 
dram[8]:         0         0         0         0         0         0        40        80        84       104        40        20         0         0         0         0 
dram[9]:         0         0         0         0         0         0        44        72        80        96        36        36         0         0         0         0 
dram[10]:         0         0         0         0         0         0        68        84       100       112        40        44         0         0         0         0 
dram[11]:         0         0         0         0         0         0        68       100        92       152        36        44         0         0         0         0 
dram[12]:         0         0         0         0         0         0        40        96        88       128        48        20         0         0         0         0 
dram[13]:         0         0         0         0         0         0        44        56        76        80        36        28         0         0         0         0 
dram[14]:         0         0         0         0         0         0        48        84        72       112        28        32         0         0         0         0 
dram[15]:         0         0         0         0         0         0        76        88       100       136        32        28         0         0         0         0 
dram[16]:         0         0         0         0         0         0        52       108        84       112        20        24         0         0         0         0 
dram[17]:         0         0         0         0         0         0        60        56        84        92        32        16         0         0         0         0 
dram[18]:         0         0         0         0         0         0        76        60        96       112        28        48         0         0         0         0 
dram[19]:         0         0         0         0         0         0        68       100       120       128        28        48         0         0         0         0 
dram[20]:         0         0         0         0         0         0        56        84        84       108        20        20         0         0         0         0 
dram[21]:         0         0         0         0         0         0        52       100        72       156        20        28         0         0         0         0 
dram[22]:         0         0         0         0         0         0        88        84       124       124        28        48         0         0         0         0 
dram[23]:         0         0         0         0         0         0        76        96       116       164        24        44         0         0         0         0 
dram[24]:         0         0         0         0         0         0        68        92        96       112        32        20         0         0         0         0 
dram[25]:         0         0         0         0         0         0        52        76       100        96        16        16         0         0         0         0 
dram[26]:         0         0         0         0         0         0        76        56        96        92        24        32         0         0         0         0 
dram[27]:         0         0         0         0         0         0        80        88       100       112        24        60         0         0         0         0 
dram[28]:         0         0         0         0         0         0        56        60       104        92        16        16         0         0         0         0 
dram[29]:         0         0         0         0         0         0        56       116        84       136        20        28         0         0         0         0 
dram[30]:         0         0         0         0         0         0        72        72       116       136        36        32         0         0         0         0 
dram[31]:         0         0         0         0         0         0       112        88       140       140        24        56         0         0         0         0 
total dram writes = 13152
min_bank_accesses = 0!
chip skew: 560/304 = 1.84
average mf latency per bank:
dram[0]:      69143     69522    none      none      none      none         564       497       438       604       505       941    none      none      none      none  
dram[1]:      69255     69234    none      none      none      none         598       559       605       633       872      1057    none      none      none      none  
dram[2]:      69251     69787    none      none      none      none         575       594       624       612       991       906    none      none      none      none  
dram[3]:      69496     70054    none      none      none      none         519       527       658       612      1021       944    none      none      none      none  
dram[4]:      69025     69735    none      none      none      none         562       521       513       605       658       940    none      none      none      none  
dram[5]:      69063     69374    none      none      none      none         574       631       554       581       803       960    none      none      none      none  
dram[6]:      69503     69809    none      none      none      none         537       695       622       711      1078       899    none      none      none      none  
dram[7]:      69664     70072    none      none      none      none         542       596       621       550       943       673    none      none      none      none  
dram[8]:      69096     69520    none      none      none      none         565       465       540       544       732       959    none      none      none      none  
dram[9]:      69042     69308    none      none      none      none         547       554       577       611       815       674    none      none      none      none  
dram[10]:      69541     69681    none      none      none      none         516       610       598       688       822       776    none      none      none      none  
dram[11]:      69836     69807    none      none      none      none         531       638       615       622       893       813    none      none      none      none  
dram[12]:      69022     69742    none      none      none      none         562       440       521       490       679       941    none      none      none      none  
dram[13]:      69031     69321    none      none      none      none         544       606       583       658       817       782    none      none      none      none  
dram[14]:      69469     69750    none      none      none      none         640       586       711       621       998       783    none      none      none      none  
dram[15]:      69714     69989    none      none      none      none         441       629       575       598       952       901    none      none      none      none  
dram[16]:      69151     69799    none      none      none      none         581       416       565       550       878       857    none      none      none      none  
dram[17]:      69350     69346    none      none      none      none         557       629       574       610       681      1077    none      none      none      none  
dram[18]:      69862     69711    none      none      none      none         544       795       615       676       797       713    none      none      none      none  
dram[19]:      69921     70006    none      none      none      none         623       567       570       645       820       682    none      none      none      none  
dram[20]:      69211     69700    none      none      none      none         561       515       580       588       928       960    none      none      none      none  
dram[21]:      68886     69682    none      none      none      none         590       441       636       450       934       810    none      none      none      none  
dram[22]:      69842     69695    none      none      none      none         513       731       550       771       826       859    none      none      none      none  
dram[23]:      69936     70028    none      none      none      none         553       661       591       615       956       925    none      none      none      none  
dram[24]:      69344     69605    none      none      none      none         498       500       549       584       699       954    none      none      none      none  
dram[25]:      69125     69513    none      none      none      none         571       551       550       678      1062      1088    none      none      none      none  
dram[26]:      69821     69338    none      none      none      none         547       812       623       893       872      1136    none      none      none      none  
dram[27]:      70097     69786    none      none      none      none         616       628       653       720       926       668    none      none      none      none  
dram[28]:      69558     69372    none      none      none      none         580       687       537       696      1073      1083    none      none      none      none  
dram[29]:      69157     69834    none      none      none      none         582       467       600       594       948       803    none      none      none      none  
dram[30]:      69943     69798    none      none      none      none         667       829       632       734       757      1090    none      none      none      none  
dram[31]:      70156     69688    none      none      none      none         529       831       592       780       920       821    none      none      none      none  
maximum mf latency per bank:
dram[0]:       4145      4164       362       416       455       543       772      1216      1155      1282      1184      1263         0         0         0         0
dram[1]:       4147      4149       578       398       586       496       926      1187      1218      1247      1226      1217         0         0         0         0
dram[2]:       4149      4187       380       481       482       641       873      1407      1229      1738      1251      1415         0         0         0         0
dram[3]:       4163      4207       374       493       498       650       803      1841      1255      1904      1255      1497         0         0         0         0
dram[4]:       4137      4184       362       416       452       543       767      1284      1203      1284      1212      1269         0         0         0         0
dram[5]:       4139      4159       343       398       462       496       799      1180      1210      1259      1207      1271         0         0         0         0
dram[6]:       4167      4192       380       481       480       642      1014      1897      1229      2091      1265      1381         0         0         0         0
dram[7]:       4177      4214       374       493       494       649       799      1483      1249      1991      1277      2549         0         0         0         0
dram[8]:       4143      4163       362       416       452       543       767      1234      1208      1317      1211      1348         0         0         0         0
dram[9]:       4145      4159       343       398       462       496       799      1212      1202      1292      1202      1344         0         0         0         0
dram[10]:       4172      4191       380       481       480       642      1068      1343      1325      3286      1358      3639         0         0         0         0
dram[11]:       4188      4206       374       493       494       649      1097      2812      1283      3486      1336      2827         0         0         0         0
dram[12]:       4139      4181       362       416       452       543       767      1251      1196      1270      1216      1268         0         0         0         0
dram[13]:       4141      4158       343       398       462       496       799      1202      1213      1388      1213      1277         0         0         0         0
dram[14]:       4169      4184       380       481       480       642      1151      1243      1261      1492      1297      1850         0         0         0         0
dram[15]:       4179      4203       374       493       494       649       799      1832      1230      1995      1282      2020         0         0         0         0
dram[16]:       4140      4187       416       416       543       543      1183      1250      1198      1268      1204      1304         0         0         0         0
dram[17]:       4157      4158       398       398       496       497      1200      1197      1200      1242      1250      1244         0         0         0         0
dram[18]:       4183      4191       478       475       642       641      1294      1994      1359      2289      1342      2767         0         0         0         0
dram[19]:       4190      4208       493       494       650       650      1419      1261      1493      1897      1436      2402         0         0         0         0
dram[20]:       4145      4181       416       416       543       543      1198      1233      1232      1353      1232      1284         0         0         0         0
dram[21]:       4127      4183       398       398       496       497      1170      1262      1217      1344      1214      1377         0         0         0         0
dram[22]:       4188      4204       478       475       642       641      1226      3573      1442      3635      1504      3442         0         0         0         0
dram[23]:       4190      4223       493       494       650       650      1377      1586      1825      2697      1886      3465         0         0         0         0
dram[24]:       4155      4182       416       418       543       542      1228      1200      1325      1274      1351      1334         0         0         0         0
dram[25]:       4144      4177       398       397       496       488      1251      1210      1835      3695      1215      1322         0         0         0         0
dram[26]:       4184      4179       481       478       642       641      1259      1380      1304      3754      1288      3599         0         0         0         0
dram[27]:       4203      4201       493       492       649       649      1399      2435      1467      2672      1521      2878         0         0         0         0
dram[28]:       4171      4167       416       418       543       542      1245      1321      1331      2679      1289      1365         0         0         0         0
dram[29]:       4143      4205       398       397       496       488      1242      1283      1274      1868      1247      1392         0         0         0         0
dram[30]:       4199      4213       481       478       642       641      1311      2635      1861      3425      1964      3458         0         0         0         0
dram[31]:       4213      4215       493       492       649       649      1722      3408      1917      3635      1465      3041         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399776 n_act=8 n_pre=0 n_ref_event=0 n_req=367 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=380 bw_util=0.001628
n_activity=1246 dram_eff=0.5233
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400324i bk7: 48a 400273i bk8: 64a 400153i bk9: 64a 400150i bk10: 24a 400287i bk11: 16a 400347i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.700815
Bank_Level_Parallism_Col = 1.699063
Bank_Level_Parallism_Ready = 1.397239
write_to_read_ratio_blp_rw_average = 0.574941
GrpLevelPara = 1.674473 

BW Util details:
bwutil = 0.001628 
total_CMD = 400434 
util_bw = 652 
Wasted_Col = 207 
Wasted_Row = 0 
Idle = 399575 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 154 
rwq = 0 
CCDLc_limit_alone = 154 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399776 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 380 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 367 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 652 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001628 
Either_Row_CoL_Bus_Util = 0.001643 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003040 
queue_avg = 0.008291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.008291
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399855 n_act=8 n_pre=0 n_ref_event=0 n_req=348 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=304 bw_util=0.001438
n_activity=1015 dram_eff=0.5675
bk0: 8a 400421i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400283i bk7: 48a 400247i bk8: 64a 400171i bk9: 64a 400104i bk10: 24a 400244i bk11: 16a 400334i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.154054
Bank_Level_Parallism_Col = 2.149051
Bank_Level_Parallism_Ready = 1.671875
write_to_read_ratio_blp_rw_average = 0.462060
GrpLevelPara = 2.035230 

BW Util details:
bwutil = 0.001438 
total_CMD = 400434 
util_bw = 576 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 399694 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399855 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 304 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 348 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 576 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001438 
Either_Row_CoL_Bus_Util = 0.001446 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.008636 
queue_avg = 0.012259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0122592
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399777 n_act=8 n_pre=0 n_ref_event=0 n_req=367 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=380 bw_util=0.001628
n_activity=1296 dram_eff=0.5031
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400309i bk7: 48a 400252i bk8: 64a 400235i bk9: 64a 400133i bk10: 24a 400336i bk11: 16a 400329i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.590238
Bank_Level_Parallism_Col = 1.586089
Bank_Level_Parallism_Ready = 1.246933
write_to_read_ratio_blp_rw_average = 0.589510
GrpLevelPara = 1.558723 

BW Util details:
bwutil = 0.001628 
total_CMD = 400434 
util_bw = 652 
Wasted_Col = 229 
Wasted_Row = 0 
Idle = 399553 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399777 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 380 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 367 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 652 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001628 
Either_Row_CoL_Bus_Util = 0.001641 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.004566 
queue_avg = 0.005629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00562889
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399737 n_act=8 n_pre=0 n_ref_event=0 n_req=377 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.001728
n_activity=1418 dram_eff=0.488
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400312i bk7: 48a 400227i bk8: 64a 400243i bk9: 64a 400136i bk10: 24a 400349i bk11: 16a 400342i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.400201
Bank_Level_Parallism_Col = 1.395372
Bank_Level_Parallism_Ready = 1.141618
write_to_read_ratio_blp_rw_average = 0.615694
GrpLevelPara = 1.381288 

BW Util details:
bwutil = 0.001728 
total_CMD = 400434 
util_bw = 692 
Wasted_Col = 305 
Wasted_Row = 0 
Idle = 399437 

BW Util Bottlenecks: 
RCDc_limit = 77 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 251 
rwq = 0 
CCDLc_limit_alone = 251 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399737 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 692 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 692 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001728 
Either_Row_CoL_Bus_Util = 0.001741 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.004304 
queue_avg = 0.004213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00421293
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399812 n_act=8 n_pre=0 n_ref_event=0 n_req=358 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=344 bw_util=0.001538
n_activity=1178 dram_eff=0.5229
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400335i bk7: 48a 400279i bk8: 64a 400232i bk9: 64a 400129i bk10: 24a 400332i bk11: 16a 400343i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.701911
Bank_Level_Parallism_Col = 1.702564
Bank_Level_Parallism_Ready = 1.378247
write_to_read_ratio_blp_rw_average = 0.546154
GrpLevelPara = 1.676923 

BW Util details:
bwutil = 0.001538 
total_CMD = 400434 
util_bw = 616 
Wasted_Col = 169 
Wasted_Row = 0 
Idle = 399649 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399812 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 344 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 358 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 616 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001538 
Either_Row_CoL_Bus_Util = 0.001553 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003215 
queue_avg = 0.005279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00527927
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399841 n_act=8 n_pre=0 n_ref_event=0 n_req=351 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.001468
n_activity=1067 dram_eff=0.5511
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400329i bk7: 48a 400309i bk8: 64a 400226i bk9: 64a 400148i bk10: 24a 400333i bk11: 16a 400351i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.722148
Bank_Level_Parallism_Col = 1.720648
Bank_Level_Parallism_Ready = 1.372449
write_to_read_ratio_blp_rw_average = 0.512821
GrpLevelPara = 1.720648 

BW Util details:
bwutil = 0.001468 
total_CMD = 400434 
util_bw = 588 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 399689 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399841 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 351 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 588 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001468 
Either_Row_CoL_Bus_Util = 0.001481 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.005059 
queue_avg = 0.007215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00721467
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399775 n_act=8 n_pre=0 n_ref_event=0 n_req=367 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=380 bw_util=0.001628
n_activity=1273 dram_eff=0.5122
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400300i bk7: 48a 400287i bk8: 64a 400211i bk9: 64a 400145i bk10: 24a 400348i bk11: 16a 400344i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.581287
Bank_Level_Parallism_Ready = 1.271472
write_to_read_ratio_blp_rw_average = 0.584795
GrpLevelPara = 1.571930 

BW Util details:
bwutil = 0.001628 
total_CMD = 400434 
util_bw = 652 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 399574 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 154 
rwq = 0 
CCDLc_limit_alone = 154 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399775 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 380 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 367 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 652 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001628 
Either_Row_CoL_Bus_Util = 0.001646 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001517 
queue_avg = 0.004545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00454507
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399668 n_act=8 n_pre=0 n_ref_event=0 n_req=394 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=488 bw_util=0.001898
n_activity=1674 dram_eff=0.454
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400316i bk7: 48a 400254i bk8: 64a 400260i bk9: 64a 400114i bk10: 24a 400349i bk11: 16a 400305i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.250219
Bank_Level_Parallism_Col = 1.247577
Bank_Level_Parallism_Ready = 1.077632
write_to_read_ratio_blp_rw_average = 0.676652
GrpLevelPara = 1.240529 

BW Util details:
bwutil = 0.001898 
total_CMD = 400434 
util_bw = 760 
Wasted_Col = 379 
Wasted_Row = 0 
Idle = 399295 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 324 
rwq = 0 
CCDLc_limit_alone = 324 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399668 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 488 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 760 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 760 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001898 
Either_Row_CoL_Bus_Util = 0.001913 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002611 
queue_avg = 0.003499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0034987
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399788 n_act=8 n_pre=0 n_ref_event=0 n_req=364 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=368 bw_util=0.001598
n_activity=1199 dram_eff=0.5338
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400330i bk7: 48a 400259i bk8: 64a 400174i bk9: 64a 400085i bk10: 24a 400335i bk11: 16a 400351i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.813433
Bank_Level_Parallism_Col = 1.814768
Bank_Level_Parallism_Ready = 1.464062
write_to_read_ratio_blp_rw_average = 0.556946
GrpLevelPara = 1.790989 

BW Util details:
bwutil = 0.001598 
total_CMD = 400434 
util_bw = 640 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 399630 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399788 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 368 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 364 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 640 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001598 
Either_Row_CoL_Bus_Util = 0.001613 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003096 
queue_avg = 0.008506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00850577
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399793 n_act=8 n_pre=0 n_ref_event=0 n_req=363 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=364 bw_util=0.001588
n_activity=1174 dram_eff=0.5417
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400322i bk7: 48a 400284i bk8: 64a 400236i bk9: 64a 400146i bk10: 24a 400328i bk11: 16a 400301i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.667476
Bank_Level_Parallism_Col = 1.665854
Bank_Level_Parallism_Ready = 1.344340
write_to_read_ratio_blp_rw_average = 0.559756
GrpLevelPara = 1.658537 

BW Util details:
bwutil = 0.001588 
total_CMD = 400434 
util_bw = 636 
Wasted_Col = 188 
Wasted_Row = 0 
Idle = 399610 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399793 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 364 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 363 
total_req = 636 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 636 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001588 
Either_Row_CoL_Bus_Util = 0.001601 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.004680 
queue_avg = 0.007100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0070998
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399707 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=448 bw_util=0.001798
n_activity=1517 dram_eff=0.4746
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400298i bk7: 48a 400274i bk8: 64a 400221i bk9: 64a 400178i bk10: 24a 400327i bk11: 16a 400316i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.396603
Bank_Level_Parallism_Col = 1.395582
Bank_Level_Parallism_Ready = 1.137500
write_to_read_ratio_blp_rw_average = 0.643574
GrpLevelPara = 1.379518 

BW Util details:
bwutil = 0.001798 
total_CMD = 400434 
util_bw = 720 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 399433 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 229 
rwq = 0 
CCDLc_limit_alone = 229 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399707 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 448 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 720 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 720 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001798 
Either_Row_CoL_Bus_Util = 0.001816 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001376 
queue_avg = 0.003933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00393323
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399664 n_act=8 n_pre=0 n_ref_event=0 n_req=395 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=492 bw_util=0.001908
n_activity=1668 dram_eff=0.458
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400295i bk7: 48a 400241i bk8: 64a 400253i bk9: 64a 400160i bk10: 24a 400345i bk11: 16a 400324i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.247780
Bank_Level_Parallism_Col = 1.245098
Bank_Level_Parallism_Ready = 1.049738
write_to_read_ratio_blp_rw_average = 0.672906
GrpLevelPara = 1.233512 

BW Util details:
bwutil = 0.001908 
total_CMD = 400434 
util_bw = 764 
Wasted_Col = 362 
Wasted_Row = 0 
Idle = 399308 

BW Util Bottlenecks: 
RCDc_limit = 74 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 310 
rwq = 0 
CCDLc_limit_alone = 310 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399664 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 492 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 764 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 764 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001908 
Either_Row_CoL_Bus_Util = 0.001923 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002597 
queue_avg = 0.003202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00320153
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399736 n_act=8 n_pre=0 n_ref_event=0 n_req=377 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.001728
n_activity=1309 dram_eff=0.5286
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400325i bk7: 48a 400225i bk8: 64a 400189i bk9: 64a 400072i bk10: 24a 400310i bk11: 16a 400341i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.669913
Bank_Level_Parallism_Col = 1.670294
Bank_Level_Parallism_Ready = 1.404624
write_to_read_ratio_blp_rw_average = 0.614799
GrpLevelPara = 1.631121 

BW Util details:
bwutil = 0.001728 
total_CMD = 400434 
util_bw = 692 
Wasted_Col = 232 
Wasted_Row = 0 
Idle = 399510 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399736 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 692 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 692 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001728 
Either_Row_CoL_Bus_Util = 0.001743 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002865 
queue_avg = 0.009300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00929991
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399837 n_act=8 n_pre=0 n_ref_event=0 n_req=352 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.001478
n_activity=1098 dram_eff=0.5392
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400322i bk7: 48a 400303i bk8: 64a 400223i bk9: 64a 400172i bk10: 24a 400335i bk11: 16a 400328i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.711082
Bank_Level_Parallism_Col = 1.709549
Bank_Level_Parallism_Ready = 1.378378
write_to_read_ratio_blp_rw_average = 0.521220
GrpLevelPara = 1.689655 

BW Util details:
bwutil = 0.001478 
total_CMD = 400434 
util_bw = 592 
Wasted_Col = 166 
Wasted_Row = 0 
Idle = 399676 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399837 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 352 
total_req = 592 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 592 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001478 
Either_Row_CoL_Bus_Util = 0.001491 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.005025 
queue_avg = 0.006860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00686006
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399779 n_act=8 n_pre=0 n_ref_event=0 n_req=366 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.001618
n_activity=1313 dram_eff=0.4935
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400333i bk7: 48a 400270i bk8: 64a 400243i bk9: 64a 400151i bk10: 24a 400340i bk11: 16a 400301i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.567630
Bank_Level_Parallism_Col = 1.567442
Bank_Level_Parallism_Ready = 1.280864
write_to_read_ratio_blp_rw_average = 0.587209
GrpLevelPara = 1.548837 

BW Util details:
bwutil = 0.001618 
total_CMD = 400434 
util_bw = 648 
Wasted_Col = 217 
Wasted_Row = 0 
Idle = 399569 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 163 
rwq = 0 
CCDLc_limit_alone = 163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399779 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 366 
total_req = 648 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 648 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001618 
Either_Row_CoL_Bus_Util = 0.001636 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001527 
queue_avg = 0.004245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00424539
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399696 n_act=8 n_pre=0 n_ref_event=0 n_req=387 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=460 bw_util=0.001828
n_activity=1500 dram_eff=0.488
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 40a 400272i bk7: 48a 400273i bk8: 64a 400232i bk9: 64a 400153i bk10: 24a 400349i bk11: 16a 400335i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.354932
Bank_Level_Parallism_Col = 1.352427
Bank_Level_Parallism_Ready = 1.109290
write_to_read_ratio_blp_rw_average = 0.643689
GrpLevelPara = 1.338835 

BW Util details:
bwutil = 0.001828 
total_CMD = 400434 
util_bw = 732 
Wasted_Col = 302 
Wasted_Row = 0 
Idle = 399400 

BW Util Bottlenecks: 
RCDc_limit = 75 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 249 
rwq = 0 
CCDLc_limit_alone = 249 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399696 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 460 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 387 
total_req = 732 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 732 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001828 
Either_Row_CoL_Bus_Util = 0.001843 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002710 
queue_avg = 0.003631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00363106
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399754 n_act=8 n_pre=0 n_ref_event=0 n_req=372 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.001678
n_activity=1229 dram_eff=0.5468
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400308i bk7: 48a 400191i bk8: 64a 400172i bk9: 64a 400074i bk10: 16a 400345i bk11: 16a 400335i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.913730
Bank_Level_Parallism_Col = 1.909535
Bank_Level_Parallism_Ready = 1.541667
write_to_read_ratio_blp_rw_average = 0.599022
GrpLevelPara = 1.843521 

BW Util details:
bwutil = 0.001678 
total_CMD = 400434 
util_bw = 672 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 399611 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399754 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 372 
total_req = 672 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 672 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001678 
Either_Row_CoL_Bus_Util = 0.001698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00648546
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399815 n_act=8 n_pre=0 n_ref_event=0 n_req=357 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=340 bw_util=0.001528
n_activity=1111 dram_eff=0.5509
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400296i bk7: 48a 400307i bk8: 64a 400231i bk9: 64a 400136i bk10: 16a 400349i bk11: 16a 400362i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.684754
Bank_Level_Parallism_Col = 1.675325
Bank_Level_Parallism_Ready = 1.333333
write_to_read_ratio_blp_rw_average = 0.571429
GrpLevelPara = 1.666234 

BW Util details:
bwutil = 0.001528 
total_CMD = 400434 
util_bw = 612 
Wasted_Col = 162 
Wasted_Row = 0 
Idle = 399660 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399815 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 340 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 612 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 612 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001528 
Either_Row_CoL_Bus_Util = 0.001546 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001616 
queue_avg = 0.005045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00504453
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399734 n_act=8 n_pre=0 n_ref_event=0 n_req=377 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.001728
n_activity=1396 dram_eff=0.4957
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400281i bk7: 48a 400312i bk8: 64a 400220i bk9: 64a 400172i bk10: 16a 400331i bk11: 16a 400324i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.445975
Bank_Level_Parallism_Col = 1.439830
Bank_Level_Parallism_Ready = 1.196532
write_to_read_ratio_blp_rw_average = 0.642173
GrpLevelPara = 1.417465 

BW Util details:
bwutil = 0.001728 
total_CMD = 400434 
util_bw = 692 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 399490 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 196 
rwq = 0 
CCDLc_limit_alone = 196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399734 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 692 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 692 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001728 
Either_Row_CoL_Bus_Util = 0.001748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00388828
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399663 n_act=8 n_pre=0 n_ref_event=0 n_req=395 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=492 bw_util=0.001908
n_activity=1549 dram_eff=0.4932
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400287i bk7: 48a 400237i bk8: 64a 400185i bk9: 64a 400154i bk10: 16a 400344i bk11: 16a 400317i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.422201
Bank_Level_Parallism_Col = 1.416191
Bank_Level_Parallism_Ready = 1.175393
write_to_read_ratio_blp_rw_average = 0.682857
GrpLevelPara = 1.401905 

BW Util details:
bwutil = 0.001908 
total_CMD = 400434 
util_bw = 764 
Wasted_Col = 290 
Wasted_Row = 0 
Idle = 399380 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399663 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 492 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 764 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 764 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001908 
Either_Row_CoL_Bus_Util = 0.001925 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001297 
queue_avg = 0.003434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00343377
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399782 n_act=8 n_pre=0 n_ref_event=0 n_req=365 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=372 bw_util=0.001608
n_activity=1228 dram_eff=0.5244
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400303i bk7: 48a 400274i bk8: 64a 400243i bk9: 64a 400128i bk10: 16a 400354i bk11: 16a 400351i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.650246
Bank_Level_Parallism_Col = 1.644362
Bank_Level_Parallism_Ready = 1.305901
write_to_read_ratio_blp_rw_average = 0.593556
GrpLevelPara = 1.597274 

BW Util details:
bwutil = 0.001608 
total_CMD = 400434 
util_bw = 644 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 399622 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399782 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 372 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 365 
total_req = 644 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 644 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001608 
Either_Row_CoL_Bus_Util = 0.001628 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00392324
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399727 n_act=8 n_pre=0 n_ref_event=0 n_req=379 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=428 bw_util=0.001748
n_activity=1209 dram_eff=0.579
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400302i bk7: 48a 400219i bk8: 64a 400205i bk9: 64a 400024i bk10: 16a 400313i bk11: 16a 400339i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.828018
Bank_Level_Parallism_Col = 1.820366
Bank_Level_Parallism_Ready = 1.435714
write_to_read_ratio_blp_rw_average = 0.622426
GrpLevelPara = 1.771167 

BW Util details:
bwutil = 0.001748 
total_CMD = 400434 
util_bw = 700 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 399556 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399727 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 428 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 379 
total_req = 700 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 700 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001748 
Either_Row_CoL_Bus_Util = 0.001766 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001414 
queue_avg = 0.008618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00861815
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399658 n_act=8 n_pre=0 n_ref_event=0 n_req=396 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=496 bw_util=0.001918
n_activity=1633 dram_eff=0.4703
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400270i bk7: 48a 400277i bk8: 64a 400178i bk9: 64a 400180i bk10: 16a 400359i bk11: 16a 400294i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.317161
Bank_Level_Parallism_Col = 1.311372
Bank_Level_Parallism_Ready = 1.128906
write_to_read_ratio_blp_rw_average = 0.696751
GrpLevelPara = 1.292419 

BW Util details:
bwutil = 0.001918 
total_CMD = 400434 
util_bw = 768 
Wasted_Col = 345 
Wasted_Row = 0 
Idle = 399321 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 297 
rwq = 0 
CCDLc_limit_alone = 297 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399658 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 496 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 396 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001918 
Either_Row_CoL_Bus_Util = 0.001938 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0039632
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399636 n_act=8 n_pre=0 n_ref_event=0 n_req=402 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=520 bw_util=0.001978
n_activity=1704 dram_eff=0.4648
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400289i bk7: 48a 400246i bk8: 64a 400214i bk9: 64a 400128i bk10: 16a 400380i bk11: 16a 400311i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.311211
Bank_Level_Parallism_Col = 1.303330
Bank_Level_Parallism_Ready = 1.080808
write_to_read_ratio_blp_rw_average = 0.698470
GrpLevelPara = 1.296130 

BW Util details:
bwutil = 0.001978 
total_CMD = 400434 
util_bw = 792 
Wasted_Col = 323 
Wasted_Row = 0 
Idle = 399319 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 269 
rwq = 0 
CCDLc_limit_alone = 269 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399636 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 520 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 792 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 792 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001978 
Either_Row_CoL_Bus_Util = 0.001993 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002506 
queue_avg = 0.003344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00334387
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399736 n_act=8 n_pre=0 n_ref_event=0 n_req=377 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.001728
n_activity=1373 dram_eff=0.504
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400288i bk7: 48a 400263i bk8: 64a 400218i bk9: 64a 400160i bk10: 16a 400334i bk11: 16a 400362i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.516484
Bank_Level_Parallism_Col = 1.513812
Bank_Level_Parallism_Ready = 1.218208
write_to_read_ratio_blp_rw_average = 0.609945
GrpLevelPara = 1.488398 

BW Util details:
bwutil = 0.001728 
total_CMD = 400434 
util_bw = 692 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 399524 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 164 
rwq = 0 
CCDLc_limit_alone = 164 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399736 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 692 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 692 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001728 
Either_Row_CoL_Bus_Util = 0.001743 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002865 
queue_avg = 0.003931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00393073
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 1): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399801 n_act=8 n_pre=0 n_ref_event=0 n_req=361 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=356 bw_util=0.001568
n_activity=1188 dram_eff=0.5286
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400317i bk7: 48a 400278i bk8: 64a 400194i bk9: 64a 400135i bk10: 16a 400360i bk11: 16a 400346i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.677778
Bank_Level_Parallism_Col = 1.673697
Bank_Level_Parallism_Ready = 1.378981
write_to_read_ratio_blp_rw_average = 0.555831
GrpLevelPara = 1.665012 

BW Util details:
bwutil = 0.001568 
total_CMD = 400434 
util_bw = 628 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 399624 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 129 
rwq = 0 
CCDLc_limit_alone = 129 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399801 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 356 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 361 
total_req = 628 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 628 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001568 
Either_Row_CoL_Bus_Util = 0.001581 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.004739 
queue_avg = 0.005801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00580121
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 3): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399778 n_act=8 n_pre=0 n_ref_event=0 n_req=366 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.001618
n_activity=1352 dram_eff=0.4793
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400277i bk7: 48a 400312i bk8: 64a 400217i bk9: 64a 400192i bk10: 16a 400349i bk11: 16a 400350i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.428414
Bank_Level_Parallism_Col = 1.426829
Bank_Level_Parallism_Ready = 1.192901
write_to_read_ratio_blp_rw_average = 0.600887
GrpLevelPara = 1.411308 

BW Util details:
bwutil = 0.001618 
total_CMD = 400434 
util_bw = 648 
Wasted_Col = 260 
Wasted_Row = 0 
Idle = 399526 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 207 
rwq = 0 
CCDLc_limit_alone = 207 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399778 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 366 
total_req = 648 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 648 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001618 
Either_Row_CoL_Bus_Util = 0.001638 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00393073
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399693 n_act=8 n_pre=0 n_ref_event=0 n_req=388 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=464 bw_util=0.001838
n_activity=1593 dram_eff=0.462
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400280i bk7: 48a 400263i bk8: 64a 400237i bk9: 64a 400217i bk10: 16a 400368i bk11: 16a 400313i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.249300
Bank_Level_Parallism_Col = 1.246485
Bank_Level_Parallism_Ready = 1.044837
write_to_read_ratio_blp_rw_average = 0.646673
GrpLevelPara = 1.242737 

BW Util details:
bwutil = 0.001838 
total_CMD = 400434 
util_bw = 736 
Wasted_Col = 335 
Wasted_Row = 0 
Idle = 399363 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 280 
rwq = 0 
CCDLc_limit_alone = 280 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399693 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 464 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 388 
total_req = 736 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 736 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001838 
Either_Row_CoL_Bus_Util = 0.001850 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.004049 
queue_avg = 0.003244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00324398
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399812 n_act=8 n_pre=0 n_ref_event=0 n_req=358 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=344 bw_util=0.001538
n_activity=1141 dram_eff=0.5399
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400310i bk7: 48a 400307i bk8: 64a 400187i bk9: 64a 400141i bk10: 16a 400374i bk11: 16a 400362i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.721636
Bank_Level_Parallism_Col = 1.719787
Bank_Level_Parallism_Ready = 1.319805
write_to_read_ratio_blp_rw_average = 0.531208
GrpLevelPara = 1.685259 

BW Util details:
bwutil = 0.001538 
total_CMD = 400434 
util_bw = 616 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 399676 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399812 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 344 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 358 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 616 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001538 
Either_Row_CoL_Bus_Util = 0.001553 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003215 
queue_avg = 0.004960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00495962
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399717 n_act=8 n_pre=0 n_ref_event=0 n_req=382 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=440 bw_util=0.001778
n_activity=1309 dram_eff=0.5439
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400311i bk7: 48a 400206i bk8: 64a 400207i bk9: 64a 400148i bk10: 16a 400308i bk11: 16a 400297i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.630851
Bank_Level_Parallism_Col = 1.627137
Bank_Level_Parallism_Ready = 1.321629
write_to_read_ratio_blp_rw_average = 0.617521
GrpLevelPara = 1.576923 

BW Util details:
bwutil = 0.001778 
total_CMD = 400434 
util_bw = 712 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 399494 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399717 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 440 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 382 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 712 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001791 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.004184 
queue_avg = 0.005966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00596603
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399690 n_act=8 n_pre=0 n_ref_event=0 n_req=388 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=464 bw_util=0.001838
n_activity=1591 dram_eff=0.4626
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400288i bk7: 48a 400285i bk8: 64a 400184i bk9: 64a 400113i bk10: 16a 400326i bk11: 16a 400350i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.397338
Bank_Level_Parallism_Col = 1.395794
Bank_Level_Parallism_Ready = 1.201087
write_to_read_ratio_blp_rw_average = 0.655832
GrpLevelPara = 1.380497 

BW Util details:
bwutil = 0.001838 
total_CMD = 400434 
util_bw = 736 
Wasted_Col = 316 
Wasted_Row = 0 
Idle = 399382 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 271 
rwq = 0 
CCDLc_limit_alone = 271 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399690 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 464 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 388 
total_req = 736 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 736 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001838 
Either_Row_CoL_Bus_Util = 0.001858 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00388079
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400434 n_nop=399597 n_act=8 n_pre=0 n_ref_event=0 n_req=412 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=560 bw_util=0.002078
n_activity=1870 dram_eff=0.4449
bk0: 8a 400422i bk1: 8a 400422i bk2: 0a 400434i bk3: 0a 400434i bk4: 0a 400434i bk5: 0a 400434i bk6: 48a 400221i bk7: 48a 400263i bk8: 64a 400141i bk9: 64a 400123i bk10: 16a 400356i bk11: 16a 400314i bk12: 0a 400434i bk13: 0a 400434i bk14: 0a 400434i bk15: 0a 400434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.309120
Bank_Level_Parallism_Col = 1.306883
Bank_Level_Parallism_Ready = 1.168269
write_to_read_ratio_blp_rw_average = 0.693117
GrpLevelPara = 1.293927 

BW Util details:
bwutil = 0.002078 
total_CMD = 400434 
util_bw = 832 
Wasted_Col = 407 
Wasted_Row = 0 
Idle = 399195 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 359 
rwq = 0 
CCDLc_limit_alone = 359 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400434 
n_nop = 399597 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 560 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 832 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 832 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.002078 
Either_Row_CoL_Bus_Util = 0.002090 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003584 
queue_avg = 0.004088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00408806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[1]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[2]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[3]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[4]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[5]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[6]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[7]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[8]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[9]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[10]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[11]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[12]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[13]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[14]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[15]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[16]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[17]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[18]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[19]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[20]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[21]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[22]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[23]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[24]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[25]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[26]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[27]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[28]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[29]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[30]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[31]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[32]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[33]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[34]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[35]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[36]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[37]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[38]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[39]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[40]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[41]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[42]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[43]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[44]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[45]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[46]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[47]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[48]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[49]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[50]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[51]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[52]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[53]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[54]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[55]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[56]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[57]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[58]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[59]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[60]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[61]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[62]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[63]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_total_cache_accesses = 70784
L2_total_cache_misses = 9088
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 112270
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 112270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6528
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 288
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8576
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 112270
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=78976
icnt_total_pkts_simt_to_mem=78976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 78976
Req_Network_cycles = 533285
Req_Network_injected_packets_per_cycle =       0.1481 
Req_Network_conflicts_per_cycle =       0.1453
Req_Network_conflicts_per_cycle_util =       1.8225
Req_Bank_Level_Parallism =       1.8576
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1453
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1201

Reply_Network_injected_packets_num = 78976
Reply_Network_cycles = 533285
Reply_Network_injected_packets_per_cycle =        0.1481
Reply_Network_conflicts_per_cycle =        0.0244
Reply_Network_conflicts_per_cycle_util =       0.2811
Reply_Bank_Level_Parallism =       1.7042
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0007
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0019
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 29 sec (3329 sec)
gpgpu_simulation_rate = 166783 (inst/sec)
gpgpu_simulation_rate = 160 (cycle/sec)
gpgpu_silicon_slowdown = 7075000x
