Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp part: xc7vx485tffg1761-2
Design is defaulting to dcp top: mkPcieTop
INFO: [Netlist 29-17] Analyzing 6769 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/joonwonc/repos/hemiola-2/syn/integration/syn/vc707g2/.Xil/Vivado-28326-umma/dcp/mkPcieTop_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/joonwonc/workspace/bs/connectal/out/vc707g2/pcie2_7x_0/source/pcie2_7x_0-PCIE_X1Y0.xdc:121]
INFO: [Timing 38-2] Deriving generated clocks [/home/joonwonc/workspace/bs/connectal/out/vc707g2/pcie2_7x_0/source/pcie2_7x_0-PCIE_X1Y0.xdc:121]
create_generated_clock: Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 3158.398 ; gain = 966.945 ; free physical = 119231 ; free virtual = 222693
Finished Parsing XDC File [/home/joonwonc/repos/hemiola-2/syn/integration/syn/vc707g2/.Xil/Vivado-28326-umma/dcp/mkPcieTop_early.xdc]
Parsing XDC File [/home/joonwonc/repos/hemiola-2/syn/integration/syn/vc707g2/.Xil/Vivado-28326-umma/dcp/mkPcieTop.xdc]
Finished Parsing XDC File [/home/joonwonc/repos/hemiola-2/syn/integration/syn/vc707g2/.Xil/Vivado-28326-umma/dcp/mkPcieTop.xdc]
Parsing XDC File [/home/joonwonc/repos/hemiola-2/syn/integration/syn/vc707g2/.Xil/Vivado-28326-umma/dcp/mkPcieTop_late.xdc]
Finished Parsing XDC File [/home/joonwonc/repos/hemiola-2/syn/integration/syn/vc707g2/.Xil/Vivado-28326-umma/dcp/mkPcieTop_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3207.469 ; gain = 0.000 ; free physical = 119184 ; free virtual = 222645
Restored from archive | CPU: 0.110000 secs | Memory: 0.015259 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3207.469 ; gain = 0.000 ; free physical = 119184 ; free virtual = 222645
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4059 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1307 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2720 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

link_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:08 . Memory (MB): peak = 3207.469 ; gain = 2246.215 ; free physical = 119249 ; free virtual = 222644
