D1.2.198 TPIU_DEVTYPE, TPIU Device Type Register<BR>The TPIU_DEVTYPE characteristics are:<BR>Purpose Provides CoreSight discovery information for the TPIU.<BR>Usage constraints Privileged access permitted only. Unprivileged accesses generate a BusFault.<BR>This register is word accessible only. Halfword and byte accesses are UNPREDICTABLE.<BR>If the Main Extension is not implemented then it is IMPLEMENTATION DEFINED whether this<BR>register is accessible only to the debugger and RES0 for software. Otherwise the register is<BR>accessible to the debugger and software.<BR>Configurations Present only if CoreSight identification is implemented.<BR>This register is RES0 if CoreSight identification is not implemented.<BR>Present only if the TPIU is implemented.<BR>This register is RES0 if the TPIU is not implemented.<BR>Attributes 32-bit read-only register located at 0xE0040FCC.<BR>This register is not banked between Security states.<BR>Field descriptions<BR>The TPIU_DEVTYPE bit assignments are:<BR>Bits [31:8]<BR>Reserved, RES0.<BR>SUB, bits [7:4]<BR>Subtype. Component subtype.<BR>The possible values of this field are:<BR>0x0 Other. Only permitted if the MAJOR field reads as 0x0.<BR>0x1 Trace port. Only permitted if the MAJOR field reads as 0x1.<BR>This field reads as an IMPLEMENTATION DEFINED value.<BR>MAJOR, bits [3:0]<BR>Major type. Component major type.<BR>The possible values of this field are:<BR>0x0 Miscellaneous.<BR>0x1 Trace sink.<BR>This field reads as an IMPLEMENTATION DEFINED value.