# 02-rstclk

This code is a VHDL implementation of a synchronous reset and clock generator. The entity rstclk has four output signals: rst, clk, out1, and out2. The values of these signals change according to their respective processes in the architecture dataflow.
