// Seed: 1087710616
module module_0;
  assign id_1 = id_1;
  reg id_2;
  if (1'h0) reg id_3;
  else
    initial begin : LABEL_0
      begin : LABEL_0
        begin : LABEL_0
          begin : LABEL_0
            id_2 <= id_1;
          end
        end
      end
      id_2 = id_3;
      wait (1'b0) begin : LABEL_0
        id_3 = id_1 - 'b0;
      end
    end
  initial if (1'b0) id_1 = id_2;
  wire id_4;
  wire id_5;
  wor  id_6 = 1 * 1;
  wire id_7;
  wire id_8;
endmodule
module module_1 ();
  wire id_1, id_2, id_3, id_4, id_5;
  supply1 id_6 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
