
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o collisions_and_rotations_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui collisions_and_rotations_impl_1.udb 
// Netlist created on Tue Dec  5 19:05:43 2023
// Netlist written on Tue Dec  5 19:05:48 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module master ( ctrlr_data, osc, rotate_out, ctrlr_clk, ctrlr_latch, vsync, 
                hsync, rgb );
  input  ctrlr_data, osc;
  output rotate_out, ctrlr_clk, ctrlr_latch, vsync, hsync;
  output [5:0] rgb;
  wire   \vga_sync_portmap.rgb_row_9__N_1[8] , 
         \vga_sync_portmap.rgb_row_9__N_1[7] , \vga_sync_portmap.n10598 , 
         \rgb_row[8] , \vga_sync_portmap.n8111 , \rgb_row[7] , 
         \vga_sync_portmap.rgb_col_0__N_50 , 
         \vga_sync_portmap.rgb_row_0__N_30 , clk, \vga_sync_portmap.n8113 , 
         \vga_sync_portmap.rgb_col_9__N_31[8] , 
         \vga_sync_portmap.rgb_col_9__N_31[7] , \vga_sync_portmap.n10556 , 
         \rgb_col[8] , \vga_sync_portmap.n8142 , \rgb_col[7] , 
         \vga_sync_portmap.n8144 , \vga_sync_portmap.rgb_col_9__N_31[6] , 
         \vga_sync_portmap.rgb_col_9__N_31[5] , \vga_sync_portmap.n10553 , 
         \rgb_col[6] , \vga_sync_portmap.n8140 , \rgb_col[5] , 
         \vga_sync_portmap.rgb_col_9__N_31[4] , 
         \vga_sync_portmap.rgb_col_9__N_31[3] , \vga_sync_portmap.n10550 , 
         \rgb_col[4] , \vga_sync_portmap.n8138 , 
         \vga_sync_portmap.rgb_col[3]_2 , \vga_sync_portmap.rgb_row_9__N_1[6] , 
         \vga_sync_portmap.rgb_row_9__N_1[5] , \vga_sync_portmap.n10595 , 
         \rgb_row[6] , \vga_sync_portmap.n8109 , \rgb_row[5] , 
         \vga_sync_portmap.rgb_col_9__N_31[2] , 
         \vga_sync_portmap.rgb_col_9__N_31[1] , \vga_sync_portmap.n10547 , 
         \vga_sync_portmap.rgb_col[2]_2 , \vga_sync_portmap.n8136 , 
         \vga_sync_portmap.rgb_col[1]_2 , 
         \vga_sync_portmap.rgb_col_9__N_31[0] , \vga_sync_portmap.n10544 , 
         \vga_sync_portmap.rgb_col[0]_2 , VCC_net, 
         \vga_sync_portmap.rgb_row_9__N_1[4] , 
         \vga_sync_portmap.rgb_row_9__N_1[3] , \vga_sync_portmap.n10592 , 
         \rgb_row[4] , \vga_sync_portmap.n8107 , 
         \vga_sync_portmap.rgb_row[3]_2 , \vga_sync_portmap.rgb_row_9__N_1[2] , 
         \vga_sync_portmap.rgb_row_9__N_1[1] , \vga_sync_portmap.n10484 , 
         \vga_sync_portmap.rgb_row[2]_2 , \vga_sync_portmap.n8105 , 
         \vga_sync_portmap.rgb_row[1]_2 , \vga_sync_portmap.rgb_row_9__N_1[0] , 
         \vga_sync_portmap.n10481 , \vga_sync_portmap.rgb_row[0]_2 , 
         \vga_sync_portmap.rgb_row_9__N_1[9] , \vga_sync_portmap.n10601 , 
         \rgb_row[9] , \vga_sync_portmap.rgb_col_9__N_31[9] , 
         \vga_sync_portmap.n10559 , \rgb_col[9] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[15] , 
         \clock_manager_portmap.n10541 , \clock_manager_portmap.n8161 , 
         \game_clock_ctr[15] , \clock_manager_portmap.NEScount_7__N_67[10] , 
         \clock_manager_portmap.NEScount_7__N_67[9] , 
         \clock_manager_portmap.n10577 , \NEScount[2] , 
         \clock_manager_portmap.n8124 , \NEScount[1] , 
         \clock_manager_portmap.clk_counter_0__N_352 , 
         \clock_manager_portmap.n8126 , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[14] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[13] , 
         \clock_manager_portmap.n10538 , \game_clock_ctr[14] , 
         \clock_manager_portmap.n8159 , \game_clock_ctr[13] , 
         \clock_manager_portmap.NEScount_7__N_67[8] , 
         \clock_manager_portmap.NEScount_7__N_67[7] , 
         \clock_manager_portmap.n10574 , \NEScount[0] , 
         \clock_manager_portmap.n8122 , NESclk, 
         \clock_manager_portmap.game_clock_ctr_15__N_51[12] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[11] , 
         \clock_manager_portmap.n10535 , \game_clock_ctr[12] , 
         \clock_manager_portmap.n8157 , \game_clock_ctr[11] , 
         \clock_manager_portmap.NEScount_7__N_67[0] , 
         \clock_manager_portmap.n10562 , 
         \clock_manager_portmap.clk_counter[0] , \clock_manager_portmap.n8116 , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[10] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[9] , 
         \clock_manager_portmap.n10532 , \game_clock_ctr[10] , 
         \clock_manager_portmap.n8155 , \game_clock_ctr[9] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[8] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[7] , 
         \clock_manager_portmap.n10529 , \game_clock_ctr[8] , 
         \clock_manager_portmap.n8153 , \game_clock_ctr[7] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[6] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[5] , 
         \clock_manager_portmap.n10526 , \game_clock_ctr[6] , 
         \clock_manager_portmap.n8151 , 
         \clock_manager_portmap.game_clock_ctr[5]_2 , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[4] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[3] , 
         \clock_manager_portmap.n10523 , 
         \clock_manager_portmap.game_clock_ctr[4]_2 , 
         \clock_manager_portmap.n8149 , \game_clock_ctr[3] , 
         \clock_manager_portmap.NEScount_7__N_67[6] , 
         \clock_manager_portmap.NEScount_7__N_67[5] , 
         \clock_manager_portmap.n10571 , 
         \clock_manager_portmap.clk_counter[6] , \clock_manager_portmap.n8120 , 
         \clock_manager_portmap.clk_counter[5] , 
         \clock_manager_portmap.NEScount_7__N_67[18] , 
         \clock_manager_portmap.NEScount_7__N_67[17] , 
         \clock_manager_portmap.n10589 , 
         \clock_manager_portmap.clk_counter[18] , 
         \clock_manager_portmap.n8132 , 
         \clock_manager_portmap.clk_counter[17] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[2] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[1] , 
         \clock_manager_portmap.n10520 , 
         \clock_manager_portmap.game_clock_ctr[2]_2 , 
         \clock_manager_portmap.n8147 , \game_clock_ctr[1] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[0] , 
         \clock_manager_portmap.n10517 , \game_clock_ctr[0] , 
         \clock_manager_portmap.game_clock_N_324 , 
         \clock_manager_portmap.NEScount_7__N_67[16] , 
         \clock_manager_portmap.NEScount_7__N_67[15] , 
         \clock_manager_portmap.n10586 , 
         \clock_manager_portmap.clk_counter[16] , 
         \clock_manager_portmap.n8130 , \NEScount[7] , 
         \clock_manager_portmap.NEScount_7__N_67[14] , 
         \clock_manager_portmap.NEScount_7__N_67[13] , 
         \clock_manager_portmap.n10583 , \NEScount[6] , 
         \clock_manager_portmap.n8128 , \NEScount[5] , 
         \clock_manager_portmap.NEScount_7__N_67[2] , 
         \clock_manager_portmap.NEScount_7__N_67[1] , 
         \clock_manager_portmap.n10565 , 
         \clock_manager_portmap.clk_counter[2] , 
         \clock_manager_portmap.clk_counter[1] , \clock_manager_portmap.n8118 , 
         \clock_manager_portmap.NEScount_7__N_67[4] , 
         \clock_manager_portmap.NEScount_7__N_67[3] , 
         \clock_manager_portmap.n10568 , 
         \clock_manager_portmap.clk_counter[4] , 
         \clock_manager_portmap.clk_counter[3] , 
         \clock_manager_portmap.NEScount_7__N_67[12] , 
         \clock_manager_portmap.NEScount_7__N_67[11] , 
         \clock_manager_portmap.n10580 , \NEScount[4] , \NEScount[3] , 
         \piece_loc_1__3__N_83[1] , \game_logic_portmap.piece_loc_1__0__N_92 , 
         \piece_loc[1][1] , n945, \piece_loc[1][0] , n948, 
         \game_logic_portmap.piece_loc_0__0__N_105 , piece_loc_0__0__N_106, 
         game_clock, \game_logic_portmap.down_delay_1__N_206 , 
         \game_logic_portmap.down_delay_2__N_205[0] , 
         \game_logic_portmap.down_delay[1] , 
         \game_logic_portmap.down_delay[0] , n950, 
         \game_logic_portmap.n5_adj_384 , n4208, 
         \game_logic_portmap.right_delay_1__N_200 , 
         \game_logic_portmap.right_delay_2__N_199[0] , 
         \game_logic_portmap.right_delay[1] , 
         \game_logic_portmap.right_delay[0] , \game_logic_portmap.n6_adj_383 , 
         \game_logic_portmap.right_delay[2] , 
         \game_logic_portmap.left_delay_1__N_203 , 
         \game_logic_portmap.left_delay_2__N_202[0] , 
         \game_logic_portmap.left_delay[1] , 
         \game_logic_portmap.left_delay[0] , \game_logic_portmap.n6_adj_382 , 
         \game_logic_portmap.left_delay[2] , 
         \game_logic_portmap.sel_delay_1__N_197 , 
         \game_logic_portmap.sel_delay_2__N_196[0] , 
         \game_logic_portmap.sel_delay[0] , \game_logic_portmap.sel_delay[1] , 
         \game_logic_portmap.sel_delay[2] , \game_logic_portmap.n6 , 
         \game_logic_portmap.rotate_delay_1__N_194 , 
         \game_logic_portmap.rotate_delay_2__N_193[0] , 
         \game_logic_portmap.rotate_delay[1] , 
         \game_logic_portmap.rotate_delay[0] , \game_logic_portmap.n5 , 
         \game_logic_portmap.right_delay_2__N_199[2] , 
         \game_logic_portmap.left_delay_2__N_202[2] , 
         \game_logic_portmap.piece_loc_1__3__N_83[2] , 
         \game_logic_portmap.piece_loc_1__3__N_83[3] , \piece_loc[1][2] , 
         \game_logic_portmap.n4_adj_387 , \future_piece_loc_1__3__N_212[2] , 
         \game_logic_portmap.n6_adj_386 , \piece_loc[1][3] , 
         \future_piece_loc_1__3__N_212[3] , 
         \game_logic_portmap.piece_shape_15__N_109[0]$n3 , 
         \game_logic_portmap.piece_shape_15__N_109[1]$n2 , 
         \game_logic_portmap.piece_code[0] , \game_logic_portmap.n1398[0] , 
         \game_logic_portmap.piece_code[1] , 
         \game_logic_portmap.piece_shape_15__N_107[0]$n5 , 
         \game_logic_portmap.piece_shape_15__N_107[1]$n4 , 
         \game_logic_portmap.piece_rotation[0] , 
         \game_logic_portmap.piece_rotation[1] , 
         \game_logic_portmap.piece_loc_0__2__N_98 , 
         \game_logic_portmap.piece_loc_0__3__N_95 , 
         \game_logic_portmap.n4_adj_388 , \piece_loc[0][2] , 
         \game_logic_portmap.n1050 , \piece_loc[0][3] , 
         \game_logic_portmap.piece_loc_0__0__N_104 , 
         \game_logic_portmap.piece_loc_0__1__N_101 , 
         \game_logic_portmap.n4207 , \piece_loc[0][0] , \piece_loc[0][1] , 
         \nes_controller_portmap.shift_reg[3].sig_001.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[4].sig_000.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[3] , 
         \nes_controller_portmap.shift_reg[4] , ctrlr_clk_c, 
         \nes_controller_portmap.shift_reg[5] , 
         \nes_controller_portmap.shift_reg[1].sig_003.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[2].sig_002.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[1] , 
         \nes_controller_portmap.shift_reg[2] , 
         \nes_controller_portmap.shift_reg_0__N_211 , 
         \nes_controller_portmap.shift_reg[0].sig_004.FeedThruLUT , 
         ctrlr_data_c, \nes_controller_portmap.shift_reg[0] , 
         \game_logic_portmap.collision_left , 
         \game_logic_portmap.special_background_1__N_187 , collision_down, 
         \game_logic_portmap.collision_right , \special_background[1] , 
         \game_logic_portmap.collision_left_N_327 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] , 
         \game_logic_portmap.collision_check_portmap.n10296 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] , 
         \future_piece_loc[1][1] , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] , 
         \game_logic_portmap.collision_check_portmap.n10281 , n5, 
         \renderer_portmap.n4_adj_361 , 
         \game_logic_portmap.rotate_delay_2__N_193[2] , 
         \game_logic_portmap.rotate_delay[2] , rotate_out_c, 
         \nes_controller_portmap.sel_N_323 , sel, \game_logic_portmap.n9316 , 
         down_button, collision_down_N_329, 
         \game_logic_portmap.collision_check_portmap.collision_down_N_330 , 
         \game_logic_portmap.collision_check_portmap.hit_piece , 
         \game_logic_portmap.n4244 , move_down_auto, 
         \game_logic_portmap.n10030 , \game_logic_portmap.n10027 , 
         \game_logic_portmap.n9633 , \game_logic_portmap.n9634 , 
         \game_logic_portmap.n4 , \game_logic_portmap.n7_adj_385 , 
         \game_logic_portmap.collision_check_portmap.n9569 , 
         \game_logic_portmap.n7 , \game_logic_portmap.n79 , right_button, 
         \game_logic_portmap.collision_check_portmap.collision_right_N_328 , 
         left_button, 
         \game_logic_portmap.collision_check_portmap.future_piece_loc_0__0__N_223 
         , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_220 
         , \game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 , 
         \game_logic_portmap.collision_check_portmap.n9613 , 
         \game_logic_portmap.collision_check_portmap.n10 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] , 
         \game_logic_portmap.collision_check_portmap.n4237 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_245 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_246 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_247 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2[3] , 
         \game_logic_portmap.collision_check_portmap.n10_adj_364 , 
         \game_logic_portmap.collision_check_portmap.n9612 , 
         \game_logic_portmap.collision_check_portmap.n5663 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_230 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2[1] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1[3] , 
         \piece_shape[15] , \piece_shape[9] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_231 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_232 , 
         \game_logic_portmap.collision_check_portmap.hit_piece_N_353 , 
         \game_logic_portmap.collision_check_portmap.n9604 , 
         \game_logic_portmap.collision_check_portmap.n10057 , 
         \game_logic_portmap.collision_check_portmap.n2916[0] , 
         \game_logic_portmap.collision_check_portmap.n4254 , 
         \game_logic_portmap.collision_check_portmap.n4441 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_267 , 
         \game_logic_portmap.collision_check_portmap.n10_adj_365 , 
         \game_logic_portmap.collision_check_portmap.n9624 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_260 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2[2] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3[3] , 
         \piece_shape[7] , \piece_shape[10] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_261 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_262 , 
         \game_logic_portmap.collision_check_portmap.n19 , 
         \game_logic_portmap.n4206 , 
         \game_logic_portmap.collision_check_portmap.n9635 , 
         \game_logic_portmap.collision_check_portmap.n9636 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_285 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_271 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_272 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_273 , 
         \game_logic_portmap.collision_check_portmap.n70 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4[3] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_279 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_278 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4[1] , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 , 
         \game_logic_portmap.collision_check_portmap.n9136 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_380 , 
         \game_logic_portmap.collision_check_portmap.n9637 , 
         \game_logic_portmap.collision_check_portmap.n34 , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row[1] , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row[0] , 
         \game_logic_portmap.collision_check_portmap.n9584 , 
         \game_logic_portmap.collision_check_portmap.n3258 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_238 , 
         \game_logic_portmap.collision_check_portmap.n4230 , 
         \game_logic_portmap.collision_check_portmap.n805[2] , 
         \game_logic_portmap.collision_check_portmap.n805[3] , 
         \game_logic_portmap.collision_check_portmap.n1067[2] , 
         \game_logic_portmap.collision_check_portmap.n2_adj_369 , 
         \game_logic_portmap.collision_check_portmap.n10048 , 
         \game_logic_portmap.collision_check_portmap.n10045 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_286 , 
         \game_logic_portmap.collision_check_portmap.n1087[2] , 
         \game_logic_portmap.collision_check_portmap.n1092[2] , 
         \game_logic_portmap.collision_check_portmap.n5 , 
         \game_logic_portmap.collision_check_portmap.n3 , 
         \game_logic_portmap.collision_check_portmap.n10282 , 
         \game_logic_portmap.collision_check_portmap.n2 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_237 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2[0] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1[1] , 
         \piece_shape[8] , \piece_shape[13] , 
         \game_logic_portmap.collision_check_portmap.n17 , 
         \game_logic_portmap.collision_check_portmap.n4454 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_2__N_233 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1[2] , 
         \piece_shape[11] , \piece_shape[14] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_2__N_234 , 
         \game_logic_portmap.collision_check_portmap.n20 , 
         \game_logic_portmap.collision_check_portmap.n274[5] , 
         \game_logic_portmap.collision_check_portmap.n4451 , 
         \game_logic_portmap.collision_check_portmap.n3_adj_371 , 
         \game_logic_portmap.collision_check_portmap.n4452 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_0__N_241 , 
         \game_logic_portmap.collision_check_portmap.n3_adj_373 , 
         \game_logic_portmap.collision_check_portmap.n4444 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_372 , 
         \game_logic_portmap.collision_check_portmap.n9597 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_1__N_263 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3[1] , 
         \piece_shape[3] , \piece_shape[5] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_1__N_264 , 
         \game_logic_portmap.collision_check_portmap.n18 , 
         \game_logic_portmap.collision_check_portmap.n9620 , 
         \game_logic_portmap.collision_check_portmap.n6 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_374 , 
         \game_logic_portmap.collision_check_portmap.n9622 , 
         \game_logic_portmap.collision_check_portmap.n5655 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_2__N_248 , 
         \game_logic_portmap.collision_check_portmap.n7838 , 
         \game_logic_portmap.collision_check_portmap.n9593 , 
         \game_logic_portmap.collision_check_portmap.n7846 , 
         \game_logic_portmap.collision_check_portmap.n5_adj_375 , 
         \game_logic_portmap.collision_check_portmap.n5_adj_376 , 
         \game_logic_portmap.collision_check_portmap.n416 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_1__N_252 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_1__N_253 , 
         \game_logic_portmap.collision_check_portmap.n5_adj_378 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_366 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_368 , 
         \game_logic_portmap.collision_check_portmap.n9161 , 
         \game_logic_portmap.collision_check_portmap.n67 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 
         , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] 
         , \game_logic_portmap.collision_check_portmap.n5650 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_379 , 
         \game_logic_portmap.collision_check_portmap.n2096 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_268 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_270 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3[0] , 
         \game_logic_portmap.collision_check_portmap.n6_adj_381 , 
         \game_logic_portmap.collision_check_portmap.n2875[0] , n4171, 
         \renderer_portmap.n8 , n9126, \renderer_portmap.n10 , 
         \renderer_portmap.n9548 , \renderer_portmap.n1[1] , 
         \renderer_portmap.n9547 , \renderer_portmap.n1[2] , 
         \renderer_portmap.n10039 , \renderer_portmap.n9538 , 
         \renderer_portmap.n9539 , \piece_shape[0] , \piece_shape[1] , 
         \renderer_portmap.n10042 , \renderer_portmap.n9586 , 
         \board_index_x_real[3] , \board_index_x_real[2] , 
         \renderer_portmap.n10033 , \renderer_portmap.n9623 , 
         \renderer_portmap.n6_adj_362 , \renderer_portmap.n9557 , 
         \renderer_portmap.n4074 , \renderer_portmap.n163 , 
         \renderer_portmap.n9514 , \renderer_portmap.n10051 , 
         \renderer_portmap.n9515 , \renderer_portmap.n9518 , 
         \renderer_portmap.n9517 , \renderer_portmap.n10054 , 
         \vga_sync_portmap.n10 , n8508, \vga_sync_portmap.n7761 , 
         \vga_sync_portmap.n54 , n35, \vga_sync_portmap.n8 , 
         \vga_sync_portmap.n12 , rgb_c_4_N_295, rgb_c_0_N_309, rgb_c_1_N_306, 
         \vga_sync_portmap.n14 , n3049, \vga_sync_portmap.n15 , rgb_c_3_N_297, 
         \renderer_portmap.rgb_c_3_N_300 , \renderer_portmap.n9 , n1301, 
         \renderer_portmap.n14_adj_359 , \renderer_portmap.rgb_c_0_N_311 , 
         \vga_sync_portmap.vsync_c_N_315 , n7758, \vga_sync_portmap.n1 , 
         \vga_sync_portmap.n6 , vsync_c, \renderer_portmap.rgb_c_0_N_312 , 
         rgb_c_0_N_310, rgb_c_0, \special_background[0] , rgb_c_1_N_308, 
         \renderer_portmap.rgb_c_4_N_296 , \vga_sync_portmap.hsync_c_N_313 , 
         hsync_c, \renderer_portmap.n9543 , \renderer_portmap.n24 , 
         \renderer_portmap.board_index_x_real[4] , \renderer_portmap.n1961 , 
         \renderer_portmap.n6_adj_357 , \renderer_portmap.rgb_c_1_N_305 , 
         rgb_c_1, \game_logic_portmap.down_delay[2] , 
         \clock_manager_portmap.n32 , n1118, \clock_manager_portmap.n4281 , 
         \clock_manager_portmap.n9328 , \clock_manager_portmap.n10_adj_389 , 
         \clock_manager_portmap.n9370 , \clock_manager_portmap.n4154 , 
         \nes_controller_portmap.ctrlr_clk_c_N_318 , n4270, 
         \clock_manager_portmap.n12 , ctrlr_latch_c_N_316, 
         \clock_manager_portmap.n9338 , \clock_manager_portmap.n10 , n37, 
         n9322, \clock_manager_portmap.n26 , \game_logic_portmap.n4157 , 
         \clock_manager_portmap.game_clock_N_324$n0 , n6600, n12, n6, n11, 
         \game_logic_portmap.n88 , \piece_shape[4] , \piece_shape[12] , 
         \game_logic_portmap.n9 , \piece_shape[2] , \piece_shape[6] , 
         \game_logic_portmap.n77 , \game_logic_portmap.n9580 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4[2] , 
         \game_logic_portmap.collision_check_portmap.hit_piece_N_354 , 
         \game_logic_portmap.n9581 , 
         \game_logic_portmap.down_delay_2__N_205[2] , 
         \game_logic_portmap.n9306 , first_time_N_332, first_time, 
         \game_logic_portmap.sel_delay_2__N_196[2] , \game_logic_portmap.n16 , 
         \game_logic_portmap.n17 , 
         \game_logic_portmap.piece_shape_15__N_107[1] , 
         \game_logic_portmap.piece_shape_15__N_107[0] , 
         \game_logic_portmap.n4218 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_0__N_256 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_0__N_257 , 
         \game_logic_portmap.collision_check_portmap.n8 , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 , 
         \game_logic_portmap.collision_check_portmap.n9599 , 
         \game_logic_portmap.collision_check_portmap.n1037[3] , 
         \game_logic_portmap.collision_check_portmap.n4453 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_0__N_242 , 
         \game_logic_portmap.collision_check_portmap.n10291 , 
         \game_logic_portmap.collision_check_portmap.n9734 , 
         \game_logic_portmap.collision_check_portmap.n9631 , 
         \game_logic_portmap.collision_check_portmap.n4262 , 
         \game_logic_portmap.collision_check_portmap.n9574 , 
         \game_logic_portmap.collision_check_portmap.n8_adj_370 , 
         \game_logic_portmap.collision_check_portmap.n9571 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_282 , 
         \game_logic_portmap.collision_check_portmap.n8304 , 
         \game_logic_portmap.collision_check_portmap.n9559 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_287 , 
         \game_logic_portmap.collision_check_portmap.n3102 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1[0] , 
         \game_logic_portmap.collision_check_portmap.n16 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4[0] , 
         \game_logic_portmap.collision_check_portmap.overlap_row_3[2] , 
         \game_logic_portmap.collision_check_portmap.hit_piece_N_356 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_283 , 
         \game_logic_portmap.collision_check_portmap.n4221 , 
         \game_logic_portmap.collision_check_portmap.n4256 , 
         \game_logic_portmap.collision_check_portmap.n10288 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_377 , 
         \game_logic_portmap.collision_check_portmap.n5666 , 
         \game_logic_portmap.collision_check_portmap.n481[10] , 
         \game_logic_portmap.collision_check_portmap.n1022[3] , 
         \game_logic_portmap.collision_check_portmap.n9532 , 
         \game_logic_portmap.collision_check_portmap.n4449 , 
         \game_logic_portmap.collision_check_portmap.n9566 , 
         \game_logic_portmap.collision_check_portmap.n9618 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_2__N_249 , 
         \game_logic_portmap.collision_check_portmap.n9736 , 
         \game_logic_portmap.collision_check_portmap.n9533 , 
         \game_logic_portmap.collision_check_portmap.n4260 , 
         \game_logic_portmap.collision_check_portmap.hit_piece_N_355 , 
         \game_logic_portmap.collision_check_portmap.n9594 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_274 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_275 , 
         \game_logic_portmap.collision_check_portmap.n10240 , 
         \renderer_portmap.n9300 , \renderer_portmap.n4052 , 
         \renderer_portmap.n6660 , \renderer_portmap.n13 , 
         \renderer_portmap.n11_c , \renderer_portmap.n6 , 
         \renderer_portmap.n16 , \renderer_portmap.rgb_c_5_N_289 , rgb_c_5, 
         rgb_c_4, \renderer_portmap.rgb_c_3_N_299 , rgb_c_3, 
         \renderer_portmap.rgb_c_2_N_301 , rgb_c_2, \renderer_portmap.n6614 , 
         \renderer_portmap.n1489[2] , \renderer_portmap.n6644 , 
         \renderer_portmap.n14 , \renderer_portmap.n4 , 
         \renderer_portmap.n6_adj_358 , 
         \nes_controller_portmap.ctrlr_latch_c_N_317 , ctrlr_latch_c, 
         \game_logic_portmap.piece_code[2] , 
         \game_logic_portmap.piece_shape_15__N_109[2] , 
         \game_logic_portmap.piece_shape_15__N_109[1] , move_down_auto_N_331, 
         \game_logic_portmap.piece_shape_15__N_109[2]$n1 , 
         \game_logic_portmap.piece_shape_15__N_109[0] , osc_c, 
         \clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ;

  vga_sync_portmap_SLICE_0 \vga_sync_portmap.SLICE_0 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[8] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[7] ), .D1(\vga_sync_portmap.n10598 ), 
    .C1(\rgb_row[8] ), .D0(\vga_sync_portmap.n8111 ), .C0(\rgb_row[7] ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8111 ), .CIN1(\vga_sync_portmap.n10598 ), 
    .Q0(\rgb_row[7] ), .Q1(\rgb_row[8] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[7] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[8] ), 
    .COUT1(\vga_sync_portmap.n8113 ), .COUT0(\vga_sync_portmap.n10598 ));
  vga_sync_portmap_SLICE_1 \vga_sync_portmap.SLICE_1 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[8] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[7] ), 
    .D1(\vga_sync_portmap.n10556 ), .C1(\rgb_col[8] ), 
    .D0(\vga_sync_portmap.n8142 ), .C0(\rgb_col[7] ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8142 ), .CIN1(\vga_sync_portmap.n10556 ), 
    .Q0(\rgb_col[7] ), .Q1(\rgb_col[8] ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[7] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[8] ), 
    .COUT1(\vga_sync_portmap.n8144 ), .COUT0(\vga_sync_portmap.n10556 ));
  vga_sync_portmap_SLICE_2 \vga_sync_portmap.SLICE_2 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[6] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[5] ), 
    .D1(\vga_sync_portmap.n10553 ), .C1(\rgb_col[6] ), 
    .D0(\vga_sync_portmap.n8140 ), .C0(\rgb_col[5] ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8140 ), .CIN1(\vga_sync_portmap.n10553 ), 
    .Q0(\rgb_col[5] ), .Q1(\rgb_col[6] ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[5] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[6] ), 
    .COUT1(\vga_sync_portmap.n8142 ), .COUT0(\vga_sync_portmap.n10553 ));
  vga_sync_portmap_SLICE_3 \vga_sync_portmap.SLICE_3 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[4] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[3] ), 
    .D1(\vga_sync_portmap.n10550 ), .C1(\rgb_col[4] ), 
    .D0(\vga_sync_portmap.n8138 ), .C0(\vga_sync_portmap.rgb_col[3]_2 ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8138 ), .CIN1(\vga_sync_portmap.n10550 ), 
    .Q0(\vga_sync_portmap.rgb_col[3]_2 ), .Q1(\rgb_col[4] ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[3] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[4] ), 
    .COUT1(\vga_sync_portmap.n8140 ), .COUT0(\vga_sync_portmap.n10550 ));
  vga_sync_portmap_SLICE_4 \vga_sync_portmap.SLICE_4 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[6] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[5] ), .D1(\vga_sync_portmap.n10595 ), 
    .C1(\rgb_row[6] ), .D0(\vga_sync_portmap.n8109 ), .C0(\rgb_row[5] ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8109 ), .CIN1(\vga_sync_portmap.n10595 ), 
    .Q0(\rgb_row[5] ), .Q1(\rgb_row[6] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[5] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[6] ), 
    .COUT1(\vga_sync_portmap.n8111 ), .COUT0(\vga_sync_portmap.n10595 ));
  vga_sync_portmap_SLICE_5 \vga_sync_portmap.SLICE_5 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[2] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[1] ), 
    .D1(\vga_sync_portmap.n10547 ), .C1(\vga_sync_portmap.rgb_col[2]_2 ), 
    .D0(\vga_sync_portmap.n8136 ), .C0(\vga_sync_portmap.rgb_col[1]_2 ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8136 ), .CIN1(\vga_sync_portmap.n10547 ), 
    .Q0(\vga_sync_portmap.rgb_col[1]_2 ), .Q1(\vga_sync_portmap.rgb_col[2]_2 ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[1] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[2] ), 
    .COUT1(\vga_sync_portmap.n8138 ), .COUT0(\vga_sync_portmap.n10547 ));
  vga_sync_portmap_SLICE_6 \vga_sync_portmap.SLICE_6 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[0] ), 
    .D1(\vga_sync_portmap.n10544 ), .C1(\vga_sync_portmap.rgb_col[0]_2 ), 
    .B1(VCC_net), .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN1(\vga_sync_portmap.n10544 ), .Q1(\vga_sync_portmap.rgb_col[0]_2 ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[0] ), 
    .COUT1(\vga_sync_portmap.n8136 ), .COUT0(\vga_sync_portmap.n10544 ));
  vga_sync_portmap_SLICE_7 \vga_sync_portmap.SLICE_7 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[4] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[3] ), .D1(\vga_sync_portmap.n10592 ), 
    .C1(\rgb_row[4] ), .D0(\vga_sync_portmap.n8107 ), 
    .C0(\vga_sync_portmap.rgb_row[3]_2 ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8107 ), .CIN1(\vga_sync_portmap.n10592 ), 
    .Q0(\vga_sync_portmap.rgb_row[3]_2 ), .Q1(\rgb_row[4] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[3] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[4] ), 
    .COUT1(\vga_sync_portmap.n8109 ), .COUT0(\vga_sync_portmap.n10592 ));
  vga_sync_portmap_SLICE_8 \vga_sync_portmap.SLICE_8 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[2] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[1] ), .D1(\vga_sync_portmap.n10484 ), 
    .C1(\vga_sync_portmap.rgb_row[2]_2 ), .D0(\vga_sync_portmap.n8105 ), 
    .C0(\vga_sync_portmap.rgb_row[1]_2 ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8105 ), .CIN1(\vga_sync_portmap.n10484 ), 
    .Q0(\vga_sync_portmap.rgb_row[1]_2 ), .Q1(\vga_sync_portmap.rgb_row[2]_2 ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[1] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[2] ), 
    .COUT1(\vga_sync_portmap.n8107 ), .COUT0(\vga_sync_portmap.n10484 ));
  vga_sync_portmap_SLICE_9 \vga_sync_portmap.SLICE_9 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[0] ), .D1(\vga_sync_portmap.n10481 ), 
    .C1(\vga_sync_portmap.rgb_row[0]_2 ), .B1(VCC_net), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN1(\vga_sync_portmap.n10481 ), .Q1(\vga_sync_portmap.rgb_row[0]_2 ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[0] ), 
    .COUT1(\vga_sync_portmap.n8105 ), .COUT0(\vga_sync_portmap.n10481 ));
  vga_sync_portmap_SLICE_10 \vga_sync_portmap.SLICE_10 ( 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[9] ), .D1(\vga_sync_portmap.n10601 ), 
    .D0(\vga_sync_portmap.n8113 ), .C0(\rgb_row[9] ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8113 ), .CIN1(\vga_sync_portmap.n10601 ), 
    .Q0(\rgb_row[9] ), .F0(\vga_sync_portmap.rgb_row_9__N_1[9] ), 
    .COUT0(\vga_sync_portmap.n10601 ));
  vga_sync_portmap_SLICE_11 \vga_sync_portmap.SLICE_11 ( 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[9] ), 
    .D1(\vga_sync_portmap.n10559 ), .D0(\vga_sync_portmap.n8144 ), 
    .C0(\rgb_col[9] ), .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8144 ), .CIN1(\vga_sync_portmap.n10559 ), 
    .Q0(\rgb_col[9] ), .F0(\vga_sync_portmap.rgb_col_9__N_31[9] ), 
    .COUT0(\vga_sync_portmap.n10559 ));
  clock_manager_portmap_SLICE_12 \clock_manager_portmap.SLICE_12 ( 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[15] ), 
    .D1(\clock_manager_portmap.n10541 ), .D0(\clock_manager_portmap.n8161 ), 
    .C0(\game_clock_ctr[15] ), .CLK(clk), .CIN0(\clock_manager_portmap.n8161 ), 
    .CIN1(\clock_manager_portmap.n10541 ), .Q0(\game_clock_ctr[15] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[15] ), 
    .COUT0(\clock_manager_portmap.n10541 ));
  clock_manager_portmap_SLICE_13 \clock_manager_portmap.SLICE_13 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[10] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[9] ), 
    .D1(\clock_manager_portmap.n10577 ), .C1(\NEScount[2] ), 
    .D0(\clock_manager_portmap.n8124 ), .C0(\NEScount[1] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_352 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8124 ), 
    .CIN1(\clock_manager_portmap.n10577 ), .Q0(\NEScount[1] ), 
    .Q1(\NEScount[2] ), .F0(\clock_manager_portmap.NEScount_7__N_67[9] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[10] ), 
    .COUT1(\clock_manager_portmap.n8126 ), 
    .COUT0(\clock_manager_portmap.n10577 ));
  clock_manager_portmap_SLICE_14 \clock_manager_portmap.SLICE_14 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[14] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[13] ), 
    .D1(\clock_manager_portmap.n10538 ), .C1(\game_clock_ctr[14] ), 
    .D0(\clock_manager_portmap.n8159 ), .C0(\game_clock_ctr[13] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8159 ), 
    .CIN1(\clock_manager_portmap.n10538 ), .Q0(\game_clock_ctr[13] ), 
    .Q1(\game_clock_ctr[14] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[13] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[14] ), 
    .COUT1(\clock_manager_portmap.n8161 ), 
    .COUT0(\clock_manager_portmap.n10538 ));
  clock_manager_portmap_SLICE_15 \clock_manager_portmap.SLICE_15 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[8] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[7] ), 
    .D1(\clock_manager_portmap.n10574 ), .C1(\NEScount[0] ), 
    .D0(\clock_manager_portmap.n8122 ), .C0(NESclk), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_352 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8122 ), 
    .CIN1(\clock_manager_portmap.n10574 ), .Q0(NESclk), .Q1(\NEScount[0] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[7] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[8] ), 
    .COUT1(\clock_manager_portmap.n8124 ), 
    .COUT0(\clock_manager_portmap.n10574 ));
  clock_manager_portmap_SLICE_16 \clock_manager_portmap.SLICE_16 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[12] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[11] ), 
    .D1(\clock_manager_portmap.n10535 ), .C1(\game_clock_ctr[12] ), 
    .D0(\clock_manager_portmap.n8157 ), .C0(\game_clock_ctr[11] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8157 ), 
    .CIN1(\clock_manager_portmap.n10535 ), .Q0(\game_clock_ctr[11] ), 
    .Q1(\game_clock_ctr[12] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[11] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[12] ), 
    .COUT1(\clock_manager_portmap.n8159 ), 
    .COUT0(\clock_manager_portmap.n10535 ));
  clock_manager_portmap_SLICE_17 \clock_manager_portmap.SLICE_17 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[0] ), 
    .D1(\clock_manager_portmap.n10562 ), 
    .C1(\clock_manager_portmap.clk_counter[0] ), .B1(VCC_net), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_352 ), .CLK(clk), 
    .CIN1(\clock_manager_portmap.n10562 ), 
    .Q1(\clock_manager_portmap.clk_counter[0] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[0] ), 
    .COUT1(\clock_manager_portmap.n8116 ), 
    .COUT0(\clock_manager_portmap.n10562 ));
  clock_manager_portmap_SLICE_18 \clock_manager_portmap.SLICE_18 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[10] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[9] ), 
    .D1(\clock_manager_portmap.n10532 ), .C1(\game_clock_ctr[10] ), 
    .D0(\clock_manager_portmap.n8155 ), .C0(\game_clock_ctr[9] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8155 ), 
    .CIN1(\clock_manager_portmap.n10532 ), .Q0(\game_clock_ctr[9] ), 
    .Q1(\game_clock_ctr[10] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[9] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[10] ), 
    .COUT1(\clock_manager_portmap.n8157 ), 
    .COUT0(\clock_manager_portmap.n10532 ));
  clock_manager_portmap_SLICE_19 \clock_manager_portmap.SLICE_19 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[8] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[7] ), 
    .D1(\clock_manager_portmap.n10529 ), .C1(\game_clock_ctr[8] ), 
    .D0(\clock_manager_portmap.n8153 ), .C0(\game_clock_ctr[7] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8153 ), 
    .CIN1(\clock_manager_portmap.n10529 ), .Q0(\game_clock_ctr[7] ), 
    .Q1(\game_clock_ctr[8] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[7] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[8] ), 
    .COUT1(\clock_manager_portmap.n8155 ), 
    .COUT0(\clock_manager_portmap.n10529 ));
  clock_manager_portmap_SLICE_20 \clock_manager_portmap.SLICE_20 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[6] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[5] ), 
    .D1(\clock_manager_portmap.n10526 ), .C1(\game_clock_ctr[6] ), 
    .D0(\clock_manager_portmap.n8151 ), 
    .C0(\clock_manager_portmap.game_clock_ctr[5]_2 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8151 ), 
    .CIN1(\clock_manager_portmap.n10526 ), 
    .Q0(\clock_manager_portmap.game_clock_ctr[5]_2 ), .Q1(\game_clock_ctr[6] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[5] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[6] ), 
    .COUT1(\clock_manager_portmap.n8153 ), 
    .COUT0(\clock_manager_portmap.n10526 ));
  clock_manager_portmap_SLICE_21 \clock_manager_portmap.SLICE_21 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[4] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[3] ), 
    .D1(\clock_manager_portmap.n10523 ), 
    .C1(\clock_manager_portmap.game_clock_ctr[4]_2 ), 
    .D0(\clock_manager_portmap.n8149 ), .C0(\game_clock_ctr[3] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8149 ), 
    .CIN1(\clock_manager_portmap.n10523 ), .Q0(\game_clock_ctr[3] ), 
    .Q1(\clock_manager_portmap.game_clock_ctr[4]_2 ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[3] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[4] ), 
    .COUT1(\clock_manager_portmap.n8151 ), 
    .COUT0(\clock_manager_portmap.n10523 ));
  clock_manager_portmap_SLICE_22 \clock_manager_portmap.SLICE_22 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[6] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[5] ), 
    .D1(\clock_manager_portmap.n10571 ), 
    .C1(\clock_manager_portmap.clk_counter[6] ), 
    .D0(\clock_manager_portmap.n8120 ), 
    .C0(\clock_manager_portmap.clk_counter[5] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_352 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8120 ), 
    .CIN1(\clock_manager_portmap.n10571 ), 
    .Q0(\clock_manager_portmap.clk_counter[5] ), 
    .Q1(\clock_manager_portmap.clk_counter[6] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[5] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[6] ), 
    .COUT1(\clock_manager_portmap.n8122 ), 
    .COUT0(\clock_manager_portmap.n10571 ));
  clock_manager_portmap_SLICE_23 \clock_manager_portmap.SLICE_23 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[18] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[17] ), 
    .D1(\clock_manager_portmap.n10589 ), 
    .C1(\clock_manager_portmap.clk_counter[18] ), 
    .D0(\clock_manager_portmap.n8132 ), 
    .C0(\clock_manager_portmap.clk_counter[17] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_352 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8132 ), 
    .CIN1(\clock_manager_portmap.n10589 ), 
    .Q0(\clock_manager_portmap.clk_counter[17] ), 
    .Q1(\clock_manager_portmap.clk_counter[18] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[17] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[18] ), 
    .COUT0(\clock_manager_portmap.n10589 ));
  clock_manager_portmap_SLICE_24 \clock_manager_portmap.SLICE_24 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[2] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[1] ), 
    .D1(\clock_manager_portmap.n10520 ), 
    .C1(\clock_manager_portmap.game_clock_ctr[2]_2 ), 
    .D0(\clock_manager_portmap.n8147 ), .C0(\game_clock_ctr[1] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8147 ), 
    .CIN1(\clock_manager_portmap.n10520 ), .Q0(\game_clock_ctr[1] ), 
    .Q1(\clock_manager_portmap.game_clock_ctr[2]_2 ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[1] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[2] ), 
    .COUT1(\clock_manager_portmap.n8149 ), 
    .COUT0(\clock_manager_portmap.n10520 ));
  clock_manager_portmap_SLICE_25 \clock_manager_portmap.SLICE_25 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[0] ), 
    .D1(\clock_manager_portmap.n10517 ), .C1(\game_clock_ctr[0] ), 
    .B1(\clock_manager_portmap.game_clock_N_324 ), .CLK(clk), 
    .CIN1(\clock_manager_portmap.n10517 ), .Q1(\game_clock_ctr[0] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[0] ), 
    .COUT1(\clock_manager_portmap.n8147 ), 
    .COUT0(\clock_manager_portmap.n10517 ));
  clock_manager_portmap_SLICE_26 \clock_manager_portmap.SLICE_26 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[16] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[15] ), 
    .D1(\clock_manager_portmap.n10586 ), 
    .C1(\clock_manager_portmap.clk_counter[16] ), 
    .D0(\clock_manager_portmap.n8130 ), .C0(\NEScount[7] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_352 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8130 ), 
    .CIN1(\clock_manager_portmap.n10586 ), .Q0(\NEScount[7] ), 
    .Q1(\clock_manager_portmap.clk_counter[16] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[15] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[16] ), 
    .COUT1(\clock_manager_portmap.n8132 ), 
    .COUT0(\clock_manager_portmap.n10586 ));
  clock_manager_portmap_SLICE_27 \clock_manager_portmap.SLICE_27 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[14] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[13] ), 
    .D1(\clock_manager_portmap.n10583 ), .C1(\NEScount[6] ), 
    .D0(\clock_manager_portmap.n8128 ), .C0(\NEScount[5] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_352 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8128 ), 
    .CIN1(\clock_manager_portmap.n10583 ), .Q0(\NEScount[5] ), 
    .Q1(\NEScount[6] ), .F0(\clock_manager_portmap.NEScount_7__N_67[13] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[14] ), 
    .COUT1(\clock_manager_portmap.n8130 ), 
    .COUT0(\clock_manager_portmap.n10583 ));
  clock_manager_portmap_SLICE_28 \clock_manager_portmap.SLICE_28 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[2] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[1] ), 
    .D1(\clock_manager_portmap.n10565 ), 
    .C1(\clock_manager_portmap.clk_counter[2] ), 
    .D0(\clock_manager_portmap.n8116 ), 
    .C0(\clock_manager_portmap.clk_counter[1] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_352 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8116 ), 
    .CIN1(\clock_manager_portmap.n10565 ), 
    .Q0(\clock_manager_portmap.clk_counter[1] ), 
    .Q1(\clock_manager_portmap.clk_counter[2] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[1] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[2] ), 
    .COUT1(\clock_manager_portmap.n8118 ), 
    .COUT0(\clock_manager_portmap.n10565 ));
  clock_manager_portmap_SLICE_29 \clock_manager_portmap.SLICE_29 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[4] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[3] ), 
    .D1(\clock_manager_portmap.n10568 ), 
    .C1(\clock_manager_portmap.clk_counter[4] ), 
    .D0(\clock_manager_portmap.n8118 ), 
    .C0(\clock_manager_portmap.clk_counter[3] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_352 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8118 ), 
    .CIN1(\clock_manager_portmap.n10568 ), 
    .Q0(\clock_manager_portmap.clk_counter[3] ), 
    .Q1(\clock_manager_portmap.clk_counter[4] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[3] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[4] ), 
    .COUT1(\clock_manager_portmap.n8120 ), 
    .COUT0(\clock_manager_portmap.n10568 ));
  clock_manager_portmap_SLICE_30 \clock_manager_portmap.SLICE_30 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[12] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[11] ), 
    .D1(\clock_manager_portmap.n10580 ), .C1(\NEScount[4] ), 
    .D0(\clock_manager_portmap.n8126 ), .C0(\NEScount[3] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_352 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8126 ), 
    .CIN1(\clock_manager_portmap.n10580 ), .Q0(\NEScount[3] ), 
    .Q1(\NEScount[4] ), .F0(\clock_manager_portmap.NEScount_7__N_67[11] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[12] ), 
    .COUT1(\clock_manager_portmap.n8128 ), 
    .COUT0(\clock_manager_portmap.n10580 ));
  game_logic_portmap_SLICE_32 \game_logic_portmap.SLICE_32 ( 
    .DI1(\piece_loc_1__3__N_83[1] ), 
    .DI0(\game_logic_portmap.piece_loc_1__0__N_92 ), .D1(\piece_loc[1][1] ), 
    .C1(n945), .B1(\piece_loc[1][0] ), .A1(n948), .D0(n948), 
    .C0(\piece_loc[1][0] ), .B0(n945), 
    .CE(\game_logic_portmap.piece_loc_0__0__N_105 ), 
    .LSR(piece_loc_0__0__N_106), .CLK(game_clock), .Q0(\piece_loc[1][0] ), 
    .Q1(\piece_loc[1][1] ), .F0(\game_logic_portmap.piece_loc_1__0__N_92 ), 
    .F1(\piece_loc_1__3__N_83[1] ));
  game_logic_portmap_SLICE_33 \game_logic_portmap.SLICE_33 ( 
    .DI1(\game_logic_portmap.down_delay_1__N_206 ), 
    .DI0(\game_logic_portmap.down_delay_2__N_205[0] ), 
    .D1(\game_logic_portmap.down_delay[1] ), 
    .C1(\game_logic_portmap.down_delay[0] ), .B1(piece_loc_0__0__N_106), 
    .A1(n950), .D0(\game_logic_portmap.n5_adj_384 ), 
    .C0(\game_logic_portmap.down_delay[1] ), 
    .B0(\game_logic_portmap.down_delay[0] ), .A0(n4208), .CLK(game_clock), 
    .Q0(\game_logic_portmap.down_delay[0] ), 
    .Q1(\game_logic_portmap.down_delay[1] ), 
    .F0(\game_logic_portmap.down_delay_2__N_205[0] ), 
    .F1(\game_logic_portmap.down_delay_1__N_206 ));
  game_logic_portmap_SLICE_34 \game_logic_portmap.SLICE_34 ( 
    .DI1(\game_logic_portmap.right_delay_1__N_200 ), 
    .DI0(\game_logic_portmap.right_delay_2__N_199[0] ), 
    .D1(\game_logic_portmap.right_delay[1] ), 
    .C1(\game_logic_portmap.right_delay[0] ), .B1(piece_loc_0__0__N_106), 
    .A1(n950), .D0(\game_logic_portmap.n6_adj_383 ), 
    .C0(\game_logic_portmap.right_delay[2] ), 
    .B0(\game_logic_portmap.right_delay[0] ), .A0(n4208), .CLK(game_clock), 
    .Q0(\game_logic_portmap.right_delay[0] ), 
    .Q1(\game_logic_portmap.right_delay[1] ), 
    .F0(\game_logic_portmap.right_delay_2__N_199[0] ), 
    .F1(\game_logic_portmap.right_delay_1__N_200 ));
  game_logic_portmap_SLICE_35 \game_logic_portmap.SLICE_35 ( 
    .DI1(\game_logic_portmap.left_delay_1__N_203 ), 
    .DI0(\game_logic_portmap.left_delay_2__N_202[0] ), 
    .D1(\game_logic_portmap.left_delay[1] ), 
    .C1(\game_logic_portmap.left_delay[0] ), .B1(piece_loc_0__0__N_106), 
    .A1(n950), .D0(\game_logic_portmap.n6_adj_382 ), 
    .C0(\game_logic_portmap.left_delay[2] ), 
    .B0(\game_logic_portmap.left_delay[0] ), .A0(n4208), .CLK(game_clock), 
    .Q0(\game_logic_portmap.left_delay[0] ), 
    .Q1(\game_logic_portmap.left_delay[1] ), 
    .F0(\game_logic_portmap.left_delay_2__N_202[0] ), 
    .F1(\game_logic_portmap.left_delay_1__N_203 ));
  game_logic_portmap_SLICE_36 \game_logic_portmap.SLICE_36 ( 
    .DI1(\game_logic_portmap.sel_delay_1__N_197 ), 
    .DI0(\game_logic_portmap.sel_delay_2__N_196[0] ), 
    .D1(\game_logic_portmap.sel_delay[0] ), 
    .C1(\game_logic_portmap.sel_delay[1] ), .B1(piece_loc_0__0__N_106), 
    .A1(n950), .D0(\game_logic_portmap.sel_delay[2] ), 
    .C0(\game_logic_portmap.sel_delay[0] ), .B0(\game_logic_portmap.n6 ), 
    .A0(n4208), .CLK(game_clock), .Q0(\game_logic_portmap.sel_delay[0] ), 
    .Q1(\game_logic_portmap.sel_delay[1] ), 
    .F0(\game_logic_portmap.sel_delay_2__N_196[0] ), 
    .F1(\game_logic_portmap.sel_delay_1__N_197 ));
  game_logic_portmap_SLICE_37 \game_logic_portmap.SLICE_37 ( 
    .DI1(\game_logic_portmap.rotate_delay_1__N_194 ), 
    .DI0(\game_logic_portmap.rotate_delay_2__N_193[0] ), 
    .D1(\game_logic_portmap.rotate_delay[1] ), 
    .C1(\game_logic_portmap.rotate_delay[0] ), .B1(piece_loc_0__0__N_106), 
    .A1(n950), .D0(\game_logic_portmap.rotate_delay[0] ), 
    .C0(\game_logic_portmap.rotate_delay[1] ), .B0(\game_logic_portmap.n5 ), 
    .A0(n4208), .CLK(game_clock), .Q0(\game_logic_portmap.rotate_delay[0] ), 
    .Q1(\game_logic_portmap.rotate_delay[1] ), 
    .F0(\game_logic_portmap.rotate_delay_2__N_193[0] ), 
    .F1(\game_logic_portmap.rotate_delay_1__N_194 ));
  game_logic_portmap_SLICE_42 \game_logic_portmap.SLICE_42 ( 
    .DI1(\game_logic_portmap.right_delay_2__N_199[2] ), 
    .DI0(\game_logic_portmap.left_delay_2__N_202[2] ), .D1(n4208), 
    .C1(\game_logic_portmap.right_delay[0] ), 
    .B1(\game_logic_portmap.right_delay[2] ), 
    .A1(\game_logic_portmap.right_delay[1] ), 
    .D0(\game_logic_portmap.left_delay[0] ), .C0(n4208), 
    .B0(\game_logic_portmap.left_delay[1] ), 
    .A0(\game_logic_portmap.left_delay[2] ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.left_delay[2] ), 
    .Q1(\game_logic_portmap.right_delay[2] ), 
    .F0(\game_logic_portmap.left_delay_2__N_202[2] ), 
    .F1(\game_logic_portmap.right_delay_2__N_199[2] ));
  game_logic_portmap_SLICE_48 \game_logic_portmap.SLICE_48 ( 
    .DI1(\game_logic_portmap.piece_loc_1__3__N_83[2] ), 
    .DI0(\game_logic_portmap.piece_loc_1__3__N_83[3] ), .D1(\piece_loc[1][2] ), 
    .C1(n948), .B1(\game_logic_portmap.n4_adj_387 ), 
    .A1(\future_piece_loc_1__3__N_212[2] ), .D0(n948), 
    .C0(\game_logic_portmap.n6_adj_386 ), .B0(\piece_loc[1][3] ), 
    .A0(\future_piece_loc_1__3__N_212[3] ), 
    .CE(\game_logic_portmap.piece_loc_0__0__N_105 ), 
    .LSR(piece_loc_0__0__N_106), .CLK(game_clock), .Q0(\piece_loc[1][3] ), 
    .Q1(\piece_loc[1][2] ), .F0(\game_logic_portmap.piece_loc_1__3__N_83[3] ), 
    .F1(\game_logic_portmap.piece_loc_1__3__N_83[2] ));
  game_logic_portmap_SLICE_52 \game_logic_portmap.SLICE_52 ( 
    .DI1(\game_logic_portmap.piece_shape_15__N_109[0]$n3 ), 
    .DI0(\game_logic_portmap.piece_shape_15__N_109[1]$n2 ), 
    .D1(\game_logic_portmap.piece_code[0] ), 
    .C1(\game_logic_portmap.n1398[0] ), 
    .D0(\game_logic_portmap.piece_code[1] ), 
    .C0(\game_logic_portmap.piece_code[0] ), 
    .B0(\game_logic_portmap.n1398[0] ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.piece_code[1] ), 
    .Q1(\game_logic_portmap.piece_code[0] ), 
    .F0(\game_logic_portmap.piece_shape_15__N_109[1]$n2 ), 
    .F1(\game_logic_portmap.piece_shape_15__N_109[0]$n3 ));
  game_logic_portmap_SLICE_54 \game_logic_portmap.SLICE_54 ( 
    .DI1(\game_logic_portmap.piece_shape_15__N_107[0]$n5 ), 
    .DI0(\game_logic_portmap.piece_shape_15__N_107[1]$n4 ), 
    .D1(\game_logic_portmap.piece_rotation[0] ), .C1(n945), 
    .B1(piece_loc_0__0__N_106), .A1(n950), 
    .D0(\game_logic_portmap.piece_rotation[1] ), 
    .C0(\game_logic_portmap.piece_rotation[0] ), .B0(n945), .A0(n4208), 
    .CLK(game_clock), .Q0(\game_logic_portmap.piece_rotation[1] ), 
    .Q1(\game_logic_portmap.piece_rotation[0] ), 
    .F0(\game_logic_portmap.piece_shape_15__N_107[1]$n4 ), 
    .F1(\game_logic_portmap.piece_shape_15__N_107[0]$n5 ));
  game_logic_portmap_SLICE_55 \game_logic_portmap.SLICE_55 ( 
    .DI1(\game_logic_portmap.piece_loc_0__2__N_98 ), 
    .DI0(\game_logic_portmap.piece_loc_0__3__N_95 ), 
    .D1(\game_logic_portmap.n4_adj_388 ), .C1(\piece_loc[0][2] ), 
    .B1(\game_logic_portmap.n1050 ), .D0(\piece_loc[0][3] ), 
    .C0(\game_logic_portmap.n4_adj_388 ), .B0(\piece_loc[0][2] ), 
    .A0(\game_logic_portmap.n1050 ), 
    .CE(\game_logic_portmap.piece_loc_0__0__N_105 ), 
    .LSR(piece_loc_0__0__N_106), .CLK(game_clock), .Q0(\piece_loc[0][3] ), 
    .Q1(\piece_loc[0][2] ), .F0(\game_logic_portmap.piece_loc_0__3__N_95 ), 
    .F1(\game_logic_portmap.piece_loc_0__2__N_98 ));
  game_logic_portmap_SLICE_56 \game_logic_portmap.SLICE_56 ( 
    .DI1(\game_logic_portmap.piece_loc_0__0__N_104 ), 
    .DI0(\game_logic_portmap.piece_loc_0__1__N_101 ), 
    .D1(\game_logic_portmap.n4207 ), .C1(\piece_loc[0][0] ), 
    .B1(\game_logic_portmap.n1050 ), .D0(\piece_loc[0][0] ), 
    .C0(\game_logic_portmap.n4207 ), .B0(\piece_loc[0][1] ), 
    .A0(\game_logic_portmap.n1050 ), 
    .CE(\game_logic_portmap.piece_loc_0__0__N_105 ), 
    .LSR(piece_loc_0__0__N_106), .CLK(game_clock), .Q0(\piece_loc[0][1] ), 
    .Q1(\piece_loc[0][0] ), .F0(\game_logic_portmap.piece_loc_0__1__N_101 ), 
    .F1(\game_logic_portmap.piece_loc_0__0__N_104 ));
  nes_controller_portmap_SLICE_62 \nes_controller_portmap.SLICE_62 ( 
    .DI1(\nes_controller_portmap.shift_reg[3].sig_001.FeedThruLUT ), 
    .DI0(\nes_controller_portmap.shift_reg[4].sig_000.FeedThruLUT ), 
    .D1(\nes_controller_portmap.shift_reg[3] ), 
    .D0(\nes_controller_portmap.shift_reg[4] ), .CLK(ctrlr_clk_c), 
    .Q0(\nes_controller_portmap.shift_reg[5] ), 
    .Q1(\nes_controller_portmap.shift_reg[4] ), 
    .F0(\nes_controller_portmap.shift_reg[4].sig_000.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg[3].sig_001.FeedThruLUT ));
  nes_controller_portmap_SLICE_64 \nes_controller_portmap.SLICE_64 ( 
    .DI1(\nes_controller_portmap.shift_reg[1].sig_003.FeedThruLUT ), 
    .DI0(\nes_controller_portmap.shift_reg[2].sig_002.FeedThruLUT ), 
    .D1(\nes_controller_portmap.shift_reg[1] ), 
    .D0(\nes_controller_portmap.shift_reg[2] ), .CLK(ctrlr_clk_c), 
    .Q0(\nes_controller_portmap.shift_reg[3] ), 
    .Q1(\nes_controller_portmap.shift_reg[2] ), 
    .F0(\nes_controller_portmap.shift_reg[2].sig_002.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg[1].sig_003.FeedThruLUT ));
  nes_controller_portmap_SLICE_66 \nes_controller_portmap.SLICE_66 ( 
    .DI1(\nes_controller_portmap.shift_reg_0__N_211 ), 
    .DI0(\nes_controller_portmap.shift_reg[0].sig_004.FeedThruLUT ), 
    .D1(ctrlr_data_c), .D0(\nes_controller_portmap.shift_reg[0] ), 
    .CLK(ctrlr_clk_c), .Q0(\nes_controller_portmap.shift_reg[1] ), 
    .Q1(\nes_controller_portmap.shift_reg[0] ), 
    .F0(\nes_controller_portmap.shift_reg[0].sig_004.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg_0__N_211 ));
  game_logic_portmap_SLICE_68 \game_logic_portmap.SLICE_68 ( 
    .D1(\game_logic_portmap.collision_left ), 
    .C1(\game_logic_portmap.special_background_1__N_187 ), .B1(collision_down), 
    .A1(\game_logic_portmap.collision_right ), .D0(\special_background[1] ), 
    .C0(\game_logic_portmap.collision_left_N_327 ), 
    .F0(\game_logic_portmap.special_background_1__N_187 ), 
    .F1(\special_background[1] ));
  game_logic_portmap_collision_check_portmap_SLICE_70 
    \game_logic_portmap.collision_check_portmap.SLICE_70 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n10296 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10296 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n10281 ));
  renderer_portmap_SLICE_72 \renderer_portmap.SLICE_72 ( .D1(\rgb_row[6] ), 
    .C1(n5), .B1(\rgb_col[4] ), .A1(\rgb_row[7] ), .D0(\rgb_row[4] ), 
    .C0(\rgb_row[6] ), .B0(\rgb_row[7] ), .A0(\rgb_row[5] ), .F0(n5), 
    .F1(\renderer_portmap.n4_adj_361 ));
  game_logic_portmap_SLICE_74 \game_logic_portmap.SLICE_74 ( 
    .DI1(\game_logic_portmap.rotate_delay_2__N_193[2] ), 
    .D1(\game_logic_portmap.rotate_delay[1] ), 
    .C1(\game_logic_portmap.rotate_delay[0] ), 
    .B1(\game_logic_portmap.rotate_delay[2] ), .A1(n4208), .D0(rotate_out_c), 
    .C0(\game_logic_portmap.rotate_delay[2] ), .CLK(game_clock), 
    .Q1(\game_logic_portmap.rotate_delay[2] ), .F0(\game_logic_portmap.n5 ), 
    .F1(\game_logic_portmap.rotate_delay_2__N_193[2] ));
  nes_controller_portmap_SLICE_75 \nes_controller_portmap.SLICE_75 ( 
    .D1(\game_logic_portmap.rotate_delay[1] ), .C1(rotate_out_c), 
    .B1(\game_logic_portmap.rotate_delay[2] ), 
    .A1(\game_logic_portmap.rotate_delay[0] ), 
    .D0(\nes_controller_portmap.shift_reg[3] ), 
    .C0(\nes_controller_portmap.sel_N_323 ), .B0(rotate_out_c), 
    .F0(rotate_out_c), .F1(n945));
  game_logic_portmap_SLICE_76 \game_logic_portmap.SLICE_76 ( 
    .D0(\game_logic_portmap.sel_delay[1] ), .C0(sel), 
    .F0(\game_logic_portmap.n6 ));
  nes_controller_portmap_SLICE_77 \nes_controller_portmap.SLICE_77 ( 
    .D1(\game_logic_portmap.n9316 ), .C1(sel), 
    .B1(\game_logic_portmap.sel_delay[0] ), .A1(n4208), 
    .D0(\nes_controller_portmap.sel_N_323 ), 
    .C0(\nes_controller_portmap.shift_reg[5] ), .B0(sel), .F0(sel), 
    .F1(\game_logic_portmap.n1398[0] ));
  game_logic_portmap_SLICE_78 \game_logic_portmap.SLICE_78 ( .D1(down_button), 
    .C1(collision_down), .D0(collision_down_N_329), 
    .C0(\game_logic_portmap.collision_check_portmap.collision_down_N_330 ), 
    .B0(\game_logic_portmap.collision_check_portmap.hit_piece ), 
    .A0(\piece_loc[1][3] ), .F0(collision_down), 
    .F1(\game_logic_portmap.n4244 ));
  nes_controller_portmap_SLICE_79 \nes_controller_portmap.SLICE_79 ( 
    .D1(move_down_auto), .C1(down_button), 
    .D0(\nes_controller_portmap.shift_reg[2] ), 
    .C0(\nes_controller_portmap.sel_N_323 ), .B0(down_button), 
    .F0(down_button), .F1(collision_down_N_329));
  game_logic_portmap_SLICE_80 \game_logic_portmap.SLICE_80 ( 
    .D1(\piece_loc[0][2] ), .C1(\game_logic_portmap.n10030 ), 
    .D0(\game_logic_portmap.n10027 ), .C0(\game_logic_portmap.n9633 ), 
    .B0(\game_logic_portmap.n9634 ), .A0(\piece_loc[0][0] ), 
    .F0(\game_logic_portmap.n10030 ), .F1(\game_logic_portmap.n4 ));
  game_logic_portmap_collision_check_portmap_SLICE_81 
    \game_logic_portmap.collision_check_portmap.SLICE_81 ( 
    .D1(\game_logic_portmap.n7_adj_385 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9569 ), 
    .B1(\piece_loc[0][0] ), .A1(\piece_loc[0][1] ), 
    .D0(\game_logic_portmap.n7 ), .C0(\game_logic_portmap.n7_adj_385 ), 
    .A0(\game_logic_portmap.n79 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9569 ), 
    .F1(\game_logic_portmap.n10027 ));
  game_logic_portmap_SLICE_82 \game_logic_portmap.SLICE_82 ( 
    .D1(\game_logic_portmap.right_delay[1] ), 
    .C1(\game_logic_portmap.collision_right ), .A1(right_button), 
    .D0(down_button), 
    .C0(\game_logic_portmap.collision_check_portmap.collision_right_N_328 ), 
    .B0(right_button), .A0(move_down_auto), 
    .F0(\game_logic_portmap.collision_right ), 
    .F1(\game_logic_portmap.n6_adj_383 ));
  nes_controller_portmap_SLICE_83 \nes_controller_portmap.SLICE_83 ( 
    .D1(left_button), .C1(right_button), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__0__N_223 )
    , .A1(\piece_loc[0][0] ), .D0(\nes_controller_portmap.shift_reg[0] ), 
    .C0(\nes_controller_portmap.sel_N_323 ), .B0(right_button), 
    .F0(right_button), 
    .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_220 )
    );
  game_logic_portmap_SLICE_84 \game_logic_portmap.SLICE_84 ( 
    .D1(\game_logic_portmap.left_delay[1] ), .C1(left_button), 
    .A1(\game_logic_portmap.collision_left ), 
    .D0(\nes_controller_portmap.shift_reg[1] ), 
    .C0(\nes_controller_portmap.sel_N_323 ), .A0(left_button), 
    .F0(left_button), .F1(\game_logic_portmap.n6_adj_382 ));
  game_logic_portmap_collision_check_portmap_SLICE_86 
    \game_logic_portmap.collision_check_portmap.SLICE_86 ( 
    .D1(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9613 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n10 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4237 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9613 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_245 ));
  game_logic_portmap_collision_check_portmap_SLICE_87 
    \game_logic_portmap.collision_check_portmap.SLICE_87 ( 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_246 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_245 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_247 ), 
    .A0(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[3] ));
  game_logic_portmap_collision_check_portmap_SLICE_88 
    \game_logic_portmap.collision_check_portmap.SLICE_88 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n10_adj_364 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9612 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n5663 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9612 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_230 ));
  game_logic_portmap_collision_check_portmap_SLICE_89 
    \game_logic_portmap.collision_check_portmap.SLICE_89 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[3] ), 
    .B1(\piece_shape[15] ), .A1(\piece_shape[9] ), 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_231 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_230 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_232 ), 
    .A0(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.hit_piece_N_353 ));
  game_logic_portmap_collision_check_portmap_SLICE_90 
    \game_logic_portmap.collision_check_portmap.SLICE_90 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9604 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n10057 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n2916[0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4254 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4441 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10057 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_267 ));
  game_logic_portmap_collision_check_portmap_SLICE_92 
    \game_logic_portmap.collision_check_portmap.SLICE_92 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n10_adj_365 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9624 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n4254 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9624 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_260 ));
  game_logic_portmap_collision_check_portmap_SLICE_93 
    \game_logic_portmap.collision_check_portmap.SLICE_93 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[3] ), 
    .B1(\piece_shape[7] ), .A1(\piece_shape[10] ), 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_261 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_260 ), 
    .B0(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_262 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n19 ));
  game_logic_portmap_collision_check_portmap_SLICE_94 
    \game_logic_portmap.collision_check_portmap.SLICE_94 ( .D1(move_down_auto), 
    .C1(\game_logic_portmap.collision_left_N_327 ), .A1(down_button), 
    .D0(\game_logic_portmap.collision_check_portmap.hit_piece ), 
    .C0(\game_logic_portmap.n4 ), .B0(left_button), .A0(\piece_loc[0][3] ), 
    .F0(\game_logic_portmap.collision_left_N_327 ), 
    .F1(\game_logic_portmap.collision_left ));
  game_logic_portmap_SLICE_95 \game_logic_portmap.SLICE_95 ( 
    .D1(\game_logic_portmap.left_delay[1] ), .C1(\game_logic_portmap.n4206 ), 
    .B1(\game_logic_portmap.left_delay[0] ), 
    .A1(\game_logic_portmap.left_delay[2] ), .D0(down_button), 
    .C0(left_button), .B0(\game_logic_portmap.collision_left_N_327 ), 
    .A0(move_down_auto), .F0(\game_logic_portmap.n4206 ), 
    .F1(\game_logic_portmap.n4207 ));
  game_logic_portmap_collision_check_portmap_SLICE_96 
    \game_logic_portmap.collision_check_portmap.SLICE_96 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9635 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9636 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_285 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9636 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_271 ));
  game_logic_portmap_collision_check_portmap_SLICE_97 
    \game_logic_portmap.collision_check_portmap.SLICE_97 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_272 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_273 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_271 ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n70 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_273 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[3] ));
  game_logic_portmap_collision_check_portmap_SLICE_98 
    \game_logic_portmap.collision_check_portmap.SLICE_98 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_279 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_278 ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_285 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_279 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[1] ));
  game_logic_portmap_collision_check_portmap_SLICE_99 
    \game_logic_portmap.collision_check_portmap.SLICE_99 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\piece_loc[1][0] ), .B0(down_button), .A0(move_down_auto), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9136 ));
  game_logic_portmap_collision_check_portmap_SLICE_101 
    \game_logic_portmap.collision_check_portmap.SLICE_101 ( 
    .D1(\future_piece_loc[1][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n70 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4_adj_380 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n70 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_285 ));
  game_logic_portmap_collision_check_portmap_SLICE_102 
    \game_logic_portmap.collision_check_portmap.SLICE_102 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9637 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n34 ), 
    .B1(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .A1(\piece_loc[1][1] ), .D0(\piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[0] ), 
    .B0(\piece_loc[1][2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n34 ), 
    .F1(\game_logic_portmap.collision_check_portmap.collision_down_N_330 ));
  game_logic_portmap_collision_check_portmap_SLICE_104 
    \game_logic_portmap.collision_check_portmap.SLICE_104 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9584 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n3258 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .D0(\future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3258 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_238 ));
  game_logic_portmap_collision_check_portmap_SLICE_105 
    \game_logic_portmap.collision_check_portmap.SLICE_105 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .B1(\future_piece_loc[1][1] ), .D0(move_down_auto), .C0(down_button), 
    .B0(\future_piece_loc_1__3__N_212[2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5663 ));
  game_logic_portmap_collision_check_portmap_SLICE_106 
    \game_logic_portmap.collision_check_portmap.SLICE_106 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4230 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n805[2] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n805[3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .C0(\future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n805[2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n1067[2] ));
  renderer_portmap_SLICE_107 \renderer_portmap.SLICE_107 ( 
    .C1(\future_piece_loc[1][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\piece_loc[1][1] ), .C0(collision_down_N_329), .B0(\piece_loc[1][0] ), 
    .A0(\future_piece_loc[1][1] ), .F0(\future_piece_loc[1][1] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4_adj_380 ));
  game_logic_portmap_collision_check_portmap_SLICE_109 
    \game_logic_portmap.collision_check_portmap.SLICE_109 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C1(\future_piece_loc_1__3__N_212[3] ), .B1(down_button), 
    .A1(move_down_auto), .D0(\piece_loc[1][1] ), .C0(\piece_loc[1][3] ), 
    .B0(\piece_loc[1][2] ), .A0(\piece_loc[1][0] ), 
    .F0(\future_piece_loc_1__3__N_212[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ));
  game_logic_portmap_collision_check_portmap_SLICE_110 
    \game_logic_portmap.collision_check_portmap.SLICE_110 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n2_adj_369 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n10048 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n2916[0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n10045 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n9604 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10048 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_286 ));
  game_logic_portmap_collision_check_portmap_SLICE_111 
    \game_logic_portmap.collision_check_portmap.SLICE_111 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n1087[2] ), 
    .B1(\game_logic_portmap.collision_check_portmap.n1092[2] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9136 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n1087[2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n10045 ));
  game_logic_portmap_collision_check_portmap_SLICE_112 
    \game_logic_portmap.collision_check_portmap.SLICE_112 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n3 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n10282 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n2 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_237 ));
  game_logic_portmap_collision_check_portmap_SLICE_113 
    \game_logic_portmap.collision_check_portmap.SLICE_113 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[1] ), 
    .B1(\piece_shape[8] ), .A1(\piece_shape[13] ), 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_237 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_238 ), 
    .B0(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[1] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n17 ));
  game_logic_portmap_collision_check_portmap_SLICE_114 
    \game_logic_portmap.collision_check_portmap.SLICE_114 ( 
    .D0(\game_logic_portmap.collision_check_portmap.n10281 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4454 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_2__N_233 ));
  game_logic_portmap_collision_check_portmap_SLICE_115 
    \game_logic_portmap.collision_check_portmap.SLICE_115 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[2] ), 
    .B1(\piece_shape[11] ), .A1(\piece_shape[14] ), 
    .D0(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_2__N_234 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_2__N_233 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n20 ));
  game_logic_portmap_collision_check_portmap_SLICE_116 
    \game_logic_portmap.collision_check_portmap.SLICE_116 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5663 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n274[5] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .A0(\future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n274[5] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4451 ));
  game_logic_portmap_collision_check_portmap_SLICE_117 
    \game_logic_portmap.collision_check_portmap.SLICE_117 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n3_adj_371 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4452 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4451 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n5663 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4452 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_0__N_241 ));
  game_logic_portmap_collision_check_portmap_SLICE_118 
    \game_logic_portmap.collision_check_portmap.SLICE_118 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n3_adj_373 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4444 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4_adj_372 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9597 ), 
    .B0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4444 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_1__N_263 ));
  game_logic_portmap_collision_check_portmap_SLICE_119 
    \game_logic_portmap.collision_check_portmap.SLICE_119 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[1] ), 
    .B1(\piece_shape[3] ), .A1(\piece_shape[5] ), 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_1__N_263 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_1__N_264 ), 
    .B0(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[1] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n18 ));
  game_logic_portmap_collision_check_portmap_SLICE_120 
    \game_logic_portmap.collision_check_portmap.SLICE_120 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9620 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n6 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4_adj_374 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9622 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n5655 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n6 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_2__N_248 ));
  game_logic_portmap_collision_check_portmap_SLICE_122 
    \game_logic_portmap.collision_check_portmap.SLICE_122 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n7838 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9593 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_285 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n7846 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9593 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_278 ));
  game_logic_portmap_collision_check_portmap_SLICE_123 
    \game_logic_portmap.collision_check_portmap.SLICE_123 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n70 ), 
    .C1(\future_piece_loc[1][1] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n7846 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n70 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n7838 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n7846 ));
  game_logic_portmap_collision_check_portmap_SLICE_124 
    \game_logic_portmap.collision_check_portmap.SLICE_124 ( 
    .D0(\game_logic_portmap.collision_check_portmap.n5_adj_375 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n5_adj_376 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n416 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_1__N_252 ));
  game_logic_portmap_collision_check_portmap_SLICE_125 
    \game_logic_portmap.collision_check_portmap.SLICE_125 ( 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_1__N_252 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_1__N_253 ), 
    .B0(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[1] ));
  game_logic_portmap_collision_check_portmap_SLICE_126 
    \game_logic_portmap.collision_check_portmap.SLICE_126 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5_adj_378 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4_adj_366 ), 
    .B1(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\future_piece_loc[1][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4_adj_366 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n10_adj_365 ));
  game_logic_portmap_collision_check_portmap_SLICE_127 
    \game_logic_portmap.collision_check_portmap.SLICE_127 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9136 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n1092[2] ), 
    .B1(\game_logic_portmap.collision_check_portmap.n4_adj_366 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4_adj_368 ), 
    .C0(\future_piece_loc[1][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .A0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n1092[2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5_adj_378 ));
  game_logic_portmap_collision_check_portmap_SLICE_128 
    \game_logic_portmap.collision_check_portmap.SLICE_128 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9161 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n67 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n70 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n7846 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_220 )
    , 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] )
    , .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n67 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_272 ));
  game_logic_portmap_collision_check_portmap_SLICE_129 
    \game_logic_portmap.collision_check_portmap.SLICE_129 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5650 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A1(\future_piece_loc[1][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n70 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\future_piece_loc[1][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9161 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5655 ));
  game_logic_portmap_collision_check_portmap_SLICE_130 
    \game_logic_portmap.collision_check_portmap.SLICE_130 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4_adj_379 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n2096 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , .A1(\piece_loc[0][2] ), .D0(down_button), .C0(\piece_loc[0][0] ), 
    .B0(\piece_loc[0][1] ), .A0(move_down_auto), 
    .F0(\game_logic_portmap.collision_check_portmap.n2096 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ));
  game_logic_portmap_collision_check_portmap_SLICE_131 
    \game_logic_portmap.collision_check_portmap.SLICE_131 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_268 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_270 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_267 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] )
    , 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_220 )
    , 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_270 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_132 
    \game_logic_portmap.collision_check_portmap.SLICE_132 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , .C1(\game_logic_portmap.collision_check_portmap.n4_adj_379 ), 
    .B1(\piece_loc[0][2] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n2096 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] )
    , 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_220 )
    , 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , .F0(\game_logic_portmap.collision_check_portmap.n4_adj_379 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n6_adj_381 ));
  game_logic_portmap_collision_check_portmap_SLICE_135 
    \game_logic_portmap.collision_check_portmap.SLICE_135 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n2875[0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4_adj_368 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n4230 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .B0(\future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4_adj_368 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4441 ));
  renderer_portmap_SLICE_136 \renderer_portmap.SLICE_136 ( .D1(n4171), 
    .C1(\renderer_portmap.n8 ), .B1(\rgb_col[4] ), .A1(\rgb_col[5] ), .D0(n5), 
    .C0(n9126), .B0(\rgb_row[5] ), .A0(\rgb_col[4] ), 
    .F0(\renderer_portmap.n8 ), .F1(\renderer_portmap.n10 ));
  renderer_portmap_SLICE_138 \renderer_portmap.SLICE_138 ( 
    .D1(\renderer_portmap.n9548 ), .C1(\renderer_portmap.n1[1] ), 
    .B1(\renderer_portmap.n9547 ), .A1(\renderer_portmap.n1[2] ), 
    .D0(\piece_loc[0][1] ), .C0(\piece_loc[0][0] ), .B0(\rgb_col[4] ), 
    .A0(\rgb_col[5] ), .F0(\renderer_portmap.n1[1] ), 
    .F1(\renderer_portmap.n10039 ));
  renderer_portmap_SLICE_139 \renderer_portmap.SLICE_139 ( 
    .D1(\renderer_portmap.n10039 ), .C1(\renderer_portmap.n9538 ), 
    .B1(\renderer_portmap.n1[2] ), .A1(\renderer_portmap.n9539 ), 
    .D0(\piece_shape[0] ), .C0(\piece_shape[1] ), .B0(\rgb_col[4] ), 
    .A0(\piece_loc[0][0] ), .F0(\renderer_portmap.n9538 ), 
    .F1(\renderer_portmap.n10042 ));
  renderer_portmap_SLICE_140 \renderer_portmap.SLICE_140 ( 
    .D1(\renderer_portmap.n10 ), .C1(\renderer_portmap.n9586 ), 
    .B1(\board_index_x_real[3] ), .A1(\board_index_x_real[2] ), .D0(n4171), 
    .C0(\rgb_row[4] ), .B0(\rgb_col[4] ), .A0(\rgb_col[5] ), 
    .F0(\renderer_portmap.n9586 ), .F1(\renderer_portmap.n10033 ));
  renderer_portmap_SLICE_141 \renderer_portmap.SLICE_141 ( 
    .D1(\renderer_portmap.n9623 ), .C1(\renderer_portmap.n6_adj_362 ), 
    .B1(\renderer_portmap.n10033 ), .A1(\board_index_x_real[3] ), 
    .D0(\rgb_row[7] ), .C0(\renderer_portmap.n4_adj_361 ), 
    .B0(\renderer_portmap.n9557 ), .A0(\renderer_portmap.n4074 ), 
    .F0(\renderer_portmap.n6_adj_362 ), .F1(\renderer_portmap.n163 ));
  renderer_portmap_SLICE_142 \renderer_portmap.SLICE_142 ( 
    .D1(\renderer_portmap.n9514 ), .C1(\renderer_portmap.n10051 ), 
    .B1(\renderer_portmap.n9515 ), .A1(\renderer_portmap.n1[2] ), 
    .D0(\renderer_portmap.n1[1] ), .C0(\renderer_portmap.n9518 ), 
    .B0(\renderer_portmap.n9517 ), .A0(\renderer_portmap.n1[2] ), 
    .F0(\renderer_portmap.n10051 ), .F1(\renderer_portmap.n10054 ));
  vga_sync_portmap_SLICE_144 \vga_sync_portmap.SLICE_144 ( .D1(\rgb_col[6] ), 
    .C1(\vga_sync_portmap.n10 ), .B1(\rgb_col[5] ), 
    .A1(\vga_sync_portmap.rgb_col[2]_2 ), .D0(\vga_sync_portmap.rgb_col[3]_2 ), 
    .C0(\vga_sync_portmap.rgb_col[1]_2 ), .B0(\rgb_col[4] ), 
    .A0(\vga_sync_portmap.rgb_col[0]_2 ), .F0(\vga_sync_portmap.n10 ), 
    .F1(n8508));
  vga_sync_portmap_SLICE_146 \vga_sync_portmap.SLICE_146 ( 
    .D1(\vga_sync_portmap.n7761 ), .C1(\vga_sync_portmap.n54 ), 
    .B1(\rgb_row[8] ), .D0(\rgb_row[4] ), .C0(\rgb_row[6] ), .B0(\rgb_row[7] ), 
    .F0(\vga_sync_portmap.n54 ), .F1(n35));
  vga_sync_portmap_SLICE_147 \vga_sync_portmap.SLICE_147 ( 
    .D1(\vga_sync_portmap.rgb_col_0__N_50 ), .C1(\vga_sync_portmap.n8 ), 
    .B1(\vga_sync_portmap.n12 ), .A1(\vga_sync_portmap.rgb_row[2]_2 ), 
    .D0(\vga_sync_portmap.rgb_row[1]_2 ), .C0(\vga_sync_portmap.rgb_row[0]_2 ), 
    .B0(\vga_sync_portmap.n54 ), .F0(\vga_sync_portmap.n8 ), 
    .F1(\vga_sync_portmap.rgb_row_0__N_30 ));
  vga_sync_portmap_SLICE_148 \vga_sync_portmap.SLICE_148 ( .D1(rgb_c_4_N_295), 
    .C1(rgb_c_0_N_309), .B1(\rgb_row[9] ), 
    .D0(\vga_sync_portmap.rgb_row[3]_2 ), .C0(\rgb_row[9] ), .B0(\rgb_row[5] ), 
    .A0(\rgb_row[8] ), .F0(\vga_sync_portmap.n12 ), .F1(rgb_c_1_N_306));
  vga_sync_portmap_SLICE_150 \vga_sync_portmap.SLICE_150 ( 
    .D0(\vga_sync_portmap.rgb_col[0]_2 ), .C0(\vga_sync_portmap.rgb_col[1]_2 ), 
    .B0(\vga_sync_portmap.rgb_col[3]_2 ), .F0(\vga_sync_portmap.n14 ));
  vga_sync_portmap_SLICE_151 \vga_sync_portmap.SLICE_151 ( .D1(n3049), 
    .C1(\vga_sync_portmap.n15 ), .B1(\vga_sync_portmap.n14 ), 
    .A1(\rgb_col[9] ), .D0(\vga_sync_portmap.rgb_col[2]_2 ), .C0(\rgb_col[8] ), 
    .B0(\rgb_col[4] ), .A0(\rgb_col[7] ), .F0(\vga_sync_portmap.n15 ), 
    .F1(\vga_sync_portmap.rgb_col_0__N_50 ));
  renderer_portmap_SLICE_153 \renderer_portmap.SLICE_153 ( .D1(rgb_c_3_N_297), 
    .C1(\renderer_portmap.rgb_c_3_N_300 ), .D0(\renderer_portmap.n9 ), 
    .C0(n35), .B0(n1301), .A0(\renderer_portmap.n14_adj_359 ), 
    .F0(\renderer_portmap.rgb_c_3_N_300 ), 
    .F1(\renderer_portmap.rgb_c_0_N_311 ));
  vga_sync_portmap_SLICE_154 \vga_sync_portmap.SLICE_154 ( .D1(n9126), 
    .C1(\vga_sync_portmap.vsync_c_N_315 ), .B1(n7758), .A1(\rgb_row[9] ), 
    .D0(\vga_sync_portmap.n1 ), .C0(\vga_sync_portmap.n6 ), 
    .B0(\vga_sync_portmap.rgb_row[3]_2 ), .A0(\rgb_row[4] ), 
    .F0(\vga_sync_portmap.vsync_c_N_315 ), .F1(vsync_c));
  vga_sync_portmap_SLICE_155 \vga_sync_portmap.SLICE_155 ( .D1(\rgb_row[6] ), 
    .C1(\rgb_row[5] ), .B1(\rgb_row[8] ), .A1(\rgb_row[7] ), .D0(\rgb_row[7] ), 
    .C0(\rgb_row[6] ), .F0(n9126), .F1(\vga_sync_portmap.n1 ));
  vga_sync_portmap_SLICE_156 \vga_sync_portmap.SLICE_156 ( .D1(n9126), 
    .C1(n7758), .B1(\vga_sync_portmap.n7761 ), .A1(\rgb_row[4] ), 
    .D0(\rgb_row[5] ), .C0(\rgb_row[8] ), .F0(n7758), .F1(rgb_c_0_N_309));
  renderer_portmap_SLICE_157 \renderer_portmap.SLICE_157 ( 
    .D0(\renderer_portmap.rgb_c_0_N_311 ), 
    .C0(\renderer_portmap.rgb_c_0_N_312 ), .B0(rgb_c_0_N_310), 
    .A0(rgb_c_0_N_309), .F0(rgb_c_0));
  vga_sync_portmap_SLICE_158 \vga_sync_portmap.SLICE_158 ( .D1(\rgb_row[9] ), 
    .C1(rgb_c_4_N_295), .D0(\rgb_col[7] ), .C0(n8508), .B0(\rgb_col[9] ), 
    .A0(\rgb_col[8] ), .F0(rgb_c_4_N_295), .F1(rgb_c_0_N_310));
  vga_sync_portmap_SLICE_160 \vga_sync_portmap.SLICE_160 ( 
    .D1(\special_background[0] ), .C1(rgb_c_1_N_308), 
    .B1(\renderer_portmap.n163 ), .A1(\special_background[1] ), 
    .D0(\rgb_row[8] ), .C0(rgb_c_3_N_297), .F0(rgb_c_1_N_308), 
    .F1(\renderer_portmap.rgb_c_4_N_296 ));
  renderer_portmap_SLICE_161 \renderer_portmap.SLICE_161 ( 
    .D1(\renderer_portmap.n163 ), .C1(\special_background[0] ), 
    .B1(\special_background[1] ), .A1(rgb_c_1_N_308), 
    .D0(\game_logic_portmap.collision_right ), 
    .C0(\game_logic_portmap.collision_left ), .B0(collision_down), 
    .F0(\special_background[0] ), .F1(\renderer_portmap.rgb_c_0_N_312 ));
  vga_sync_portmap_SLICE_162 \vga_sync_portmap.SLICE_162 ( .D1(\rgb_col[8] ), 
    .C1(\vga_sync_portmap.hsync_c_N_313 ), .B1(\rgb_col[7] ), 
    .A1(\rgb_col[9] ), .D0(\rgb_col[4] ), .C0(\rgb_col[6] ), .B0(\rgb_col[5] ), 
    .F0(\vga_sync_portmap.hsync_c_N_313 ), .F1(hsync_c));
  renderer_portmap_SLICE_165 \renderer_portmap.SLICE_165 ( 
    .D1(\renderer_portmap.n9543 ), .C1(\renderer_portmap.n24 ), 
    .B1(\renderer_portmap.board_index_x_real[4] ), .A1(n7758), 
    .D0(\renderer_portmap.n1961 ), .C0(\renderer_portmap.n6_adj_357 ), 
    .B0(\piece_loc[1][3] ), .A0(\rgb_row[7] ), .F0(\renderer_portmap.n24 ), 
    .F1(\renderer_portmap.n14_adj_359 ));
  vga_sync_portmap_SLICE_168 \vga_sync_portmap.SLICE_168 ( .D1(\rgb_row[8] ), 
    .C1(n4171), .B1(\vga_sync_portmap.rgb_row[2]_2 ), 
    .A1(\vga_sync_portmap.rgb_row[1]_2 ), .D0(\rgb_row[5] ), .C0(\rgb_row[6] ), 
    .B0(\rgb_row[7] ), .F0(n4171), .F1(\vga_sync_portmap.n6 ));
  renderer_portmap_SLICE_171 \renderer_portmap.SLICE_171 ( .D1(rgb_c_1_N_306), 
    .C1(\renderer_portmap.rgb_c_1_N_305 ), .B1(rgb_c_1_N_308), 
    .A1(\renderer_portmap.rgb_c_0_N_311 ), .D0(\special_background[1] ), 
    .C0(\renderer_portmap.n163 ), .A0(\special_background[0] ), 
    .F0(\renderer_portmap.rgb_c_1_N_305 ), .F1(rgb_c_1));
  clock_manager_portmap_SLICE_172 \clock_manager_portmap.SLICE_172 ( 
    .D1(\game_logic_portmap.down_delay[2] ), .C1(down_button), 
    .A1(collision_down), .D0(collision_down), .C0(\clock_manager_portmap.n32 ), 
    .B0(\game_clock_ctr[0] ), .F0(n1118), .F1(\game_logic_portmap.n5_adj_384 ));
  clock_manager_portmap_SLICE_174 \clock_manager_portmap.SLICE_174 ( 
    .D0(\NEScount[4] ), .C0(\NEScount[7] ), .F0(\clock_manager_portmap.n4281 ));
  clock_manager_portmap_SLICE_175 \clock_manager_portmap.SLICE_175 ( 
    .D1(\clock_manager_portmap.n9328 ), 
    .C1(\clock_manager_portmap.n10_adj_389 ), 
    .B1(\clock_manager_portmap.n9370 ), .A1(\NEScount[2] ), 
    .D0(\clock_manager_portmap.clk_counter[16] ), 
    .C0(\clock_manager_portmap.n4154 ), .B0(\clock_manager_portmap.n4281 ), 
    .A0(\clock_manager_portmap.clk_counter[0] ), 
    .F0(\clock_manager_portmap.n10_adj_389 ), 
    .F1(\clock_manager_portmap.clk_counter_0__N_352 ));
  clock_manager_portmap_SLICE_176 \clock_manager_portmap.SLICE_176 ( 
    .D1(\nes_controller_portmap.ctrlr_clk_c_N_318 ), .C1(n4270), 
    .B1(\NEScount[2] ), .D0(\NEScount[0] ), .C0(\NEScount[3] ), 
    .B0(\NEScount[1] ), .F0(n4270), .F1(\nes_controller_portmap.sel_N_323 ));
  clock_manager_portmap_SLICE_178 \clock_manager_portmap.SLICE_178 ( 
    .D1(\clock_manager_portmap.clk_counter[1] ), 
    .C1(\clock_manager_portmap.n12 ), .B1(n4270), 
    .A1(\clock_manager_portmap.clk_counter[18] ), 
    .D0(\clock_manager_portmap.clk_counter[2] ), 
    .C0(\clock_manager_portmap.clk_counter[3] ), 
    .B0(\clock_manager_portmap.clk_counter[4] ), 
    .A0(\clock_manager_portmap.clk_counter[6] ), 
    .F0(\clock_manager_portmap.n12 ), .F1(\clock_manager_portmap.n4154 ));
  clock_manager_portmap_SLICE_180 \clock_manager_portmap.SLICE_180 ( 
    .C1(ctrlr_latch_c_N_316), .A1(\clock_manager_portmap.clk_counter[0] ), 
    .D0(\NEScount[6] ), .C0(\NEScount[4] ), .B0(\NEScount[7] ), 
    .A0(\NEScount[2] ), .F0(ctrlr_latch_c_N_316), 
    .F1(\clock_manager_portmap.n9338 ));
  clock_manager_portmap_SLICE_182 \clock_manager_portmap.SLICE_182 ( 
    .D1(NESclk), .C1(\clock_manager_portmap.n10 ), 
    .B1(\clock_manager_portmap.n9338 ), 
    .A1(\clock_manager_portmap.clk_counter[16] ), .D0(\NEScount[5] ), 
    .C0(\clock_manager_portmap.n4154 ), 
    .B0(\clock_manager_portmap.clk_counter[17] ), 
    .A0(\clock_manager_portmap.clk_counter[5] ), 
    .F0(\clock_manager_portmap.n10 ), 
    .F1(\clock_manager_portmap.game_clock_N_324 ));
  clock_manager_portmap_SLICE_184 \clock_manager_portmap.SLICE_184 ( 
    .D1(\game_clock_ctr[1] ), .C1(n37), .B1(\game_clock_ctr[3] ), 
    .D0(\clock_manager_portmap.game_clock_ctr[2]_2 ), 
    .C0(\clock_manager_portmap.game_clock_ctr[4]_2 ), 
    .B0(\clock_manager_portmap.game_clock_ctr[5]_2 ), .F0(n37), 
    .F1(\clock_manager_portmap.n32 ));
  clock_manager_portmap_SLICE_186 \clock_manager_portmap.SLICE_186 ( 
    .D1(\game_clock_ctr[3] ), .C1(\game_clock_ctr[0] ), 
    .B1(\game_clock_ctr[1] ), .A1(n37), 
    .D0(\clock_manager_portmap.game_clock_ctr[2]_2 ), 
    .C0(\clock_manager_portmap.game_clock_ctr[4]_2 ), 
    .B0(\clock_manager_portmap.game_clock_ctr[5]_2 ), .A0(\game_clock_ctr[3] ), 
    .F0(n9322), .F1(\clock_manager_portmap.n26 ));
  game_logic_portmap_SLICE_187 \game_logic_portmap.SLICE_187 ( 
    .D1(piece_loc_0__0__N_106), .C1(n950), .D0(n9322), 
    .C0(\game_logic_portmap.n4157 ), .B0(\game_clock_ctr[1] ), 
    .A0(\game_clock_ctr[0] ), .F0(n950), 
    .F1(\game_logic_portmap.piece_loc_0__0__N_105 ));
  clock_manager_portmap_SLICE_188 \clock_manager_portmap.SLICE_188 ( 
    .DI1(\clock_manager_portmap.game_clock_N_324$n0 ), .D1(NESclk), 
    .C1(\clock_manager_portmap.n10 ), .B1(\clock_manager_portmap.n9338 ), 
    .A1(\clock_manager_portmap.clk_counter[16] ), .D0(\NEScount[5] ), 
    .C0(NESclk), .B0(\clock_manager_portmap.clk_counter[17] ), .CLK(clk), 
    .Q1(game_clock), .F0(\clock_manager_portmap.n9370 ), 
    .F1(\clock_manager_portmap.game_clock_N_324$n0 ));
  SLICE_190 SLICE_190( .D1(\board_index_x_real[2] ), .C1(n6600), .B1(n12), 
    .D0(\piece_loc[0][0] ), .C0(\piece_loc[0][1] ), .B0(\rgb_col[5] ), 
    .A0(\rgb_col[4] ), .F0(n6600), .F1(n6));
  renderer_portmap_SLICE_191 \renderer_portmap.SLICE_191 ( 
    .D1(\game_logic_portmap.n4207 ), .C1(\game_logic_portmap.n1050 ), 
    .B1(\piece_loc[0][0] ), .A1(\piece_loc[0][1] ), .D0(\piece_loc[0][2] ), 
    .C0(\piece_loc[0][0] ), .B0(\piece_loc[0][1] ), .F0(n12), 
    .F1(\game_logic_portmap.n4_adj_388 ));
  SLICE_192 SLICE_192( .D1(\board_index_x_real[3] ), .C1(n11), .B1(n6), 
    .D0(\piece_loc[0][0] ), .C0(\piece_loc[0][1] ), .B0(\piece_loc[0][2] ), 
    .A0(\piece_loc[0][3] ), .F0(n11), .F1(n1301));
  game_logic_portmap_SLICE_194 \game_logic_portmap.SLICE_194 ( 
    .D1(\game_logic_portmap.n7 ), .C1(\game_logic_portmap.n88 ), 
    .B1(\game_logic_portmap.n79 ), .A1(\piece_loc[0][1] ), 
    .D0(\piece_shape[4] ), .C0(\piece_shape[8] ), .B0(\piece_shape[0] ), 
    .A0(\piece_shape[12] ), .F0(\game_logic_portmap.n88 ), 
    .F1(\game_logic_portmap.n9 ));
  game_logic_portmap_collision_check_portmap_SLICE_195 
    \game_logic_portmap.collision_check_portmap.SLICE_195 ( 
    .D1(\game_logic_portmap.n7_adj_385 ), .C1(\game_logic_portmap.n7 ), 
    .A1(\game_logic_portmap.n79 ), .D0(\piece_shape[2] ), 
    .C0(\piece_shape[6] ), .B0(\piece_shape[10] ), .A0(\piece_shape[14] ), 
    .F0(\game_logic_portmap.n7 ), .F1(\game_logic_portmap.n9633 ));
  game_logic_portmap_SLICE_196 \game_logic_portmap.SLICE_196 ( 
    .C1(\game_logic_portmap.n77 ), .B1(\game_logic_portmap.n88 ), 
    .A1(\piece_loc[0][3] ), .D0(\piece_loc[0][1] ), 
    .C0(\game_logic_portmap.n7 ), .B0(\piece_loc[0][2] ), 
    .A0(\game_logic_portmap.n79 ), .F0(\game_logic_portmap.n77 ), 
    .F1(\game_logic_portmap.n9580 ));
  game_logic_portmap_SLICE_197 \game_logic_portmap.SLICE_197 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[2] ), 
    .B1(\piece_shape[2] ), .A1(\piece_shape[1] ), .D0(\piece_shape[1] ), 
    .C0(\piece_shape[5] ), .B0(\piece_shape[13] ), .A0(\piece_shape[9] ), 
    .F0(\game_logic_portmap.n79 ), 
    .F1(\game_logic_portmap.collision_check_portmap.hit_piece_N_354 ));
  game_logic_portmap_SLICE_198 \game_logic_portmap.SLICE_198 ( 
    .D1(\game_logic_portmap.collision_check_portmap.hit_piece ), 
    .C1(\game_logic_portmap.n9581 ), .B1(\game_logic_portmap.n9580 ), 
    .A1(\piece_loc[0][0] ), .D0(\piece_loc[0][3] ), 
    .C0(\game_logic_portmap.n9 ), .B0(\piece_loc[0][2] ), 
    .F0(\game_logic_portmap.n9581 ), 
    .F1(\game_logic_portmap.collision_check_portmap.collision_right_N_328 ));
  game_logic_portmap_SLICE_202 \game_logic_portmap.SLICE_202 ( 
    .DI1(\game_logic_portmap.down_delay_2__N_205[2] ), 
    .D1(\game_logic_portmap.down_delay[1] ), 
    .C1(\game_logic_portmap.down_delay[0] ), 
    .B1(\game_logic_portmap.down_delay[2] ), .A1(n4208), 
    .C0(\game_logic_portmap.down_delay[1] ), 
    .A0(\game_logic_portmap.down_delay[2] ), .CLK(game_clock), 
    .Q1(\game_logic_portmap.down_delay[2] ), .F0(\game_logic_portmap.n9306 ), 
    .F1(\game_logic_portmap.down_delay_2__N_205[2] ));
  game_logic_portmap_SLICE_203 \game_logic_portmap.SLICE_203 ( 
    .D0(\game_logic_portmap.n9306 ), .C0(\game_logic_portmap.n4244 ), 
    .B0(n1118), .A0(\game_logic_portmap.down_delay[0] ), .F0(n948));
  game_logic_portmap_SLICE_205 \game_logic_portmap.SLICE_205 ( 
    .DI1(first_time_N_332), .D1(first_time), .C1(piece_loc_0__0__N_106), 
    .A1(n950), .D0(\game_logic_portmap.n4157 ), .C0(first_time), .B0(n37), 
    .A0(\game_clock_ctr[3] ), .CLK(game_clock), .Q1(first_time), 
    .F0(piece_loc_0__0__N_106), .F1(first_time_N_332));
  game_logic_portmap_SLICE_206 \game_logic_portmap.SLICE_206 ( 
    .DI1(\game_logic_portmap.sel_delay_2__N_196[2] ), 
    .D1(\game_logic_portmap.sel_delay[0] ), 
    .C1(\game_logic_portmap.sel_delay[2] ), .B1(n4208), 
    .A1(\game_logic_portmap.sel_delay[1] ), 
    .D0(\game_logic_portmap.sel_delay[2] ), 
    .B0(\game_logic_portmap.sel_delay[1] ), .CLK(game_clock), 
    .Q1(\game_logic_portmap.sel_delay[2] ), .F0(\game_logic_portmap.n9316 ), 
    .F1(\game_logic_portmap.sel_delay_2__N_196[2] ));
  game_logic_portmap_SLICE_208 \game_logic_portmap.SLICE_208 ( 
    .D0(\game_clock_ctr[6] ), .C0(\game_clock_ctr[7] ), 
    .B0(\game_clock_ctr[14] ), .A0(\game_clock_ctr[13] ), 
    .F0(\game_logic_portmap.n16 ));
  game_logic_portmap_SLICE_209 \game_logic_portmap.SLICE_209 ( 
    .D1(\game_logic_portmap.n16 ), .C1(\game_logic_portmap.n17 ), 
    .B1(\game_clock_ctr[9] ), .A1(\game_clock_ctr[12] ), 
    .D0(\game_clock_ctr[10] ), .C0(\game_clock_ctr[11] ), 
    .B0(\game_clock_ctr[8] ), .A0(\game_clock_ctr[15] ), 
    .F0(\game_logic_portmap.n17 ), .F1(\game_logic_portmap.n4157 ));
  game_logic_portmap_SLICE_210 \game_logic_portmap.SLICE_210 ( 
    .D1(\game_logic_portmap.piece_rotation[0] ), .C1(n4208), .B1(n945), 
    .A1(\game_logic_portmap.piece_rotation[1] ), .D0(n950), 
    .C0(piece_loc_0__0__N_106), .F0(n4208), 
    .F1(\game_logic_portmap.piece_shape_15__N_107[1] ));
  game_logic_portmap_SLICE_213 \game_logic_portmap.SLICE_213 ( 
    .D0(\game_logic_portmap.piece_rotation[0] ), .C0(n945), 
    .B0(piece_loc_0__0__N_106), .A0(n950), 
    .F0(\game_logic_portmap.piece_shape_15__N_107[0] ));
  game_logic_portmap_SLICE_216 \game_logic_portmap.SLICE_216 ( 
    .D1(\game_logic_portmap.n7 ), .C1(\game_logic_portmap.n7_adj_385 ), 
    .D0(\piece_shape[3] ), .C0(\piece_shape[7] ), .B0(\piece_shape[11] ), 
    .A0(\piece_shape[15] ), .F0(\game_logic_portmap.n7_adj_385 ), 
    .F1(\game_logic_portmap.n9634 ));
  game_logic_portmap_SLICE_220 \game_logic_portmap.SLICE_220 ( 
    .D1(\game_logic_portmap.right_delay[1] ), .C1(\game_logic_portmap.n4218 ), 
    .B1(\game_logic_portmap.right_delay[2] ), 
    .A1(\game_logic_portmap.right_delay[0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.collision_right_N_328 ), 
    .C0(right_button), .B0(down_button), .A0(move_down_auto), 
    .F0(\game_logic_portmap.n4218 ), .F1(\game_logic_portmap.n1050 ));
  game_logic_portmap_collision_check_portmap_SLICE_223 
    \game_logic_portmap.collision_check_portmap.SLICE_223 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4254 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .A0(\future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4254 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n2875[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_224 
    \game_logic_portmap.collision_check_portmap.SLICE_224 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_0__N_256 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_0__N_257 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_270 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n8 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4237 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_0__N_257 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_225 
    \game_logic_portmap.collision_check_portmap.SLICE_225 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n416 ), 
    .B1(\future_piece_loc[1][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .B0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n416 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4237 ));
  game_logic_portmap_collision_check_portmap_SLICE_226 
    \game_logic_portmap.collision_check_portmap.SLICE_226 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4_adj_366 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9599 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n4254 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9599 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_1__N_264 ));
  game_logic_portmap_collision_check_portmap_SLICE_227 
    \game_logic_portmap.collision_check_portmap.SLICE_227 ( .D1(right_button), 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__0__N_223 )
    , .B1(left_button), .A1(\piece_loc[0][0] ), .D0(down_button), 
    .B0(move_down_auto), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__0__N_223 )
    , .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ));
  game_logic_portmap_collision_check_portmap_SLICE_228 
    \game_logic_portmap.collision_check_portmap.SLICE_228 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .A1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .D0(\piece_shape[6] ), .C0(\piece_shape[4] ), .B0(\piece_shape[7] ), 
    .A0(\piece_shape[5] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .F1(\game_logic_portmap.collision_check_portmap.piece_bottom_row[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_229 
    \game_logic_portmap.collision_check_portmap.SLICE_229 ( 
    .D0(\piece_shape[10] ), .C0(\piece_shape[11] ), .B0(\piece_shape[8] ), 
    .A0(\piece_shape[9] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 ));
  game_logic_portmap_collision_check_portmap_SLICE_232 
    \game_logic_portmap.collision_check_portmap.SLICE_232 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .D0(\piece_shape[2] ), .C0(\piece_shape[3] ), .B0(\piece_shape[0] ), 
    .A0(\piece_shape[1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .F1(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ));
  game_logic_portmap_collision_check_portmap_SLICE_233 
    \game_logic_portmap.collision_check_portmap.SLICE_233 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n805[2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n805[3] ), 
    .B1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .A1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .D0(\future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n805[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n2916[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_235 
    \game_logic_portmap.collision_check_portmap.SLICE_235 ( 
    .D1(\future_piece_loc[1][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5650 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .B0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 ), 
    .A0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5650 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n1037[3] ));
  game_logic_portmap_collision_check_portmap_SLICE_238 
    \game_logic_portmap.collision_check_portmap.SLICE_238 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] )
    , 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_220 )
    , .D0(\piece_loc[0][0] ), .C0(down_button), .B0(\piece_loc[0][1] ), 
    .A0(move_down_auto), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] )
    , .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ));
  game_logic_portmap_collision_check_portmap_SLICE_240 
    \game_logic_portmap.collision_check_portmap.SLICE_240 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5663 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4453 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4453 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4454 ));
  game_logic_portmap_collision_check_portmap_SLICE_242 
    \game_logic_portmap.collision_check_portmap.SLICE_242 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n274[5] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n5663 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_0__N_242 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n10282 ));
  game_logic_portmap_collision_check_portmap_SLICE_245 
    \game_logic_portmap.collision_check_portmap.SLICE_245 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n2875[0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4230 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n4_adj_368 ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .C0(\future_piece_loc[1][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4230 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_268 ));
  game_logic_portmap_collision_check_portmap_SLICE_248 
    \game_logic_portmap.collision_check_portmap.SLICE_248 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5663 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n10291 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10291 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n2 ));
  game_logic_portmap_collision_check_portmap_SLICE_251 
    \game_logic_portmap.collision_check_portmap.SLICE_251 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n416 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9734 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n10282 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .C0(\future_piece_loc[1][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9734 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_247 ));
  game_logic_portmap_collision_check_portmap_SLICE_253 
    \game_logic_portmap.collision_check_portmap.SLICE_253 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5663 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4453 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n5663 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9584 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_231 ));
  game_logic_portmap_collision_check_portmap_SLICE_254 
    \game_logic_portmap.collision_check_portmap.SLICE_254 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9631 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4262 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_0__N_242 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4262 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_2__N_234 ));
  game_logic_portmap_collision_check_portmap_SLICE_256 
    \game_logic_portmap.collision_check_portmap.SLICE_256 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n70 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n1067[2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n2916[0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n2_adj_369 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9574 ));
  game_logic_portmap_collision_check_portmap_SLICE_258 
    \game_logic_portmap.collision_check_portmap.SLICE_258 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9574 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n8_adj_370 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n9571 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_285 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n8_adj_370 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_282 ));
  game_logic_portmap_collision_check_portmap_SLICE_261 
    \game_logic_portmap.collision_check_portmap.SLICE_261 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n8304 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n9559 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n2875[0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n4_adj_366 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n8304 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_287 ));
  game_logic_portmap_collision_check_portmap_SLICE_264 
    \game_logic_portmap.collision_check_portmap.SLICE_264 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n10281 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n3102 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .A0(\future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3102 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n3_adj_371 ));
  game_logic_portmap_collision_check_portmap_SLICE_267 
    \game_logic_portmap.collision_check_portmap.SLICE_267 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[0] ), 
    .B1(\piece_shape[4] ), .A1(\piece_shape[12] ), 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_0__N_242 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_0__N_241 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_270 ), 
    .A0(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[0] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n16 ));
  game_logic_portmap_collision_check_portmap_SLICE_268 
    \game_logic_portmap.collision_check_portmap.SLICE_268 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4_adj_372 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n4_adj_366 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\future_piece_loc[1][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4_adj_372 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9559 ));
  game_logic_portmap_collision_check_portmap_SLICE_270 
    \game_logic_portmap.collision_check_portmap.SLICE_270 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n274[5] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n5663 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n10_adj_364 ));
  game_logic_portmap_collision_check_portmap_SLICE_273 
    \game_logic_portmap.collision_check_portmap.SLICE_273 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.overlap_row_3[2] ), 
    .B1(\game_logic_portmap.collision_check_portmap.n16 ), 
    .A1(\piece_shape[0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_286 ), 
    .C0(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_287 ), 
    .B0(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .A0(\piece_shape[6] ), 
    .F0(\game_logic_portmap.collision_check_portmap.overlap_row_3[2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.hit_piece_N_356 ));
  game_logic_portmap_collision_check_portmap_SLICE_276 
    \game_logic_portmap.collision_check_portmap.SLICE_276 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_282 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_283 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_285 ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_283 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_278 
    \game_logic_portmap.collision_check_portmap.SLICE_278 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9136 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4221 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n4_adj_366 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\future_piece_loc[1][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4221 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9597 ));
  game_logic_portmap_collision_check_portmap_SLICE_280 
    \game_logic_portmap.collision_check_portmap.SLICE_280 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4256 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n10288 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n805[2] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1067[2] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n2916[0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10288 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n3_adj_373 ));
  game_logic_portmap_collision_check_portmap_SLICE_281 
    \game_logic_portmap.collision_check_portmap.SLICE_281 ( 
    .D0(\game_logic_portmap.collision_check_portmap.n10288 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4_adj_377 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_261 ));
  game_logic_portmap_collision_check_portmap_SLICE_285 
    \game_logic_portmap.collision_check_portmap.SLICE_285 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4256 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\future_piece_loc[1][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .B0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n805[3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4256 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_262 ));
  game_logic_portmap_collision_check_portmap_SLICE_286 
    \game_logic_portmap.collision_check_portmap.SLICE_286 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5666 ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n5663 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5666 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9622 ));
  game_logic_portmap_collision_check_portmap_SLICE_288 
    \game_logic_portmap.collision_check_portmap.SLICE_288 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n481[10] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n1022[3] ), 
    .B1(\game_logic_portmap.collision_check_portmap.n416 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n5650 ), 
    .C0(\future_piece_loc[1][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n1022[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4_adj_374 ));
  game_logic_portmap_collision_check_portmap_SLICE_289 
    \game_logic_portmap.collision_check_portmap.SLICE_289 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n481[10] ), 
    .B1(\game_logic_portmap.collision_check_portmap.n5666 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n416 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .A0(\future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n481[10] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9532 ));
  game_logic_portmap_collision_check_portmap_SLICE_291 
    \game_logic_portmap.collision_check_portmap.SLICE_291 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n1022[3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4449 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1037[3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n416 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n481[10] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4449 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_246 ));
  game_logic_portmap_collision_check_portmap_SLICE_294 
    \game_logic_portmap.collision_check_portmap.SLICE_294 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n481[10] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9566 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n416 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\future_piece_loc[1][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9566 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9620 ));
  game_logic_portmap_collision_check_portmap_SLICE_296 
    \game_logic_portmap.collision_check_portmap.SLICE_296 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_0__N_257 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9618 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n5655 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n8 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9618 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_2__N_249 ));
  game_logic_portmap_collision_check_portmap_SLICE_297 
    \game_logic_portmap.collision_check_portmap.SLICE_297 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n416 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9736 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .C0(\future_piece_loc[1][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9736 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n8 ));
  game_logic_portmap_collision_check_portmap_SLICE_301 
    \game_logic_portmap.collision_check_portmap.SLICE_301 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n8 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5_adj_375 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n5666 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n1037[3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5_adj_375 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n10 ));
  game_logic_portmap_collision_check_portmap_SLICE_302 
    \game_logic_portmap.collision_check_portmap.SLICE_302 ( 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_2__N_248 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_2__N_249 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .A0(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_303 
    \game_logic_portmap.collision_check_portmap.SLICE_303 ( 
    .D0(\piece_loc[0][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n6_adj_381 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , .F0(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ));
  game_logic_portmap_collision_check_portmap_SLICE_304 
    \game_logic_portmap.collision_check_portmap.SLICE_304 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9532 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9533 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n8 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n5666 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9533 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_0__N_256 ));
  game_logic_portmap_collision_check_portmap_SLICE_308 
    \game_logic_portmap.collision_check_portmap.SLICE_308 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n8 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4260 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4237 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4260 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_1__N_253 ));
  game_logic_portmap_collision_check_portmap_SLICE_311 
    \game_logic_portmap.collision_check_portmap.SLICE_311 ( 
    .D0(\game_logic_portmap.collision_check_portmap.n17 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n20 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n18 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n19 ), 
    .F0(\game_logic_portmap.collision_check_portmap.hit_piece_N_355 ));
  game_logic_portmap_collision_check_portmap_SLICE_312 
    \game_logic_portmap.collision_check_portmap.SLICE_312 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_270 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9594 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n7846 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n9736 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n70 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9594 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_274 ));
  game_logic_portmap_collision_check_portmap_SLICE_314 
    \game_logic_portmap.collision_check_portmap.SLICE_314 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_274 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_275 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_281 ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_3_2__N_288 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_285 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_275 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_320 
    \game_logic_portmap.collision_check_portmap.SLICE_320 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n481[10] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n10240 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n5663 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] )
    , 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_220 )
    , .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10240 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5_adj_376 ));
  game_logic_portmap_collision_check_portmap_SLICE_322 
    \game_logic_portmap.collision_check_portmap.SLICE_322 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n1092[2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9604 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9136 ), 
    .B0(\future_piece_loc[1][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9604 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4_adj_377 ));
  game_logic_portmap_collision_check_portmap_SLICE_325 
    \game_logic_portmap.collision_check_portmap.SLICE_325 ( 
    .D0(\game_logic_portmap.collision_check_portmap.hit_piece_N_354 ), 
    .C0(\game_logic_portmap.collision_check_portmap.hit_piece_N_356 ), 
    .B0(\game_logic_portmap.collision_check_portmap.hit_piece_N_353 ), 
    .A0(\game_logic_portmap.collision_check_portmap.hit_piece_N_355 ), 
    .F0(\game_logic_portmap.collision_check_portmap.hit_piece ));
  renderer_portmap_SLICE_328 \renderer_portmap.SLICE_328 ( 
    .D1(\piece_loc[1][1] ), .C1(\renderer_portmap.n9300 ), 
    .B1(\board_index_x_real[3] ), .A1(\rgb_row[5] ), 
    .D0(\renderer_portmap.n4052 ), .C0(\renderer_portmap.n6660 ), 
    .B0(\piece_loc[0][2] ), .A0(\board_index_x_real[2] ), 
    .F0(\renderer_portmap.n9300 ), .F1(\renderer_portmap.n13 ));
  renderer_portmap_SLICE_329 \renderer_portmap.SLICE_329 ( 
    .D1(\piece_loc[0][2] ), .C1(\renderer_portmap.n6660 ), 
    .B1(\board_index_x_real[2] ), .D0(\piece_loc[0][1] ), 
    .C0(\piece_loc[0][0] ), .B0(\rgb_col[4] ), .A0(\rgb_col[5] ), 
    .F0(\renderer_portmap.n6660 ), .F1(\renderer_portmap.n11_c ));
  renderer_portmap_SLICE_330 \renderer_portmap.SLICE_330 ( 
    .D1(\board_index_x_real[2] ), .C1(\renderer_portmap.n4052 ), 
    .B1(\renderer_portmap.n6660 ), .A1(\piece_loc[0][2] ), 
    .D0(\piece_loc[1][0] ), .C0(\rgb_row[4] ), .F0(\renderer_portmap.n4052 ), 
    .F1(\renderer_portmap.n1[2] ));
  renderer_portmap_SLICE_332 \renderer_portmap.SLICE_332 ( 
    .D1(\piece_loc[0][2] ), .C1(\board_index_x_real[2] ), 
    .A1(\renderer_portmap.n6660 ), .D0(\rgb_col[6] ), .C0(\rgb_col[4] ), 
    .B0(\rgb_col[5] ), .F0(\board_index_x_real[2] ), 
    .F1(\renderer_portmap.n6 ));
  renderer_portmap_SLICE_334 \renderer_portmap.SLICE_334 ( 
    .D1(\renderer_portmap.n16 ), .C1(\board_index_x_real[3] ), 
    .B1(\piece_loc[0][3] ), .A1(\renderer_portmap.n6 ), .D0(\rgb_col[6] ), 
    .C0(\rgb_col[4] ), .B0(\rgb_col[5] ), .A0(\rgb_col[7] ), 
    .F0(\board_index_x_real[3] ), .F1(\renderer_portmap.n9 ));
  renderer_portmap_SLICE_336 \renderer_portmap.SLICE_336 ( 
    .D1(\renderer_portmap.rgb_c_0_N_311 ), 
    .C1(\renderer_portmap.rgb_c_5_N_289 ), .B1(rgb_c_1_N_306), 
    .A1(rgb_c_1_N_308), .D0(\renderer_portmap.n163 ), 
    .C0(\special_background[1] ), .F0(\renderer_portmap.rgb_c_5_N_289 ), 
    .F1(rgb_c_5));
  renderer_portmap_SLICE_339 \renderer_portmap.SLICE_339 ( 
    .D0(\renderer_portmap.rgb_c_0_N_311 ), 
    .C0(\renderer_portmap.rgb_c_4_N_296 ), .B0(rgb_c_4_N_295), 
    .A0(rgb_c_0_N_309), .F0(rgb_c_4));
  renderer_portmap_SLICE_340 \renderer_portmap.SLICE_340 ( 
    .D1(\renderer_portmap.rgb_c_3_N_300 ), 
    .C1(\renderer_portmap.rgb_c_3_N_299 ), .B1(rgb_c_1_N_306), 
    .A1(rgb_c_3_N_297), .D0(\renderer_portmap.n163 ), 
    .C0(\special_background[0] ), .A0(\rgb_row[8] ), 
    .F0(\renderer_portmap.rgb_c_3_N_299 ), .F1(rgb_c_3));
  renderer_portmap_SLICE_342 \renderer_portmap.SLICE_342 ( .D1(rgb_c_1_N_306), 
    .C1(\renderer_portmap.rgb_c_2_N_301 ), .B1(rgb_c_1_N_308), 
    .A1(\renderer_portmap.rgb_c_0_N_311 ), .D0(\renderer_portmap.n163 ), 
    .C0(\special_background[0] ), .B0(\special_background[1] ), 
    .F0(\renderer_portmap.rgb_c_2_N_301 ), .F1(rgb_c_2));
  renderer_portmap_SLICE_344 \renderer_portmap.SLICE_344 ( .D1(\rgb_row[9] ), 
    .C1(\renderer_portmap.n6614 ), .B1(\rgb_col[8] ), .A1(\rgb_col[9] ), 
    .D0(\rgb_col[6] ), .C0(\rgb_col[7] ), .B0(\rgb_col[5] ), 
    .F0(\renderer_portmap.n6614 ), .F1(rgb_c_3_N_297));
  renderer_portmap_SLICE_346 \renderer_portmap.SLICE_346 ( 
    .D1(\renderer_portmap.n1489[2] ), .C1(\renderer_portmap.n6644 ), 
    .B1(\rgb_row[6] ), .D0(\piece_loc[1][1] ), .C0(\piece_loc[1][0] ), 
    .B0(\rgb_row[5] ), .A0(\rgb_row[4] ), .F0(\renderer_portmap.n6644 ), 
    .F1(\renderer_portmap.n6_adj_357 ));
  renderer_portmap_SLICE_348 \renderer_portmap.SLICE_348 ( 
    .D1(\renderer_portmap.n10042 ), .C1(\renderer_portmap.n14 ), 
    .B1(\renderer_portmap.n13 ), .A1(\renderer_portmap.n10054 ), 
    .D0(\piece_loc[0][3] ), .C0(\renderer_portmap.n11_c ), 
    .B0(\piece_loc[1][0] ), .A0(\rgb_row[4] ), .F0(\renderer_portmap.n14 ), 
    .F1(\renderer_portmap.n9543 ));
  renderer_portmap_SLICE_350 \renderer_portmap.SLICE_350 ( 
    .D1(\piece_shape[2] ), .C1(\piece_shape[3] ), .B1(\piece_loc[0][0] ), 
    .A1(\rgb_col[4] ), .D0(\rgb_col[4] ), .C0(\rgb_row[4] ), .B0(\rgb_row[5] ), 
    .A0(\rgb_row[6] ), .F0(\renderer_portmap.n9557 ), 
    .F1(\renderer_portmap.n9539 ));
  renderer_portmap_SLICE_353 \renderer_portmap.SLICE_353 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_bottom_row[0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .B1(\piece_loc[1][2] ), .A1(\piece_loc[1][0] ), .D0(\piece_loc[1][1] ), 
    .C0(\piece_loc[1][2] ), .B0(\piece_loc[1][0] ), 
    .F0(\renderer_portmap.n1961 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9637 ));
  renderer_portmap_SLICE_354 \renderer_portmap.SLICE_354 ( 
    .D1(\piece_loc[1][2] ), .C1(\renderer_portmap.n4 ), .B1(\rgb_row[6] ), 
    .D0(\piece_loc[1][1] ), .C0(\piece_loc[1][0] ), .B0(\rgb_row[4] ), 
    .A0(\rgb_row[5] ), .F0(\renderer_portmap.n4 ), 
    .F1(\renderer_portmap.n6_adj_358 ));
  nes_controller_portmap_SLICE_356 \nes_controller_portmap.SLICE_356 ( 
    .D1(\NEScount[3] ), .C1(\nes_controller_portmap.ctrlr_clk_c_N_318 ), 
    .A1(NESclk), .D0(\NEScount[6] ), .C0(\NEScount[5] ), .B0(\NEScount[4] ), 
    .A0(\NEScount[7] ), .F0(\nes_controller_portmap.ctrlr_clk_c_N_318 ), 
    .F1(ctrlr_clk_c));
  nes_controller_portmap_SLICE_358 \nes_controller_portmap.SLICE_358 ( 
    .D1(\NEScount[5] ), .C1(\nes_controller_portmap.ctrlr_latch_c_N_317 ), 
    .B1(ctrlr_latch_c_N_316), .A1(\NEScount[0] ), .D0(\NEScount[1] ), 
    .C0(\NEScount[3] ), .F0(\nes_controller_portmap.ctrlr_latch_c_N_317 ), 
    .F1(ctrlr_latch_c));
  game_logic_portmap_SLICE_362 \game_logic_portmap.SLICE_362 ( 
    .D1(\game_logic_portmap.piece_code[0] ), 
    .C1(\game_logic_portmap.piece_code[1] ), 
    .A1(\game_logic_portmap.n1398[0] ), 
    .D0(\game_logic_portmap.piece_code[2] ), 
    .C0(\game_logic_portmap.n1398[0] ), 
    .B0(\game_logic_portmap.piece_code[1] ), 
    .A0(\game_logic_portmap.piece_code[0] ), 
    .F0(\game_logic_portmap.piece_shape_15__N_109[2] ), 
    .F1(\game_logic_portmap.piece_shape_15__N_109[1] ));
  game_logic_portmap_SLICE_364 \game_logic_portmap.SLICE_364 ( 
    .D1(\piece_loc[1][1] ), .C1(\piece_loc[1][0] ), .B1(n945), 
    .D0(\piece_loc[1][2] ), .C0(\piece_loc[1][1] ), .B0(\piece_loc[1][0] ), 
    .A0(n945), .F0(\game_logic_portmap.n6_adj_386 ), 
    .F1(\game_logic_portmap.n4_adj_387 ));
  game_logic_portmap_collision_check_portmap_SLICE_367 
    \game_logic_portmap.collision_check_portmap.SLICE_367 ( 
    .DI1(move_down_auto_N_331), .D1(n4208), .C1(move_down_auto), 
    .B1(\clock_manager_portmap.n26 ), .A1(n1118), .D0(move_down_auto), 
    .C0(right_button), .B0(left_button), .A0(down_button), .CLK(game_clock), 
    .Q1(move_down_auto), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , .F1(move_down_auto_N_331));
  game_logic_portmap_collision_check_portmap_SLICE_370 
    \game_logic_portmap.collision_check_portmap.SLICE_370 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n7846 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_285 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_285 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9571 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9635 ));
  game_logic_portmap_collision_check_portmap_SLICE_374 
    \game_logic_portmap.collision_check_portmap.SLICE_374 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C1(\future_piece_loc[1][1] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_232 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9631 ));
  renderer_portmap_SLICE_378 \renderer_portmap.SLICE_378 ( 
    .D1(\piece_loc[1][2] ), .C1(\piece_loc[1][1] ), .A1(\piece_loc[1][0] ), 
    .D0(\piece_loc[1][1] ), .C0(\piece_loc[1][2] ), .B0(\piece_loc[1][0] ), 
    .F0(\renderer_portmap.n1489[2] ), .F1(\future_piece_loc_1__3__N_212[2] ));
  vga_sync_portmap_SLICE_390 \vga_sync_portmap.SLICE_390 ( 
    .D0(\vga_sync_portmap.rgb_row[0]_2 ), .C0(\vga_sync_portmap.rgb_row[2]_2 ), 
    .B0(\vga_sync_portmap.rgb_row[1]_2 ), .A0(\vga_sync_portmap.rgb_row[3]_2 ), 
    .F0(\vga_sync_portmap.n7761 ));
  renderer_portmap_SLICE_393 \renderer_portmap.SLICE_393 ( .C1(\rgb_col[6] ), 
    .A1(\rgb_col[5] ), .D0(\rgb_col[6] ), .C0(\rgb_col[4] ), .B0(\rgb_col[5] ), 
    .A0(\rgb_col[7] ), .F0(\renderer_portmap.board_index_x_real[4] ), 
    .F1(n3049));
  SLICE_394 SLICE_394( .F0(VCC_net));
  clock_manager_portmap_SLICE_395 \clock_manager_portmap.SLICE_395 ( 
    .D0(\NEScount[6] ), .C0(\clock_manager_portmap.clk_counter[5] ), 
    .F0(\clock_manager_portmap.n9328 ));
  game_logic_portmap_SLICE_398 \game_logic_portmap.SLICE_398 ( 
    .DI1(\game_logic_portmap.piece_shape_15__N_109[2]$n1 ), 
    .D1(\game_logic_portmap.piece_code[0] ), 
    .C1(\game_logic_portmap.piece_code[2] ), 
    .B1(\game_logic_portmap.n1398[0] ), 
    .A1(\game_logic_portmap.piece_code[1] ), 
    .C0(\game_logic_portmap.piece_code[0] ), 
    .B0(\game_logic_portmap.n1398[0] ), .CLK(game_clock), 
    .Q1(\game_logic_portmap.piece_code[2] ), 
    .F0(\game_logic_portmap.piece_shape_15__N_109[0] ), 
    .F1(\game_logic_portmap.piece_shape_15__N_109[2]$n1 ));
  renderer_portmap_SLICE_411 \renderer_portmap.SLICE_411 ( 
    .D1(\piece_shape[4] ), .C1(\piece_shape[5] ), .B1(\piece_loc[0][0] ), 
    .A1(\rgb_col[4] ), .D0(\piece_shape[12] ), .C0(\piece_shape[13] ), 
    .B0(\rgb_col[4] ), .A0(\piece_loc[0][0] ), .F0(\renderer_portmap.n9517 ), 
    .F1(\renderer_portmap.n9547 ));
  renderer_portmap_SLICE_414 \renderer_portmap.SLICE_414 ( 
    .D1(\piece_shape[8] ), .C1(\piece_loc[0][0] ), .B1(\piece_shape[9] ), 
    .A1(\rgb_col[4] ), .D0(\rgb_col[4] ), .C0(\piece_shape[7] ), 
    .B0(\piece_loc[0][0] ), .A0(\piece_shape[6] ), 
    .F0(\renderer_portmap.n9548 ), .F1(\renderer_portmap.n9514 ));
  renderer_portmap_SLICE_416 \renderer_portmap.SLICE_416 ( 
    .D1(\piece_shape[14] ), .C1(\piece_loc[0][0] ), .B1(\piece_shape[15] ), 
    .A1(\rgb_col[4] ), .D0(\piece_loc[0][0] ), .C0(\rgb_col[4] ), 
    .B0(\piece_shape[11] ), .A0(\piece_shape[10] ), 
    .F0(\renderer_portmap.n9515 ), .F1(\renderer_portmap.n9518 ));
  renderer_portmap_SLICE_420 \renderer_portmap.SLICE_420 ( 
    .D0(\piece_loc[1][3] ), .C0(\renderer_portmap.n6_adj_358 ), 
    .B0(\rgb_row[7] ), .F0(\renderer_portmap.n16 ));
  renderer_portmap_SLICE_421 \renderer_portmap.SLICE_421 ( .D1(\rgb_row[6] ), 
    .C1(\rgb_col[4] ), .B1(\rgb_col[5] ), .A1(\rgb_row[7] ), .D0(\rgb_col[4] ), 
    .C0(\rgb_col[5] ), .F0(\renderer_portmap.n4074 ), 
    .F1(\renderer_portmap.n9623 ));
  clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B 
    \clock_manager_portmap.pll_portmap.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(osc_c), 
    .FEEDBACK(\clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), 
    .INTFBOUT(\clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(clk));
  game_logic_portmap_piece_library_portmap_piece_shape_15__I_0 
    \game_logic_portmap.piece_library_portmap.piece_shape_15__I_0 ( 
    .RADDR4(\game_logic_portmap.piece_shape_15__N_109[2] ), 
    .RADDR3(\game_logic_portmap.piece_shape_15__N_109[1] ), 
    .RADDR2(\game_logic_portmap.piece_shape_15__N_109[0] ), 
    .RADDR1(\game_logic_portmap.piece_shape_15__N_107[1] ), 
    .RADDR0(\game_logic_portmap.piece_shape_15__N_107[0] ), .RCLKE(VCC_net), 
    .RCLK(game_clock), .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA15(\piece_shape[15] ), .RDATA14(\piece_shape[14] ), 
    .RDATA13(\piece_shape[13] ), .RDATA12(\piece_shape[12] ), 
    .RDATA11(\piece_shape[11] ), .RDATA10(\piece_shape[10] ), 
    .RDATA9(\piece_shape[9] ), .RDATA8(\piece_shape[8] ), 
    .RDATA7(\piece_shape[7] ), .RDATA6(\piece_shape[6] ), 
    .RDATA5(\piece_shape[5] ), .RDATA4(\piece_shape[4] ), 
    .RDATA3(\piece_shape[3] ), .RDATA2(\piece_shape[2] ), 
    .RDATA1(\piece_shape[1] ), .RDATA0(\piece_shape[0] ));
  ctrlr_data ctrlr_data_I( .PADDI(ctrlr_data_c), .ctrlr_data(ctrlr_data));
  osc osc_I( .PADDI(osc_c), .osc(osc));
  rotate_out rotate_out_I( .PADDO(rotate_out_c), .rotate_out(rotate_out));
  ctrlr_clk ctrlr_clk_I( .PADDO(ctrlr_clk_c), .ctrlr_clk(ctrlr_clk));
  ctrlr_latch ctrlr_latch_I( .PADDO(ctrlr_latch_c), .ctrlr_latch(ctrlr_latch));
  vsync vsync_I( .PADDO(vsync_c), .vsync(vsync));
  hsync hsync_I( .PADDO(hsync_c), .hsync(hsync));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_3), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
endmodule

module vga_sync_portmap_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_407_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vga_sync_portmap_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_408_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module vga_sync_portmap_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_408_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_408_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_407_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_408_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_6 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_408_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_407_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_407_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_9 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_407_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_10 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_407_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_11 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_408_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_12 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_17 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_39 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_38 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_15 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_20 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_19 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_55 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_40 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_13 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_22 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_21 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_17 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_67 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_11 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_24 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_23 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_26 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_25 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_28 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_27 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_30 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_29 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_62 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_61 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_59 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_58 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_32 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_31 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_25 ( input DI1, D1, C1, B1, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_33 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_60 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_35 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_34 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_66 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_65 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_29 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_64 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_63 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_30 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_37 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_36 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module game_logic_portmap_SLICE_32 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \renderer_portmap/mux_276_i2_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40001 \game_logic_portmap/mux_276_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/piece_loc_1__3__I_42 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \game_logic_portmap/piece_loc_1__0__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x6798") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x0F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_33 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \game_logic_portmap/i7932_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40003 \game_logic_portmap/i6521_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/down_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/down_delay_2__I_52 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xDF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x6664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_34 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \game_logic_portmap/i7941_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40004 \game_logic_portmap/i6542_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/right_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/right_delay_2__I_50 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x6664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_35 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \game_logic_portmap/i8004_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40004 \game_logic_portmap/i6563_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/left_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/left_delay_2__I_51 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xDF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_36 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \game_logic_portmap/i7951_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40007 \game_logic_portmap/i6584_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/sel_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/sel_delay_2__I_49 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xD2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x5A58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_37 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \game_logic_portmap/i7948_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40008 \game_logic_portmap/i6605_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/rotate_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/rotate_delay_2__I_48 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x55A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_42 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \game_logic_portmap/i6557_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40010 \game_logic_portmap/i6578_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/right_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/left_delay_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_48 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \game_logic_portmap/mux_276_i3_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40012 \game_logic_portmap/mux_276_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/piece_loc_1__3__I_41 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \game_logic_portmap/piece_loc_1__3__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xACA3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_52 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \game_logic_portmap.SLICE_52_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \game_logic_portmap.SLICE_52_K0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/piece_shape_15__I_45 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_logic_portmap/piece_shape_15__I_44 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_54 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \game_logic_portmap.SLICE_54_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40015 \game_logic_portmap.SLICE_54_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/piece_shape_15__I_47 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/piece_shape_15__I_46 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_55 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 \game_logic_portmap/i2_3_lut_adj_113 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \game_logic_portmap/i2_4_lut_adj_117 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/piece_loc_0__2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \game_logic_portmap/piece_loc_0__3__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x3CC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x7E81") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_56 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \game_logic_portmap/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \game_logic_portmap/i2_4_lut_adj_114 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20020 \game_logic_portmap/piece_loc_0__0__I_0 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20020 \game_logic_portmap/piece_loc_0__1__I_0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x0F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x669C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20020 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module nes_controller_portmap_SLICE_62 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40021 \nes_controller_portmap.SLICE_62_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \nes_controller_portmap.SLICE_62_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_64 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40021 \nes_controller_portmap.SLICE_64_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \nes_controller_portmap.SLICE_64_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_controller_portmap_SLICE_66 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40023 \nes_controller_portmap/i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \nes_controller_portmap.SLICE_66_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_0__I_53 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_68 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40024 \game_logic_portmap/collision_down_I_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40025 \game_logic_portmap/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x3222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_70 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \game_logic_portmap/collision_check_portmap/Mux_67_i2_rep_55_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \game_logic_portmap.collision_check_portmap.i1_rep_70_2_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_72 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40028 \renderer_portmap.Mux_28_i4_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \vga_sync_portmap.i1_2_lut_adj_125 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_74 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40030 \game_logic_portmap/i6620_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40031 \game_logic_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/rotate_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_75 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40032 \game_logic_portmap/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40033 \nes_controller_portmap/rotate_out_c_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_76 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40025 \game_logic_portmap/i2_2_lut_adj_105 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_controller_portmap_SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40034 \game_logic_portmap/i3_4_lut_adj_111 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40035 \nes_controller_portmap/sel_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_78 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40036 \game_logic_portmap/i1_2_lut_adj_109 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \game_logic_portmap/collision_check_portmap/hit_piece_I_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_79 ( input D1, C1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40038 \game_logic_portmap/collision_check_portmap/i10_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \nes_controller_portmap/down_button_I_0_2 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_80 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40038 \game_logic_portmap/i1_2_lut_adj_106 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \game_logic_portmap/n10027_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_81 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 
    \game_logic_portmap/collision_check_portmap/piece_loc[0][1]_bdd_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \game_logic_portmap/collision_check_portmap/i7959_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x62EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_82 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40042 \game_logic_portmap/i2_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \game_logic_portmap/collision_check_portmap/down_button_I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_83 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40044 \game_logic_portmap/collision_check_portmap/i2_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \nes_controller_portmap/right_button_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_84 ( input D1, C1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40045 \game_logic_portmap/i2_2_lut_3_lut_adj_118 ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \nes_controller_portmap/left_button_I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xFF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_86 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40047 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][2]_bdd_4_lut_3_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 
    \game_logic_portmap/collision_check_portmap/i8014_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x55D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_87 ( input D0, C0, B0, 
    A0, output F0 );

  lut40049 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_2_3__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_88 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40050 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][2]_bdd_4_lut_2_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 
    \game_logic_portmap/collision_check_portmap/i8009_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x7654") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_89 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40052 \game_logic_portmap/collision_check_portmap/i7_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_1_3__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_90 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 \game_logic_portmap/collision_check_portmap/n10057_bdd_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][0]_bdd_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_92 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40055 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][2]_bdd_4_lut_4_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 
    \game_logic_portmap/collision_check_portmap/i7931_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x7632") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_93 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40052 \game_logic_portmap/collision_check_portmap/i5_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_3_3__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_94 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \game_logic_portmap/collision_check_portmap/collision_left_I_0 ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \game_logic_portmap/collision_check_portmap/i249_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xCC04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40060 \game_logic_portmap/i2_4_lut_adj_115 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40061 \game_logic_portmap.i1_2_lut_adj_107 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_96 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40055 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][2]_bdd_4_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 
    \game_logic_portmap/collision_check_portmap/i7981_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_97 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_4_3__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \game_logic_portmap/collision_check_portmap/i7950_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_98 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40065 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_4_1__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \game_logic_portmap/collision_check_portmap/i4270_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x3070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_99 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40067 \game_logic_portmap/collision_check_portmap/i1_rep_76_2_lut_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 
    \game_logic_portmap/collision_check_portmap/future_piece_loc_1__0__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x1F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_101 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_adj_94 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \game_logic_portmap/collision_check_portmap/i1_4_lut_adj_93 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xA050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x2800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_102 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40071 \game_logic_portmap/collision_check_portmap/i61_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \game_logic_portmap/collision_check_portmap/i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x0660") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_104 ( input D1, C1, B1, 
    A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40073 \game_logic_portmap/collision_check_portmap/i4269_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \game_logic_portmap/collision_check_portmap/i605_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_105 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_adj_77 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 
    \game_logic_portmap.collision_check_portmap.future_piece_loc_1__2__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_106 ( input D1, C1, B1, 
    A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40077 \game_logic_portmap/collision_check_portmap/i2_3_lut_4_lut_adj_98 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \game_logic_portmap/collision_check_portmap/i603_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_107 ( input C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40079 \game_logic_portmap/collision_check_portmap/i806_2_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \renderer_portmap/future_piece_loc_1__1__I_0_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x3ACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_109 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40081 
    \game_logic_portmap/collision_check_portmap/future_piece_loc_1__3__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \renderer_portmap/i588_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_110 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40083 \game_logic_portmap/collision_check_portmap/Mux_179_i7_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \game_logic_portmap/collision_check_portmap/n10045_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_111 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40085 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][0]_bdd_4_lut_2 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \game_logic_portmap.collision_check_portmap.i1_2_lut_adj_89 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_112 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \game_logic_portmap/collision_check_portmap/Mux_66_i7_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \game_logic_portmap/collision_check_portmap/Mux_66_i3_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_113 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40089 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_87 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_1_1__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_114 ( input D0, C0, B0, 
    A0, output F0 );

  lut40091 \game_logic_portmap/collision_check_portmap/Mux_65_i7_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_115 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40092 \game_logic_portmap/collision_check_portmap/i6_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_1_2__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_116 ( input D1, C1, B1, 
    A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40094 \game_logic_portmap/collision_check_portmap/i3059_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \game_logic_portmap/collision_check_portmap/i5098_2_lut_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_117 ( input D1, C1, B1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \game_logic_portmap/collision_check_portmap/Mux_67_i7_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \game_logic_portmap/collision_check_portmap/i3060_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_118 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \game_logic_portmap/collision_check_portmap/Mux_180_i7_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \game_logic_portmap/collision_check_portmap/i3052_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_119 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40092 \game_logic_portmap/collision_check_portmap/i4_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_3_1__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_120 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40099 \game_logic_portmap/collision_check_portmap/Mux_122_i7_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \game_logic_portmap/collision_check_portmap/Mux_122_i6_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xFBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_122 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40101 \game_logic_portmap/collision_check_portmap/i7989_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \game_logic_portmap/collision_check_portmap/i7996_2_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x3010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_123 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \game_logic_portmap/collision_check_portmap/i6371_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xB1A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_124 ( input D0, C0, B0, 
    A0, output F0 );

  lut40105 \game_logic_portmap/collision_check_portmap/Mux_123_i7_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_125 ( input D0, C0, B0, 
    A0, output F0 );

  lut40090 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_2_1__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_126 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40106 \game_logic_portmap/collision_check_portmap/Mux_178_i10_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \game_logic_portmap.collision_check_portmap.i1_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_127 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40108 \game_logic_portmap/collision_check_portmap/Mux_180_i5_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 \game_logic_portmap/collision_check_portmap/i2_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x0E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_128 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40110 \game_logic_portmap/collision_check_portmap/i7930_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \game_logic_portmap.collision_check_portmap.i1_2_lut_adj_91 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xD77D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_129 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40112 \game_logic_portmap.collision_check_portmap.i1_2_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \game_logic_portmap.collision_check_portmap.i1_2_lut_adj_95 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x0060") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x9000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_130 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 \game_logic_portmap/collision_check_portmap/i2_4_lut_adj_92 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \game_logic_portmap/collision_check_portmap/i976_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_131 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_3_0__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 \game_logic_portmap.collision_check_portmap.i2335_2_lut_2_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x8B88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xD77D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_132 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \game_logic_portmap/collision_check_portmap/i2_4_lut_adj_96 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 \game_logic_portmap/collision_check_portmap/i944_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xE87E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x5F05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_135 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40120 \game_logic_portmap/collision_check_portmap/i3049_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \game_logic_portmap.collision_check_portmap.i1_2_lut_3_lut_adj_97 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x3C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_136 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40122 \renderer_portmap.Mux_28_i10_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 \renderer_portmap/Mux_28_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xF960") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40124 \renderer_portmap/n4_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \renderer_portmap/i2_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x59A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40126 \renderer_portmap/n10039_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40127 \renderer_portmap/i7825_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xF960") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_140 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40128 \renderer_portmap/board_index_x_real[2]_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40129 \renderer_portmap/i7974_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_141 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40130 \renderer_portmap/n10033_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40131 \renderer_portmap/Mux_28_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_142 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40132 \renderer_portmap/n10051_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40133 \renderer_portmap/n4_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_144 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40134 \vga_sync_portmap/i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40135 \vga_sync_portmap/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_146 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40136 \vga_sync_portmap/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \vga_sync_portmap/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_147 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40138 \vga_sync_portmap/i8134_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40137 \vga_sync_portmap/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_148 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40139 \vga_sync_portmap/i1_2_lut_3_lut_adj_126 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \vga_sync_portmap/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_150 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40141 \vga_sync_portmap/i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_151 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40142 \vga_sync_portmap/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \vga_sync_portmap/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_153 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40144 \renderer_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \renderer_portmap/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40146 \vga_sync_portmap/rgb_row_9__I_0_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40147 \vga_sync_portmap/i48_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xFB51") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_155 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40148 \vga_sync_portmap.i1_2_lut_adj_123 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40149 \vga_sync_portmap/i1_2_lut_adj_124 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_156 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40150 \vga_sync_portmap/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40149 \vga_sync_portmap/i1_2_lut_adj_122 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_157 ( input D0, C0, B0, A0, output F0 );

  lut40151 \renderer_portmap/rgb_c_0_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x1101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_158 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40152 \vga_sync_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 \renderer_portmap/i1_4_lut_adj_70 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_160 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \renderer_portmap/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \vga_sync_portmap/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40155 \renderer_portmap/i1_4_lut_adj_73 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40156 \game_logic_portmap/collision_right_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xAABF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40157 \vga_sync_portmap/rgb_col_9__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 \vga_sync_portmap/i31_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40159 \renderer_portmap/i6_4_lut_adj_71 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40160 \renderer_portmap/i1601_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xFDD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40161 \vga_sync_portmap/i12_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \renderer_portmap/i5029_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xD111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_171 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40163 \renderer_portmap/rgb_c_1_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40164 \renderer_portmap/i2422_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x00BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_172 ( input D1, C1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40045 \game_logic_portmap/i1_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \clock_manager_portmap/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_174 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40025 \clock_manager_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module clock_manager_portmap_SLICE_175 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40166 \clock_manager_portmap/i8127_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40167 \clock_manager_portmap/i4_4_lut_adj_121 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_176 ( input D1, C1, B1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40168 \nes_controller_portmap/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \clock_manager_portmap/i2_3_lut_adj_119 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_178 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40170 \clock_manager_portmap/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40171 \clock_manager_portmap/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_180 ( input C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40172 \clock_manager_portmap/i7669_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \nes_controller_portmap/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_182 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40174 \clock_manager_portmap/i8120_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40175 \clock_manager_portmap/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_184 ( input D1, C1, B1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40176 \clock_manager_portmap/i2_3_lut_adj_120 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40177 \clock_manager_portmap/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40178 \clock_manager_portmap/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40179 \clock_manager_portmap/i7654_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_187 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40038 \game_logic_portmap/i1_2_lut_adj_110 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40180 \game_logic_portmap/i3_4_lut_adj_112 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_188 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40174 \clock_manager_portmap.SLICE_188_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40181 \clock_manager_portmap/i7700_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_190 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40182 LessThan_305_i6_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 LessThan_305_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x0CCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x1D90") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_191 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40184 \game_logic_portmap/i629_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40185 \renderer_portmap/i691_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_192 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40186 LessThan_305_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \renderer_portmap/i698_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x666A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40188 \game_logic_portmap/i20_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40189 \game_logic_portmap/piece_library_portmap/i3_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x5250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_195 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \game_logic_portmap/collision_check_portmap/i8018_2_lut_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_78 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_196 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40192 \game_logic_portmap/i7973_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \game_logic_portmap/i73_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xDDFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40052 \game_logic_portmap/collision_check_portmap/i1_4_lut_adj_90 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 \game_logic_portmap/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_198 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40195 \game_logic_portmap/collision_check_portmap/i252_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \game_logic_portmap/i8007_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xFF1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_202 ( input DI1, D1, C1, B1, A1, C0, A0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40030 \game_logic_portmap/i6536_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40197 \game_logic_portmap/i7638_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/down_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_203 ( input D0, C0, B0, A0, output F0 );

  lut40198 \game_logic_portmap/i167_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_205 ( input DI1, D1, C1, A1, D0, C0, B0, A0, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40199 i4949_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 \game_logic_portmap/i8115_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/first_time_I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xFF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x0007") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_206 ( input DI1, D1, C1, B1, A1, D0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40201 \game_logic_portmap/i6599_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40202 \game_logic_portmap/i7648_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/sel_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_208 ( input D0, C0, B0, A0, output F0 );

  lut40167 \game_logic_portmap/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40203 \game_logic_portmap/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40175 \game_logic_portmap/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_210 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40204 \game_logic_portmap/mux_23_i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40205 \game_logic_portmap/i5183_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_213 ( input D0, C0, B0, A0, output F0 );

  lut40206 \game_logic_portmap/i1679_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xDF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_216 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40207 \game_logic_portmap/i8008_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_79 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_220 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40208 \game_logic_portmap/i2_4_lut_adj_116 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40209 \game_logic_portmap.i1_2_lut_adj_108 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_223 ( input D1, C1, D0, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40210 \game_logic_portmap/collision_check_portmap/i1_2_lut_adj_81 ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \game_logic_portmap.collision_check_portmap.i1_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_224 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40212 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_2_0__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40213 \game_logic_portmap/collision_check_portmap/i4260_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xDC10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_225 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40214 \game_logic_portmap/collision_check_portmap/i2_3_lut_4_lut_adj_104 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40215 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_adj_100 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_226 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40094 \game_logic_portmap/collision_check_portmap/Mux_180_i10_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40216 \game_logic_portmap/collision_check_portmap/i7990_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_227 ( input D1, C1, B1, 
    A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40217 
    \game_logic_portmap/collision_check_portmap/future_piece_loc_0__0__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40202 \game_logic_portmap/collision_check_portmap/i4933_2_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xA9A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_228 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40218 
    \game_logic_portmap/collision_check_portmap/piece_bottom_row_0__I_0 ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40219 \game_logic_portmap/collision_check_portmap/i3_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_229 ( input D0, C0, B0, 
    A0, output F0 );

  lut40220 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_84 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_232 ( input D1, C1, D0, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40038 
    \game_logic_portmap/collision_check_portmap/piece_bottom_row_1__I_0 ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40220 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_76 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_233 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 
    \game_logic_portmap/collision_check_portmap/i5028_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 \game_logic_portmap/collision_check_portmap/i610_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_235 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40223 \game_logic_portmap/collision_check_portmap/i1_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 
    \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_4_lut_adj_103 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x30C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_238 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 
    \game_logic_portmap/collision_check_portmap/future_piece_loc_0__1__I_0 ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \game_logic_portmap/collision_check_portmap/i974_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xC9CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_240 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40227 \game_logic_portmap/collision_check_portmap/i3062_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \game_logic_portmap/collision_check_portmap/i7690_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xA020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_242 ( input D1, B1, D0, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40229 \game_logic_portmap/collision_check_portmap/i1780_rep_56_2_lut ( 
    .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40230 \game_logic_portmap/collision_check_portmap/i4251_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_245 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40231 \game_logic_portmap/collision_check_portmap/Mux_181_i8_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40232 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_adj_99 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_248 ( input D1, C1, B1, 
    A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40026 \game_logic_portmap/collision_check_portmap/Mux_66_i2_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \game_logic_portmap/collision_check_portmap/i1986_rep_65_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_251 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_83 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 \game_logic_portmap/collision_check_portmap/i8021_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xA05F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_253 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 \game_logic_portmap/collision_check_portmap/i3064_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40236 \game_logic_portmap/collision_check_portmap/i7984_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_254 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40237 \game_logic_portmap/collision_check_portmap/Mux_65_i10_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40238 \game_logic_portmap.collision_check_portmap.i1_2_lut_adj_82 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_256 ( input D1, B1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40239 \game_logic_portmap/collision_check_portmap/i7963_2_lut ( .A(GNDI), 
    .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \game_logic_portmap/collision_check_portmap/Mux_179_i2_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_258 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40241 \game_logic_portmap/collision_check_portmap/Mux_238_i7_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40242 \game_logic_portmap/collision_check_portmap/i1_4_lut_adj_80 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x00B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_261 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40243 \game_logic_portmap/collision_check_portmap/i7943_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 \game_logic_portmap/collision_check_portmap/i6723_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_264 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40245 \game_logic_portmap/collision_check_portmap/Mux_67_i3_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40246 \game_logic_portmap/collision_check_portmap/i1782_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x8C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_267 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40247 \game_logic_portmap/collision_check_portmap/i2_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40248 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_1_0__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xB1A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_268 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 \game_logic_portmap/collision_check_portmap/i7938_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40250 \game_logic_portmap.collision_check_portmap.i1_2_lut_adj_88 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_270 ( input D1, C1, A1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \game_logic_portmap/collision_check_portmap/Mux_64_i10_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \game_logic_portmap/collision_check_portmap/i7692_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_273 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40253 \game_logic_portmap/collision_check_portmap/i8_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40254 \game_logic_portmap/collision_check_portmap/overlap_row_3_2__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_276 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40255 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_4_0__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40256 \game_logic_portmap/collision_check_portmap/i7657_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xAE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xFF8F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_278 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 \game_logic_portmap/collision_check_portmap/i7982_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40250 
    \game_logic_portmap.collision_check_portmap.i1_2_lut_3_lut_3_lut_adj_101 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_280 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40257 \game_logic_portmap/collision_check_portmap/Mux_180_i3_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40258 
    \game_logic_portmap/collision_check_portmap/Mux_180_i2_rep_62_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_281 ( input D0, C0, B0, 
    output F0 );
  wire   GNDI;

  lut40259 \game_logic_portmap/collision_check_portmap/Mux_178_i6_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_285 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40260 \game_logic_portmap/collision_check_portmap/i8002_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40261 
    \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_4_lut_adj_102 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x4080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_286 ( input D1, C1, D0, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40262 \game_logic_portmap/collision_check_portmap/i7969_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40263 \game_logic_portmap/collision_check_portmap/i1_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x3020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_288 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \game_logic_portmap/collision_check_portmap/Mux_122_i4_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40264 \game_logic_portmap/collision_check_portmap/i2_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_289 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40265 \game_logic_portmap/collision_check_portmap/i7819_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40266 \game_logic_portmap/collision_check_portmap/i4973_2_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x60C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_291 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40267 \game_logic_portmap/collision_check_portmap/i3058_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \game_logic_portmap/collision_check_portmap/i4243_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_294 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 \game_logic_portmap/collision_check_portmap/i7977_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40269 \game_logic_portmap.collision_check_portmap.i7929_2_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_296 ( input D1, C1, B1, 
    A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40270 \game_logic_portmap/collision_check_portmap/Mux_122_i10_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40271 \game_logic_portmap/collision_check_portmap/i7956_2_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xFE54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_297 ( input D1, C1, B1, 
    A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40272 \game_logic_portmap/collision_check_portmap/i1_4_lut_adj_85 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 \game_logic_portmap/collision_check_portmap/i8023_2_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_301 ( input D1, C1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40274 \game_logic_portmap/collision_check_portmap/Mux_121_i10_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 \game_logic_portmap/collision_check_portmap/i4230_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_302 ( input D0, C0, B0, 
    A0, output F0 );

  lut40123 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_2_2__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_303 ( input D0, C0, A0, 
    output F0 );
  wire   GNDI;

  lut40275 \game_logic_portmap/collision_check_portmap/i3_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_304 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \game_logic_portmap/collision_check_portmap/i7821_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40276 \game_logic_portmap/collision_check_portmap/i8006_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_308 ( input D1, C1, B1, 
    A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40277 \game_logic_portmap/collision_check_portmap/i4271_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 \game_logic_portmap/collision_check_portmap/i1_2_lut_adj_86 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_311 ( input D0, C0, B0, 
    A0, output F0 );

  lut40279 \game_logic_portmap/collision_check_portmap/i12_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_312 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40227 \game_logic_portmap/collision_check_portmap/i6382_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 \game_logic_portmap/collision_check_portmap/i7994_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x90D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_314 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40281 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_4_2__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 \game_logic_portmap/collision_check_portmap/i7962_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x2AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_320 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40245 \game_logic_portmap/collision_check_portmap/i16_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40283 \game_logic_portmap.collision_check_portmap.i1_rep_14_2_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0x4114") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_322 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40274 \game_logic_portmap/collision_check_portmap/Mux_180_i4_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40284 \game_logic_portmap.collision_check_portmap.i7991_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_325 ( input D0, C0, B0, 
    A0, output F0 );

  lut40220 \game_logic_portmap/collision_check_portmap/hit_piece_I_68 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module renderer_portmap_SLICE_328 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40285 \renderer_portmap/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40286 \renderer_portmap/i7632_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x9669") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xFF96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_329 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40287 \renderer_portmap/i3_2_lut_4_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \renderer_portmap/i5209_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xCFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xE640") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_330 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40289 \renderer_portmap/i7021_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40290 \renderer_portmap/i1_2_lut_adj_75 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0x9669") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_332 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40291 \renderer_portmap/i873_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \renderer_portmap/rgb_col_6__I_0_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x50F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_334 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40292 \renderer_portmap/i1_4_lut_adj_72 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40293 \renderer_portmap/rgb_col_7__I_0_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xB200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x56AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_336 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40294 \renderer_portmap/rgb_c_5_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40295 \renderer_portmap/i2430_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x3310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_339 ( input D0, C0, B0, A0, output F0 );

  lut40296 \renderer_portmap/rgb_c_4_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_340 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40297 \renderer_portmap/rgb_c_3_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40298 \renderer_portmap/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x1110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0x5505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_342 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40163 \renderer_portmap/rgb_c_2_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40299 \renderer_portmap/i1_3_lut_adj_69 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_344 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40300 \renderer_portmap/i7696_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40301 \renderer_portmap/i5166_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_346 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40302 \renderer_portmap/LessThan_9_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 \renderer_portmap/LessThan_9_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x3F03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0x8CE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_348 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40304 \renderer_portmap/i7830_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40305 \renderer_portmap/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xBE82") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x2DD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_350 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40306 \renderer_portmap/i7826_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40307 \renderer_portmap/i7945_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xF960") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0x8088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_353 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40308 \game_logic_portmap/collision_check_portmap/i7979_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40309 \renderer_portmap/i841_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0x4080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_354 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40310 \renderer_portmap/LessThan_7_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40311 \renderer_portmap/LessThan_7_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0x8AEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_356 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40312 \nes_controller_portmap/ctrlr_clk_c_I_0 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40279 \nes_controller_portmap/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_358 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40313 \nes_controller_portmap/ctrlr_latch_c_I_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40074 \nes_controller_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_362 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40314 \game_logic_portmap/i552_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40315 \game_logic_portmap/i559_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_364 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40316 \game_logic_portmap/i718_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40317 \game_logic_portmap/i726_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_367 ( input DI1, D1, 
    C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40318 \clock_manager_portmap/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40319 \game_logic_portmap/collision_check_portmap/i4961_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/move_down_auto_I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xDCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_370 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40320 \game_logic_portmap/collision_check_portmap/i7964_4_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 \game_logic_portmap/collision_check_portmap/i8001_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xCC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_374 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40322 \game_logic_portmap/collision_check_portmap/i7960_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40323 \game_logic_portmap/collision_check_portmap/i7944_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_378 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40324 \renderer_portmap/i581_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40325 \renderer_portmap/i839_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0x0F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_390 ( input D0, C0, B0, A0, output F0 );

  lut40220 \vga_sync_portmap/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module renderer_portmap_SLICE_393 ( input C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40326 \renderer_portmap/i4992_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40327 \renderer_portmap/rgb_col_7__I_0_2_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_394 ( output F0 );
  wire   GNDI;

  lut40328 i4( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_395 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40149 \clock_manager_portmap/i7659_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_SLICE_398 ( input DI1, D1, C1, B1, A1, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40201 \game_logic_portmap.SLICE_398_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40329 \game_logic_portmap/i544_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/piece_shape_15__I_43 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_411 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40306 \renderer_portmap/i7834_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40127 \renderer_portmap/i7804_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module renderer_portmap_SLICE_414 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40330 \renderer_portmap/i7801_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40331 \renderer_portmap/i7835_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0xED48") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0xB8E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_416 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40330 \renderer_portmap/i7805_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40332 \renderer_portmap/i7802_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xACCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_420 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40333 \renderer_portmap/LessThan_7_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_421 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40334 \renderer_portmap/i7955_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40290 \renderer_portmap/i1_2_lut_adj_74 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B ( input 
    REFERENCECLK, FEEDBACK, RESET_N, output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \clock_manager_portmap/pll_portmap/lscc_pll_inst/u_PLL_B ( 
    .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), 
    .DYNAMICDELAY6(GNDI), .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), 
    .DYNAMICDELAY3(GNDI), .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), 
    .DYNAMICDELAY0(GNDI), .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), 
    .SDI(GNDI), .LATCH(GNDI), .INTFBOUT(INTFBOUT), .OUTCORE(), 
    .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module game_logic_portmap_piece_library_portmap_piece_shape_15__I_0 ( input 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI;

  EBR_B_B \game_logic_portmap/piece_library_portmap/piece_shape_15__I_0 ( 
    .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), 
    .RADDR5(GNDI), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(RDATA15), 
    .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), 
    .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), 
    .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), 
    .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x4620360046203600C8808E0044C0E20088C02E00C440E8000F0044440F004444";

    defparam INST10.INIT_1 = "0xFFFFFFFFFFFFFFFF660066006600660046404E004C400E402640C6002640C600";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ctrlr_data ( output PADDI, input ctrlr_data );
  wire   GNDI;

  BB_B_B \ctrlr_data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(ctrlr_data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (ctrlr_data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module osc ( output PADDI, input osc );
  wire   GNDI;

  BB_B_B \osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module rotate_out ( input PADDO, output rotate_out );
  wire   VCCI;

  BB_B_B \rotate_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rotate_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rotate_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module ctrlr_clk ( input PADDO, output ctrlr_clk );
  wire   VCCI;

  BB_B_B \ctrlr_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(ctrlr_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ctrlr_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module ctrlr_latch ( input PADDO, output ctrlr_latch );
  wire   VCCI;

  BB_B_B \ctrlr_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ctrlr_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ctrlr_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module vsync ( input PADDO, output vsync );
  wire   VCCI;

  BB_B_B \vsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(vsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => vsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module hsync ( input PADDO, output hsync );
  wire   VCCI;

  BB_B_B \hsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(hsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => hsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule
