Analysis & Synthesis report for proj
Fri Mar 23 15:09:27 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |proj|control:ctrl_player|current_state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Port Connectivity Checks: "control:ctrl_player"
 13. Port Connectivity Checks: "datapath:data_player"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 23 15:09:27 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; proj                                        ;
; Top-level Entity Name              ; proj                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 41                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; proj               ; proj               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------+---------+
; toplevel.v                       ; yes             ; User Verilog HDL File  ; /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v ;         ;
; start.v                          ; yes             ; User Verilog HDL File  ; /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v    ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 41    ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; SW[0] ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 41    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                       ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |proj                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 41   ; 0            ; |proj               ; proj        ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |proj|control:ctrl_player|current_state                                                                                        ;
+--------------------------+-------------------------+--------------------+---------------------+--------------------------+---------------------+
; Name                     ; current_state.UPDATE_XY ; current_state.MOVE ; current_state.CLEAR ; current_state.SELECT_DIR ; current_state.RESET ;
+--------------------------+-------------------------+--------------------+---------------------+--------------------------+---------------------+
; current_state.RESET      ; 0                       ; 0                  ; 0                   ; 0                        ; 0                   ;
; current_state.SELECT_DIR ; 0                       ; 0                  ; 0                   ; 1                        ; 1                   ;
; current_state.CLEAR      ; 0                       ; 0                  ; 1                   ; 0                        ; 1                   ;
; current_state.MOVE       ; 0                       ; 1                  ; 0                   ; 0                        ; 1                   ;
; current_state.UPDATE_XY  ; 1                       ; 0                  ; 0                   ; 0                        ; 1                   ;
+--------------------------+-------------------------+--------------------+---------------------+--------------------------+---------------------+


+-----------------------------------------------------------------------+
; Registers Removed During Synthesis                                    ;
+--------------------------------------------------+--------------------+
; Register name                                    ; Reason for Removal ;
+--------------------------------------------------+--------------------+
; control:ctrl_player|current_state~2              ; Lost fanout        ;
; control:ctrl_player|current_state~3              ; Lost fanout        ;
; control:ctrl_player|rate_divider:rd|count[0..27] ; Lost fanout        ;
; control:ctrl_player|current_state.RESET          ; Lost fanout        ;
; control:ctrl_player|current_state.SELECT_DIR     ; Lost fanout        ;
; control:ctrl_player|current_state.CLEAR          ; Lost fanout        ;
; control:ctrl_player|current_state.MOVE           ; Lost fanout        ;
; control:ctrl_player|current_state.UPDATE_XY      ; Lost fanout        ;
; Total Number of Removed Registers = 35           ;                    ;
+--------------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                               ;
+-------------------------------------+--------------------+------------------------------------------------+
; Register name                       ; Reason for Removal ; Registers Removed due to This Register         ;
+-------------------------------------+--------------------+------------------------------------------------+
; control:ctrl_player|current_state~3 ; Lost Fanouts       ; control:ctrl_player|rate_divider:rd|count[27], ;
;                                     ;                    ; control:ctrl_player|rate_divider:rd|count[26], ;
;                                     ;                    ; control:ctrl_player|rate_divider:rd|count[25], ;
;                                     ;                    ; control:ctrl_player|rate_divider:rd|count[24], ;
;                                     ;                    ; control:ctrl_player|current_state.SELECT_DIR   ;
; control:ctrl_player|current_state~2 ; Lost Fanouts       ; control:ctrl_player|current_state.CLEAR,       ;
;                                     ;                    ; control:ctrl_player|current_state.UPDATE_XY    ;
+-------------------------------------+--------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Port Connectivity Checks: "control:ctrl_player"        ;
+------------+-------+----------+------------------------+
; Port       ; Type  ; Severity ; Details                ;
+------------+-------+----------+------------------------+
; reset_n    ; Input ; Info     ; Explicitly unconnected ;
; game_reset ; Input ; Info     ; Explicitly unconnected ;
; rate       ; Input ; Info     ; Explicitly unconnected ;
; offset     ; Input ; Info     ; Explicitly unconnected ;
+------------+-------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:data_player"                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; x_in      ; Input  ; Info     ; Stuck at GND                                                                        ;
; y_in      ; Input  ; Info     ; Stuck at GND                                                                        ;
; color_in  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; x_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; color_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; writeEn   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 41                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Mar 23 15:09:18 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proj -c proj
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.v
    Info (12023): Found entity 1: proj File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 4
Info (12021): Found 4 design units, including 4 entities, in source file start.v
    Info (12023): Found entity 1: mechanics File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v Line: 47
    Info (12023): Found entity 2: datapath File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v Line: 152
    Info (12023): Found entity 3: control File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v Line: 276
    Info (12023): Found entity 4: rate_divider File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v Line: 362
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 0 design units, including 0 entities, in source file proj.v
Warning (10236): Verilog HDL Implicit Net warning at start.v(109): created implicit net for "collided" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v Line: 109
Info (12127): Elaborating entity "proj" for the top level hierarchy
Warning (10030): Net "player_x_start" at toplevel.v(18) has no driver or initial value, using a default initial value '0' File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 18
Warning (10030): Net "player_y_start" at toplevel.v(19) has no driver or initial value, using a default initial value '0' File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 19
Warning (10034): Output port "LEDR" at toplevel.v(8) has no driver File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:data_player" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 37
Info (12128): Elaborating entity "control" for hierarchy "control:ctrl_player" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 50
Info (10264): Verilog HDL Case Statement information at start.v(316): all case item expressions in this case statement are onehot File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v Line: 316
Warning (10270): Verilog HDL Case Statement warning at start.v(341): incomplete case statement has no default case item File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v Line: 341
Info (10264): Verilog HDL Case Statement information at start.v(341): all case item expressions in this case statement are onehot File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v Line: 341
Info (12128): Elaborating entity "rate_divider" for hierarchy "control:ctrl_player|rate_divider:rd" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v Line: 311
Warning (10230): Verilog HDL assignment warning at start.v(371): truncated value with size 32 to match size of target (1) File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v Line: 371
Warning (10230): Verilog HDL assignment warning at start.v(379): truncated value with size 32 to match size of target (28) File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v Line: 379
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 8
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/output_files/proj.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 23 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[1]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[2]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[3]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[4]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[5]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[6]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[7]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[8]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[9]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[10]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[11]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[12]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[13]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[14]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[15]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[16]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "SW[17]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 6
    Warning (15610): No output dependent on input pin "KEY[0]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 7
    Warning (15610): No output dependent on input pin "KEY[1]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 7
    Warning (15610): No output dependent on input pin "KEY[2]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 7
    Warning (15610): No output dependent on input pin "KEY[3]" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 7
    Warning (15610): No output dependent on input pin "CLOCK_50" File: /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v Line: 5
Info (21057): Implemented 41 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 18 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 1227 megabytes
    Info: Processing ended: Fri Mar 23 15:09:27 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/output_files/proj.map.smsg.


