// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_IO_L2_in_1_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_C_IO_L2_in_1_x118_dout,
        fifo_C_C_IO_L2_in_1_x118_empty_n,
        fifo_C_C_IO_L2_in_1_x118_read,
        fifo_C_C_IO_L2_in_2_x119_din,
        fifo_C_C_IO_L2_in_2_x119_full_n,
        fifo_C_C_IO_L2_in_2_x119_write,
        fifo_C_PE_0_1_x1106_din,
        fifo_C_PE_0_1_x1106_full_n,
        fifo_C_PE_0_1_x1106_write
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_pp0_stage0 = 28'd2048;
parameter    ap_ST_fsm_state14 = 28'd4096;
parameter    ap_ST_fsm_state15 = 28'd8192;
parameter    ap_ST_fsm_state16 = 28'd16384;
parameter    ap_ST_fsm_state17 = 28'd32768;
parameter    ap_ST_fsm_state18 = 28'd65536;
parameter    ap_ST_fsm_state19 = 28'd131072;
parameter    ap_ST_fsm_state20 = 28'd262144;
parameter    ap_ST_fsm_state21 = 28'd524288;
parameter    ap_ST_fsm_state22 = 28'd1048576;
parameter    ap_ST_fsm_pp1_stage0 = 28'd2097152;
parameter    ap_ST_fsm_state25 = 28'd4194304;
parameter    ap_ST_fsm_state26 = 28'd8388608;
parameter    ap_ST_fsm_state27 = 28'd16777216;
parameter    ap_ST_fsm_state28 = 28'd33554432;
parameter    ap_ST_fsm_pp2_stage0 = 28'd67108864;
parameter    ap_ST_fsm_state31 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_C_C_IO_L2_in_1_x118_dout;
input   fifo_C_C_IO_L2_in_1_x118_empty_n;
output   fifo_C_C_IO_L2_in_1_x118_read;
output  [511:0] fifo_C_C_IO_L2_in_2_x119_din;
input   fifo_C_C_IO_L2_in_2_x119_full_n;
output   fifo_C_C_IO_L2_in_2_x119_write;
output  [255:0] fifo_C_PE_0_1_x1106_din;
input   fifo_C_PE_0_1_x1106_full_n;
output   fifo_C_PE_0_1_x1106_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_C_IO_L2_in_1_x118_read;
reg fifo_C_C_IO_L2_in_2_x119_write;
reg[255:0] fifo_C_PE_0_1_x1106_din;
reg fifo_C_PE_0_1_x1106_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_C_IO_L2_in_1_x118_blk_n;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state18;
reg    fifo_C_C_IO_L2_in_2_x119_blk_n;
reg    fifo_C_PE_0_1_x1106_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln878_24_reg_2218;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln878_23_reg_2329;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln878_22_reg_2416;
reg   [5:0] indvar_flatten_reg_515;
reg   [1:0] n_V_14_reg_526;
reg   [511:0] p_Val2_s_reg_537;
reg   [5:0] indvar_flatten77_reg_602;
reg   [1:0] n_V_13_reg_613;
reg   [511:0] p_Val2_27_reg_624;
reg   [5:0] indvar_flatten163_reg_690;
reg   [1:0] n_V_reg_701;
reg   [511:0] p_Val2_28_reg_712;
wire   [511:0] local_C_ping_V_q0;
reg   [511:0] reg_721;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state28;
wire   [4:0] add_ln890_285_fu_727_p2;
reg   [4:0] add_ln890_285_reg_2005;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln890303_fu_739_p2;
reg   [0:0] icmp_ln890303_reg_2013;
wire   [0:0] icmp_ln890_fu_733_p2;
wire   [2:0] select_ln17357_fu_745_p3;
reg   [2:0] select_ln17357_reg_2018;
wire   [0:0] or_ln17357_fu_753_p2;
reg   [0:0] or_ln17357_reg_2023;
wire   [0:0] and_ln17357_fu_765_p2;
reg   [0:0] and_ln17357_reg_2027;
wire   [5:0] add_i_i780_cast_fu_779_p2;
reg   [5:0] add_i_i780_cast_reg_2031;
wire   [0:0] icmp_ln17369_fu_802_p2;
reg   [0:0] icmp_ln17369_reg_2055;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_510_fu_785_p3;
wire   [0:0] icmp_ln886_11_fu_797_p2;
wire   [3:0] add_ln691_1324_fu_808_p2;
reg   [3:0] add_ln691_1324_reg_2059;
wire    ap_CS_fsm_state4;
wire   [3:0] add_ln691_1322_fu_820_p2;
reg   [3:0] add_ln691_1322_reg_2067;
wire   [6:0] tmp_596_cast_fu_830_p3;
reg   [6:0] tmp_596_cast_reg_2072;
wire   [3:0] c3_51_fu_844_p2;
wire   [0:0] icmp_ln890_1380_fu_838_p2;
wire   [0:0] icmp_ln890_1381_fu_814_p2;
wire   [4:0] add_ln691_1325_fu_850_p2;
reg   [4:0] add_ln691_1325_reg_2085;
wire    ap_CS_fsm_state5;
wire   [4:0] add_ln691_1323_fu_862_p2;
reg   [4:0] add_ln691_1323_reg_2093;
wire    ap_CS_fsm_state7;
reg   [6:0] local_C_pong_V_addr_reg_2098;
wire   [16:0] add_ln17405_fu_888_p2;
reg   [16:0] add_ln17405_reg_2106;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln890_1385_fu_904_p2;
reg   [0:0] icmp_ln890_1385_reg_2114;
wire   [0:0] icmp_ln17405_fu_898_p2;
wire   [0:0] or_ln17411_fu_946_p2;
reg   [0:0] or_ln17411_reg_2119;
wire   [3:0] select_ln17412_fu_1002_p3;
reg   [3:0] select_ln17412_reg_2124;
wire   [0:0] select_ln17412_1_fu_1014_p3;
reg   [0:0] select_ln17412_1_reg_2130;
wire   [5:0] select_ln890_484_fu_1022_p3;
reg   [5:0] select_ln890_484_reg_2135;
wire   [3:0] select_ln17412_2_fu_1058_p3;
reg   [3:0] select_ln17412_2_reg_2140;
wire   [16:0] add_ln17479_fu_1066_p2;
reg   [16:0] add_ln17479_reg_2145;
wire   [0:0] icmp_ln890_1382_fu_1082_p2;
reg   [0:0] icmp_ln890_1382_reg_2153;
wire   [0:0] icmp_ln17479_fu_1076_p2;
wire   [0:0] or_ln17485_fu_1124_p2;
reg   [0:0] or_ln17485_reg_2158;
wire   [3:0] select_ln17486_fu_1180_p3;
reg   [3:0] select_ln17486_reg_2163;
wire   [0:0] select_ln17486_1_fu_1192_p3;
reg   [0:0] select_ln17486_1_reg_2169;
wire   [5:0] select_ln890_483_fu_1200_p3;
reg   [5:0] select_ln890_483_reg_2174;
wire   [3:0] select_ln17486_2_fu_1236_p3;
reg   [3:0] select_ln17486_2_reg_2179;
wire   [0:0] arb_fu_1250_p2;
wire   [2:0] add_ln691_1313_fu_1255_p2;
wire    ap_CS_fsm_state10;
wire   [5:0] add_ln890_291_fu_1269_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state12_pp0_stage0_iter0;
reg    ap_block_state13_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln890_1391_fu_1275_p2;
reg   [0:0] icmp_ln890_1391_reg_2204;
wire   [511:0] zext_ln1497_14_fu_1343_p1;
wire   [1:0] add_ln691_1317_fu_1347_p2;
reg   [1:0] add_ln691_1317_reg_2213;
wire   [0:0] icmp_ln878_24_fu_1353_p2;
wire   [255:0] select_ln17428_fu_1359_p3;
reg   [255:0] select_ln17428_reg_2222;
wire   [3:0] add_ln691_1316_fu_1376_p2;
wire    ap_CS_fsm_state14;
wire   [9:0] select_ln890_487_fu_1387_p3;
wire   [10:0] select_ln890_488_fu_1400_p3;
wire   [0:0] icmp_ln17443_fu_1424_p2;
reg   [0:0] icmp_ln17443_reg_2248;
wire    ap_CS_fsm_state15;
wire   [0:0] tmp_509_fu_1407_p3;
wire   [0:0] icmp_ln886_fu_1419_p2;
wire   [3:0] add_ln691_1320_fu_1430_p2;
reg   [3:0] add_ln691_1320_reg_2252;
wire    ap_CS_fsm_state16;
wire   [3:0] add_ln691_1318_fu_1442_p2;
reg   [3:0] add_ln691_1318_reg_2260;
wire   [6:0] tmp_591_cast_fu_1452_p3;
reg   [6:0] tmp_591_cast_reg_2265;
wire   [3:0] c3_50_fu_1466_p2;
wire   [0:0] icmp_ln890_1378_fu_1460_p2;
wire   [0:0] icmp_ln890_1379_fu_1436_p2;
wire   [4:0] add_ln691_1321_fu_1472_p2;
reg   [4:0] add_ln691_1321_reg_2278;
wire    ap_CS_fsm_state17;
wire   [4:0] add_ln691_1319_fu_1484_p2;
reg   [4:0] add_ln691_1319_reg_2286;
wire    ap_CS_fsm_state19;
reg   [6:0] local_C_ping_V_addr_25_reg_2291;
wire    ap_CS_fsm_state21;
wire   [511:0] local_C_pong_V_q0;
reg   [511:0] in_data_V_63_reg_2304;
wire    ap_CS_fsm_state22;
wire   [5:0] add_ln890_290_fu_1519_p2;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state23_pp1_stage0_iter0;
reg    ap_block_state24_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln890_1388_fu_1525_p2;
reg   [0:0] icmp_ln890_1388_reg_2315;
wire   [511:0] zext_ln1497_13_fu_1592_p1;
wire   [1:0] add_ln691_1315_fu_1596_p2;
reg   [1:0] add_ln691_1315_reg_2324;
wire   [0:0] icmp_ln878_23_fu_1602_p2;
wire   [255:0] select_ln17502_fu_1608_p3;
reg   [255:0] select_ln17502_reg_2333;
wire   [3:0] add_ln691_1314_fu_1625_p2;
wire    ap_CS_fsm_state25;
wire   [9:0] select_ln890_485_fu_1636_p3;
wire   [10:0] select_ln890_486_fu_1649_p3;
wire   [16:0] add_ln17523_fu_1656_p2;
reg   [16:0] add_ln17523_reg_2353;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln890_1374_fu_1672_p2;
reg   [0:0] icmp_ln890_1374_reg_2361;
wire   [0:0] icmp_ln17523_fu_1666_p2;
wire   [0:0] or_ln17529_fu_1714_p2;
reg   [0:0] or_ln17529_reg_2366;
wire   [3:0] select_ln17530_fu_1770_p3;
reg   [3:0] select_ln17530_reg_2371;
wire   [0:0] select_ln17530_1_fu_1782_p3;
reg   [0:0] select_ln17530_1_reg_2377;
wire   [5:0] select_ln890_fu_1790_p3;
reg   [5:0] select_ln890_reg_2382;
wire   [3:0] select_ln17530_2_fu_1826_p3;
reg   [3:0] select_ln17530_2_reg_2387;
wire    ap_CS_fsm_state27;
wire   [5:0] add_ln890_284_fu_1843_p2;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state29_pp2_stage0_iter0;
reg    ap_block_state30_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln890_1377_fu_1849_p2;
reg   [0:0] icmp_ln890_1377_reg_2402;
wire   [511:0] zext_ln1497_fu_1917_p1;
wire   [1:0] add_ln691_1310_fu_1921_p2;
reg   [1:0] add_ln691_1310_reg_2411;
wire   [0:0] icmp_ln878_22_fu_1927_p2;
wire   [255:0] select_ln17546_fu_1933_p3;
reg   [255:0] select_ln17546_reg_2420;
wire   [3:0] add_ln691_1309_fu_1950_p2;
wire    ap_CS_fsm_state31;
wire   [9:0] select_ln890_481_fu_1961_p3;
wire   [10:0] select_ln890_482_fu_1974_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state12;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state23;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state29;
reg   [6:0] local_C_ping_V_address0;
reg    local_C_ping_V_ce0;
reg    local_C_ping_V_ce1;
reg    local_C_ping_V_we1;
wire   [6:0] local_C_pong_V_address0;
reg    local_C_pong_V_ce0;
reg    local_C_pong_V_ce1;
reg    local_C_pong_V_we1;
reg   [4:0] indvar_flatten151_reg_298;
reg    ap_block_state1;
reg   [2:0] c1_V_reg_309;
reg   [0:0] intra_trans_en_reg_320;
reg   [0:0] arb_13_reg_333;
reg   [3:0] c3_49_reg_345;
reg   [3:0] c4_V_49_reg_357;
wire   [0:0] icmp_ln890_1393_fu_856_p2;
reg   [3:0] c4_V_48_reg_368;
wire   [0:0] icmp_ln890_1392_fu_882_p2;
reg   [4:0] c5_V_97_reg_379;
reg    ap_block_state6;
reg   [4:0] c5_V_96_reg_390;
reg   [16:0] indvar_flatten65_reg_401;
reg   [10:0] indvar_flatten31_reg_412;
reg   [9:0] indvar_flatten7_reg_424;
reg   [5:0] c6_V_152_reg_436;
reg   [3:0] c7_V_90_reg_447;
reg   [16:0] indvar_flatten143_reg_458;
reg   [10:0] indvar_flatten109_reg_469;
reg   [9:0] indvar_flatten85_reg_481;
reg   [5:0] c6_V_151_reg_493;
reg   [3:0] c7_V_89_reg_504;
reg   [1:0] ap_phi_mux_n_V_14_phi_fu_530_p4;
reg   [3:0] c3_reg_546;
reg   [3:0] c4_V_47_reg_558;
wire   [0:0] icmp_ln890_1390_fu_1478_p2;
reg   [3:0] c4_V_reg_569;
wire   [0:0] icmp_ln890_1389_fu_1504_p2;
reg   [4:0] c5_V_95_reg_580;
reg    ap_block_state18;
reg   [4:0] c5_V_reg_591;
reg   [1:0] ap_phi_mux_n_V_13_phi_fu_617_p4;
reg   [16:0] indvar_flatten229_reg_633;
reg   [10:0] indvar_flatten195_reg_644;
reg   [9:0] indvar_flatten171_reg_656;
reg   [5:0] c6_V_reg_668;
reg   [3:0] c7_V_reg_679;
reg   [1:0] ap_phi_mux_n_V_phi_fu_705_p4;
wire   [63:0] zext_ln17379_1_fu_877_p1;
wire   [63:0] tmp_32_fu_1260_p4;
wire   [63:0] zext_ln17453_1_fu_1499_p1;
wire   [63:0] tmp_31_fu_1510_p4;
wire   [63:0] tmp_s_fu_1834_p4;
reg   [255:0] data_split_V_1_fu_192;
wire   [255:0] data_split_V_1_115_fu_1325_p3;
reg   [255:0] data_split_V_1_102_fu_196;
wire   [255:0] data_split_V_1_114_fu_1317_p3;
reg   [255:0] data_split_V_1_103_fu_200;
wire   [255:0] data_split_V_1_112_fu_1574_p3;
reg   [255:0] data_split_V_1_104_fu_204;
wire   [255:0] data_split_V_1_111_fu_1566_p3;
reg   [255:0] data_split_V_1_105_fu_216;
wire   [255:0] data_split_V_1_109_fu_1899_p3;
reg   [255:0] data_split_V_1_106_fu_220;
wire   [255:0] data_split_V_1_108_fu_1891_p3;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp1_stage0_01001;
reg    ap_block_pp2_stage0_01001;
wire   [0:0] xor_ln17357_fu_759_p2;
wire   [5:0] p_shl_fu_771_p3;
wire   [5:0] zext_ln886_11_fu_793_p1;
wire   [2:0] trunc_ln17379_fu_826_p1;
wire   [6:0] zext_ln17379_fu_868_p1;
wire   [6:0] add_ln17379_fu_872_p2;
wire   [0:0] empty_fu_894_p1;
wire   [0:0] xor_ln17405_fu_910_p2;
wire   [0:0] icmp_ln890_1386_fu_922_p2;
wire   [0:0] icmp_ln890_1387_fu_934_p2;
wire   [0:0] and_ln17405_2_fu_940_p2;
wire   [0:0] xor_ln17411_fu_960_p2;
wire   [0:0] and_ln17405_fu_916_p2;
wire   [0:0] or_ln17411_1_fu_966_p2;
wire   [0:0] and_ln17405_1_fu_928_p2;
wire   [5:0] select_ln17411_fu_952_p3;
wire   [0:0] and_ln17411_1_fu_978_p2;
wire   [0:0] or_ln17412_fu_990_p2;
wire   [0:0] or_ln17412_1_fu_996_p2;
wire   [5:0] add_ln691_1312_fu_984_p2;
wire   [0:0] empty_2497_fu_1010_p1;
wire   [0:0] and_ln17411_fu_972_p2;
wire   [3:0] tmp_514_fu_1040_p4;
wire   [3:0] tmp_513_fu_1030_p4;
wire   [3:0] select_ln17411_1_fu_1050_p3;
wire   [0:0] empty_2498_fu_1072_p1;
wire   [0:0] xor_ln17479_fu_1088_p2;
wire   [0:0] icmp_ln890_1383_fu_1100_p2;
wire   [0:0] icmp_ln890_1384_fu_1112_p2;
wire   [0:0] and_ln17479_2_fu_1118_p2;
wire   [0:0] xor_ln17485_fu_1138_p2;
wire   [0:0] and_ln17479_fu_1094_p2;
wire   [0:0] or_ln17485_1_fu_1144_p2;
wire   [0:0] and_ln17479_1_fu_1106_p2;
wire   [5:0] select_ln17485_fu_1130_p3;
wire   [0:0] and_ln17485_1_fu_1156_p2;
wire   [0:0] or_ln17486_fu_1168_p2;
wire   [0:0] or_ln17486_1_fu_1174_p2;
wire   [5:0] add_ln691_1311_fu_1162_p2;
wire   [0:0] empty_2499_fu_1188_p1;
wire   [0:0] and_ln17485_fu_1150_p2;
wire   [3:0] tmp_512_fu_1218_p4;
wire   [3:0] tmp_511_fu_1208_p4;
wire   [3:0] select_ln17485_1_fu_1228_p3;
wire   [0:0] xor_ln17512_fu_1244_p2;
wire   [0:0] icmp_ln878_25_fu_1287_p2;
wire   [511:0] select_ln17416_1_fu_1301_p3;
wire   [1:0] select_ln17416_fu_1293_p3;
wire   [0:0] trunc_ln17424_fu_1313_p1;
wire   [255:0] data_split_V_0_fu_1309_p1;
wire   [255:0] r_fu_1333_p4;
wire   [9:0] add_ln890_288_fu_1381_p2;
wire   [10:0] add_ln890_289_fu_1394_p2;
wire   [5:0] zext_ln886_fu_1415_p1;
wire   [2:0] trunc_ln17453_fu_1448_p1;
wire   [6:0] zext_ln17453_fu_1490_p1;
wire   [6:0] add_ln17453_fu_1494_p2;
wire   [0:0] icmp_ln878_fu_1537_p2;
wire   [511:0] select_ln17490_1_fu_1551_p3;
wire   [1:0] select_ln17490_fu_1543_p3;
wire   [0:0] trunc_ln17498_fu_1562_p1;
wire   [255:0] data_split_V_0_89_fu_1558_p1;
wire   [255:0] r_22_fu_1582_p4;
wire   [9:0] add_ln890_286_fu_1630_p2;
wire   [10:0] add_ln890_287_fu_1643_p2;
wire   [0:0] empty_2500_fu_1662_p1;
wire   [0:0] xor_ln17523_fu_1678_p2;
wire   [0:0] icmp_ln890_1375_fu_1690_p2;
wire   [0:0] icmp_ln890_1376_fu_1702_p2;
wire   [0:0] and_ln17523_2_fu_1708_p2;
wire   [0:0] xor_ln17529_fu_1728_p2;
wire   [0:0] and_ln17523_fu_1684_p2;
wire   [0:0] or_ln17529_1_fu_1734_p2;
wire   [0:0] and_ln17523_1_fu_1696_p2;
wire   [5:0] select_ln17529_fu_1720_p3;
wire   [0:0] and_ln17529_1_fu_1746_p2;
wire   [0:0] or_ln17530_fu_1758_p2;
wire   [0:0] or_ln17530_1_fu_1764_p2;
wire   [5:0] add_ln691_fu_1752_p2;
wire   [0:0] empty_2501_fu_1778_p1;
wire   [0:0] and_ln17529_fu_1740_p2;
wire   [3:0] tmp_508_fu_1808_p4;
wire   [3:0] tmp_fu_1798_p4;
wire   [3:0] select_ln17529_1_fu_1818_p3;
wire   [0:0] icmp_ln878305_fu_1861_p2;
wire   [511:0] select_ln17534_1_fu_1875_p3;
wire   [1:0] select_ln17534_fu_1867_p3;
wire   [0:0] trunc_ln17542_fu_1887_p1;
wire   [255:0] data_split_V_0_90_fu_1883_p1;
wire   [255:0] r_23_fu_1907_p4;
wire   [9:0] add_ln890_fu_1955_p2;
wire   [10:0] add_ln890_283_fu_1968_p2;
reg   [27:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 28'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
end

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_ping_V_address0),
    .ce0(local_C_ping_V_ce0),
    .q0(local_C_ping_V_q0),
    .address1(local_C_ping_V_addr_25_reg_2291),
    .ce1(local_C_ping_V_ce1),
    .we1(local_C_ping_V_we1),
    .d1(fifo_C_C_IO_L2_in_1_x118_dout)
);

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_pong_V_address0),
    .ce0(local_C_pong_V_ce0),
    .q0(local_C_pong_V_q0),
    .address1(local_C_pong_V_addr_reg_2098),
    .ce1(local_C_pong_V_ce1),
    .we1(local_C_pong_V_we1),
    .d1(fifo_C_C_IO_L2_in_1_x118_dout)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln17523_fu_1666_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state12))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state12))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state12);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state23) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state23))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state23);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state29) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state29))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state29);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17357_reg_2023 == 1'd0) | ((icmp_ln17479_fu_1076_p2 == 1'd1) & (1'd1 == and_ln17357_reg_2027))) | ((icmp_ln17405_fu_898_p2 == 1'd1) & (1'd0 == and_ln17357_reg_2027))))) begin
        arb_13_reg_333 <= arb_fu_1250_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        arb_13_reg_333 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17357_reg_2023 == 1'd0) | ((icmp_ln17479_fu_1076_p2 == 1'd1) & (1'd1 == and_ln17357_reg_2027))) | ((icmp_ln17405_fu_898_p2 == 1'd1) & (1'd0 == and_ln17357_reg_2027))))) begin
        c1_V_reg_309 <= add_ln691_1313_fu_1255_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c1_V_reg_309 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln17357_fu_765_p2) & (icmp_ln890_fu_733_p2 == 1'd0))) begin
        c3_49_reg_345 <= 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln890_1381_fu_814_p2 == 1'd1) & (icmp_ln17369_reg_2055 == 1'd0)) | ((icmp_ln890_1380_fu_838_p2 == 1'd1) & (icmp_ln17369_reg_2055 == 1'd1))))) begin
        c3_49_reg_345 <= c3_51_fu_844_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_733_p2 == 1'd0) & (1'd1 == and_ln17357_fu_765_p2))) begin
        c3_reg_546 <= 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state16) & (((icmp_ln890_1379_fu_1436_p2 == 1'd1) & (icmp_ln17443_reg_2248 == 1'd0)) | ((icmp_ln890_1378_fu_1460_p2 == 1'd1) & (icmp_ln17443_reg_2248 == 1'd1))))) begin
        c3_reg_546 <= c3_50_fu_1466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1419_p2 == 1'd0) & (tmp_509_fu_1407_p3 == 1'd0) & (icmp_ln17443_fu_1424_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        c4_V_47_reg_558 <= 4'd0;
    end else if (((icmp_ln890_1390_fu_1478_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        c4_V_47_reg_558 <= add_ln691_1320_reg_2252;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln886_11_fu_797_p2 == 1'd0) & (tmp_510_fu_785_p3 == 1'd0) & (icmp_ln17369_fu_802_p2 == 1'd1))) begin
        c4_V_48_reg_368 <= 4'd0;
    end else if (((icmp_ln890_1392_fu_882_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        c4_V_48_reg_368 <= add_ln691_1322_reg_2067;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln886_11_fu_797_p2 == 1'd0) & (tmp_510_fu_785_p3 == 1'd0) & (icmp_ln17369_fu_802_p2 == 1'd0))) begin
        c4_V_49_reg_357 <= 4'd0;
    end else if (((icmp_ln890_1393_fu_856_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        c4_V_49_reg_357 <= add_ln691_1324_reg_2059;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1419_p2 == 1'd0) & (tmp_509_fu_1407_p3 == 1'd0) & (icmp_ln17443_fu_1424_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c4_V_reg_569 <= 4'd0;
    end else if (((icmp_ln890_1389_fu_1504_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c4_V_reg_569 <= add_ln691_1318_reg_2260;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1379_fu_1436_p2 == 1'd0) & (icmp_ln17443_reg_2248 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        c5_V_95_reg_580 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_2_x119_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18))) begin
        c5_V_95_reg_580 <= add_ln691_1321_reg_2278;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1380_fu_838_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln17369_reg_2055 == 1'd1))) begin
        c5_V_96_reg_390 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        c5_V_96_reg_390 <= add_ln691_1323_reg_2093;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1381_fu_814_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln17369_reg_2055 == 1'd0))) begin
        c5_V_97_reg_379 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_2_x119_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        c5_V_97_reg_379 <= add_ln691_1325_reg_2085;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1378_fu_1460_p2 == 1'd0) & (icmp_ln17443_reg_2248 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        c5_V_reg_591 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        c5_V_reg_591 <= add_ln691_1319_reg_2286;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((tmp_509_fu_1407_p3 == 1'd1) & (or_ln17357_reg_2023 == 1'd1)) | ((icmp_ln886_fu_1419_p2 == 1'd1) & (or_ln17357_reg_2023 == 1'd1))))) begin
        c6_V_151_reg_493 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        c6_V_151_reg_493 <= select_ln890_483_reg_2174;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_510_fu_785_p3 == 1'd1) & (or_ln17357_reg_2023 == 1'd1)) | ((icmp_ln886_11_fu_797_p2 == 1'd1) & (or_ln17357_reg_2023 == 1'd1))))) begin
        c6_V_152_reg_436 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        c6_V_152_reg_436 <= select_ln890_484_reg_2135;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_733_p2 == 1'd1))) begin
        c6_V_reg_668 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        c6_V_reg_668 <= select_ln890_reg_2382;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((tmp_509_fu_1407_p3 == 1'd1) & (or_ln17357_reg_2023 == 1'd1)) | ((icmp_ln886_fu_1419_p2 == 1'd1) & (or_ln17357_reg_2023 == 1'd1))))) begin
        c7_V_89_reg_504 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        c7_V_89_reg_504 <= add_ln691_1314_fu_1625_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_510_fu_785_p3 == 1'd1) & (or_ln17357_reg_2023 == 1'd1)) | ((icmp_ln886_11_fu_797_p2 == 1'd1) & (or_ln17357_reg_2023 == 1'd1))))) begin
        c7_V_90_reg_447 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        c7_V_90_reg_447 <= add_ln691_1316_fu_1376_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_733_p2 == 1'd1))) begin
        c7_V_reg_679 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        c7_V_reg_679 <= add_ln691_1309_fu_1950_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((tmp_509_fu_1407_p3 == 1'd1) & (or_ln17357_reg_2023 == 1'd1)) | ((icmp_ln886_fu_1419_p2 == 1'd1) & (or_ln17357_reg_2023 == 1'd1))))) begin
        indvar_flatten109_reg_469 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten109_reg_469 <= select_ln890_486_fu_1649_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((tmp_509_fu_1407_p3 == 1'd1) & (or_ln17357_reg_2023 == 1'd1)) | ((icmp_ln886_fu_1419_p2 == 1'd1) & (or_ln17357_reg_2023 == 1'd1))))) begin
        indvar_flatten143_reg_458 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten143_reg_458 <= add_ln17479_reg_2145;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17357_reg_2023 == 1'd0) | ((icmp_ln17479_fu_1076_p2 == 1'd1) & (1'd1 == and_ln17357_reg_2027))) | ((icmp_ln17405_fu_898_p2 == 1'd1) & (1'd0 == and_ln17357_reg_2027))))) begin
        indvar_flatten151_reg_298 <= add_ln890_285_reg_2005;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten151_reg_298 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1377_fu_1849_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten163_reg_690 <= add_ln890_284_fu_1843_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        indvar_flatten163_reg_690 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_733_p2 == 1'd1))) begin
        indvar_flatten171_reg_656 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        indvar_flatten171_reg_656 <= select_ln890_481_fu_1961_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_733_p2 == 1'd1))) begin
        indvar_flatten195_reg_644 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        indvar_flatten195_reg_644 <= select_ln890_482_fu_1974_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_733_p2 == 1'd1))) begin
        indvar_flatten229_reg_633 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        indvar_flatten229_reg_633 <= add_ln17523_reg_2353;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_510_fu_785_p3 == 1'd1) & (or_ln17357_reg_2023 == 1'd1)) | ((icmp_ln886_11_fu_797_p2 == 1'd1) & (or_ln17357_reg_2023 == 1'd1))))) begin
        indvar_flatten31_reg_412 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        indvar_flatten31_reg_412 <= select_ln890_488_fu_1400_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_510_fu_785_p3 == 1'd1) & (or_ln17357_reg_2023 == 1'd1)) | ((icmp_ln886_11_fu_797_p2 == 1'd1) & (or_ln17357_reg_2023 == 1'd1))))) begin
        indvar_flatten65_reg_401 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        indvar_flatten65_reg_401 <= add_ln17405_reg_2106;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1388_fu_1525_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten77_reg_602 <= add_ln890_290_fu_1519_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        indvar_flatten77_reg_602 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_510_fu_785_p3 == 1'd1) & (or_ln17357_reg_2023 == 1'd1)) | ((icmp_ln886_11_fu_797_p2 == 1'd1) & (or_ln17357_reg_2023 == 1'd1))))) begin
        indvar_flatten7_reg_424 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        indvar_flatten7_reg_424 <= select_ln890_487_fu_1387_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((tmp_509_fu_1407_p3 == 1'd1) & (or_ln17357_reg_2023 == 1'd1)) | ((icmp_ln886_fu_1419_p2 == 1'd1) & (or_ln17357_reg_2023 == 1'd1))))) begin
        indvar_flatten85_reg_481 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten85_reg_481 <= select_ln890_485_fu_1636_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1391_fu_1275_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_515 <= add_ln890_291_fu_1269_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        indvar_flatten_reg_515 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17357_reg_2023 == 1'd0) | ((icmp_ln17479_fu_1076_p2 == 1'd1) & (1'd1 == and_ln17357_reg_2027))) | ((icmp_ln17405_fu_898_p2 == 1'd1) & (1'd0 == and_ln17357_reg_2027))))) begin
        intra_trans_en_reg_320 <= 1'd1;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_320 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1388_reg_2315 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        n_V_13_reg_613 <= add_ln691_1315_reg_2324;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        n_V_13_reg_613 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln890_1391_reg_2204 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n_V_14_reg_526 <= add_ln691_1317_reg_2213;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        n_V_14_reg_526 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1377_reg_2402 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        n_V_reg_701 <= add_ln691_1310_reg_2411;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        n_V_reg_701 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1388_fu_1525_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_Val2_27_reg_624 <= zext_ln1497_13_fu_1592_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        p_Val2_27_reg_624 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1377_fu_1849_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        p_Val2_28_reg_712 <= zext_ln1497_fu_1917_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        p_Val2_28_reg_712 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1391_fu_1275_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_s_reg_537 <= zext_ln1497_14_fu_1343_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Val2_s_reg_537 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_733_p2 == 1'd0))) begin
        add_i_i780_cast_reg_2031[5 : 3] <= add_i_i780_cast_fu_779_p2[5 : 3];
        and_ln17357_reg_2027 <= and_ln17357_fu_765_p2;
        icmp_ln890303_reg_2013 <= icmp_ln890303_fu_739_p2;
        or_ln17357_reg_2023 <= or_ln17357_fu_753_p2;
        select_ln17357_reg_2018 <= select_ln17357_fu_745_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (or_ln17357_reg_2023 == 1'd1) & (1'd0 == and_ln17357_reg_2027))) begin
        add_ln17405_reg_2106 <= add_ln17405_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (or_ln17357_reg_2023 == 1'd1) & (1'd1 == and_ln17357_reg_2027))) begin
        add_ln17479_reg_2145 <= add_ln17479_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln17523_reg_2353 <= add_ln17523_fu_1656_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1377_fu_1849_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        add_ln691_1310_reg_2411 <= add_ln691_1310_fu_1921_p2;
        data_split_V_1_105_fu_216 <= data_split_V_1_109_fu_1899_p3;
        data_split_V_1_106_fu_220 <= data_split_V_1_108_fu_1891_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1388_fu_1525_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln691_1315_reg_2324 <= add_ln691_1315_fu_1596_p2;
        data_split_V_1_103_fu_200 <= data_split_V_1_112_fu_1574_p3;
        data_split_V_1_104_fu_204 <= data_split_V_1_111_fu_1566_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1391_fu_1275_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln691_1317_reg_2213 <= add_ln691_1317_fu_1347_p2;
        data_split_V_1_102_fu_196 <= data_split_V_1_114_fu_1317_p3;
        data_split_V_1_fu_192 <= data_split_V_1_115_fu_1325_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17443_reg_2248 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        add_ln691_1318_reg_2260 <= add_ln691_1318_fu_1442_p2;
        tmp_591_cast_reg_2265[6 : 4] <= tmp_591_cast_fu_1452_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln691_1319_reg_2286 <= add_ln691_1319_fu_1484_p2;
        local_C_ping_V_addr_25_reg_2291 <= zext_ln17453_1_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17443_reg_2248 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        add_ln691_1320_reg_2252 <= add_ln691_1320_fu_1430_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln691_1321_reg_2278 <= add_ln691_1321_fu_1472_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln17369_reg_2055 == 1'd1))) begin
        add_ln691_1322_reg_2067 <= add_ln691_1322_fu_820_p2;
        tmp_596_cast_reg_2072[6 : 4] <= tmp_596_cast_fu_830_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln691_1323_reg_2093 <= add_ln691_1323_fu_862_p2;
        local_C_pong_V_addr_reg_2098 <= zext_ln17379_1_fu_877_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln17369_reg_2055 == 1'd0))) begin
        add_ln691_1324_reg_2059 <= add_ln691_1324_fu_808_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_1325_reg_2085 <= add_ln691_1325_fu_850_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln890_285_reg_2005 <= add_ln890_285_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln886_11_fu_797_p2 == 1'd0) & (tmp_510_fu_785_p3 == 1'd0))) begin
        icmp_ln17369_reg_2055 <= icmp_ln17369_fu_802_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1419_p2 == 1'd0) & (tmp_509_fu_1407_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        icmp_ln17443_reg_2248 <= icmp_ln17443_fu_1424_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1377_fu_1849_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln878_22_reg_2416 <= icmp_ln878_22_fu_1927_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1388_fu_1525_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln878_23_reg_2329 <= icmp_ln878_23_fu_1602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1391_fu_1275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln878_24_reg_2218 <= icmp_ln878_24_fu_1353_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17523_fu_1666_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        icmp_ln890_1374_reg_2361 <= icmp_ln890_1374_fu_1672_p2;
        or_ln17529_reg_2366 <= or_ln17529_fu_1714_p2;
        select_ln17530_1_reg_2377 <= select_ln17530_1_fu_1782_p3;
        select_ln17530_2_reg_2387 <= select_ln17530_2_fu_1826_p3;
        select_ln17530_reg_2371 <= select_ln17530_fu_1770_p3;
        select_ln890_reg_2382 <= select_ln890_fu_1790_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln890_1377_reg_2402 <= icmp_ln890_1377_fu_1849_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17479_fu_1076_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (or_ln17357_reg_2023 == 1'd1) & (1'd1 == and_ln17357_reg_2027))) begin
        icmp_ln890_1382_reg_2153 <= icmp_ln890_1382_fu_1082_p2;
        or_ln17485_reg_2158 <= or_ln17485_fu_1124_p2;
        select_ln17486_1_reg_2169 <= select_ln17486_1_fu_1192_p3;
        select_ln17486_2_reg_2179 <= select_ln17486_2_fu_1236_p3;
        select_ln17486_reg_2163 <= select_ln17486_fu_1180_p3;
        select_ln890_483_reg_2174 <= select_ln890_483_fu_1200_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17405_fu_898_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (or_ln17357_reg_2023 == 1'd1) & (1'd0 == and_ln17357_reg_2027))) begin
        icmp_ln890_1385_reg_2114 <= icmp_ln890_1385_fu_904_p2;
        or_ln17411_reg_2119 <= or_ln17411_fu_946_p2;
        select_ln17412_1_reg_2130 <= select_ln17412_1_fu_1014_p3;
        select_ln17412_2_reg_2140 <= select_ln17412_2_fu_1058_p3;
        select_ln17412_reg_2124 <= select_ln17412_fu_1002_p3;
        select_ln890_484_reg_2135 <= select_ln890_484_fu_1022_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln890_1388_reg_2315 <= icmp_ln890_1388_fu_1525_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln890_1391_reg_2204 <= icmp_ln890_1391_fu_1275_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        in_data_V_63_reg_2304 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_721 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln878_24_fu_1353_p2 == 1'd1) & (icmp_ln890_1391_fu_1275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln17428_reg_2222 <= select_ln17428_fu_1359_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln878_23_fu_1602_p2 == 1'd1) & (icmp_ln890_1388_fu_1525_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln17502_reg_2333 <= select_ln17502_fu_1608_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln878_22_fu_1927_p2 == 1'd1) & (icmp_ln890_1377_fu_1849_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln17546_reg_2420 <= select_ln17546_fu_1933_p3;
    end
end

always @ (*) begin
    if ((icmp_ln890_1391_fu_1275_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln890_1388_fu_1525_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state23 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state23 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln890_1377_fu_1849_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state29 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state29 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln17523_fu_1666_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln890_1388_reg_2315 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_n_V_13_phi_fu_617_p4 = add_ln691_1315_reg_2324;
    end else begin
        ap_phi_mux_n_V_13_phi_fu_617_p4 = n_V_13_reg_613;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln890_1391_reg_2204 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_n_V_14_phi_fu_530_p4 = add_ln691_1317_reg_2213;
    end else begin
        ap_phi_mux_n_V_14_phi_fu_530_p4 = n_V_14_reg_526;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln890_1377_reg_2402 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_phi_mux_n_V_phi_fu_705_p4 = add_ln691_1310_reg_2411;
    end else begin
        ap_phi_mux_n_V_phi_fu_705_p4 = n_V_reg_701;
    end
end

always @ (*) begin
    if (((icmp_ln17523_fu_1666_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state8))) begin
        fifo_C_C_IO_L2_in_1_x118_blk_n = fifo_C_C_IO_L2_in_1_x118_empty_n;
    end else begin
        fifo_C_C_IO_L2_in_1_x118_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20)) | ((fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | (~((fifo_C_C_IO_L2_in_2_x119_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18)) | (~((fifo_C_C_IO_L2_in_2_x119_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_C_C_IO_L2_in_1_x118_read = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_1_x118_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state6))) begin
        fifo_C_C_IO_L2_in_2_x119_blk_n = fifo_C_C_IO_L2_in_2_x119_full_n;
    end else begin
        fifo_C_C_IO_L2_in_2_x119_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_C_C_IO_L2_in_2_x119_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18)) | (~((fifo_C_C_IO_L2_in_2_x119_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_C_C_IO_L2_in_2_x119_write = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_2_x119_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln878_22_reg_2416 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln878_23_reg_2329 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln878_24_reg_2218 == 1'd1)))) begin
        fifo_C_PE_0_1_x1106_blk_n = fifo_C_PE_0_1_x1106_full_n;
    end else begin
        fifo_C_PE_0_1_x1106_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_01001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln878_22_reg_2416 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        fifo_C_PE_0_1_x1106_din = select_ln17546_reg_2420;
    end else if (((1'b0 == ap_block_pp1_stage0_01001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln878_23_reg_2329 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        fifo_C_PE_0_1_x1106_din = select_ln17502_reg_2333;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln878_24_reg_2218 == 1'd1))) begin
        fifo_C_PE_0_1_x1106_din = select_ln17428_reg_2222;
    end else begin
        fifo_C_PE_0_1_x1106_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln878_22_reg_2416 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln878_23_reg_2329 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln878_24_reg_2218 == 1'd1)))) begin
        fifo_C_PE_0_1_x1106_write = 1'b1;
    end else begin
        fifo_C_PE_0_1_x1106_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        local_C_ping_V_address0 = tmp_s_fu_1834_p4;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        local_C_ping_V_address0 = tmp_32_fu_1260_p4;
    end else begin
        local_C_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state10))) begin
        local_C_ping_V_ce0 = 1'b1;
    end else begin
        local_C_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        local_C_ping_V_ce1 = 1'b1;
    end else begin
        local_C_ping_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        local_C_ping_V_we1 = 1'b1;
    end else begin
        local_C_ping_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        local_C_pong_V_ce0 = 1'b1;
    end else begin
        local_C_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        local_C_pong_V_ce1 = 1'b1;
    end else begin
        local_C_pong_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        local_C_pong_V_we1 = 1'b1;
    end else begin
        local_C_pong_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_733_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_733_p2 == 1'd0) & (1'd1 == and_ln17357_fu_765_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln886_11_fu_797_p2 == 1'd1) | (tmp_510_fu_785_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln890_1381_fu_814_p2 == 1'd1) & (icmp_ln17369_reg_2055 == 1'd0)) | ((icmp_ln890_1380_fu_838_p2 == 1'd1) & (icmp_ln17369_reg_2055 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln890_1380_fu_838_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln17369_reg_2055 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln890_1393_fu_856_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((fifo_C_C_IO_L2_in_2_x119_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln890_1392_fu_882_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17357_reg_2023 == 1'd0) | ((icmp_ln17479_fu_1076_p2 == 1'd1) & (1'd1 == and_ln17357_reg_2027))) | ((icmp_ln17405_fu_898_p2 == 1'd1) & (1'd0 == and_ln17357_reg_2027))))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln17479_fu_1076_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (or_ln17357_reg_2023 == 1'd1) & (1'd1 == and_ln17357_reg_2027))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln890_1391_fu_1275_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln890_1391_fu_1275_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln886_fu_1419_p2 == 1'd1) | (tmp_509_fu_1407_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (((icmp_ln890_1379_fu_1436_p2 == 1'd1) & (icmp_ln17443_reg_2248 == 1'd0)) | ((icmp_ln890_1378_fu_1460_p2 == 1'd1) & (icmp_ln17443_reg_2248 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((icmp_ln890_1378_fu_1460_p2 == 1'd0) & (icmp_ln17443_reg_2248 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln890_1390_fu_1478_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if ((~((fifo_C_C_IO_L2_in_2_x119_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln890_1389_fu_1504_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln890_1388_fu_1525_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln890_1388_fu_1525_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln17523_fu_1666_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln890_1377_fu_1849_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln890_1377_fu_1849_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i780_cast_fu_779_p2 = ($signed(6'd41) - $signed(p_shl_fu_771_p3));

assign add_ln17379_fu_872_p2 = (tmp_596_cast_reg_2072 + zext_ln17379_fu_868_p1);

assign add_ln17405_fu_888_p2 = (indvar_flatten65_reg_401 + 17'd1);

assign add_ln17453_fu_1494_p2 = (tmp_591_cast_reg_2265 + zext_ln17453_fu_1490_p1);

assign add_ln17479_fu_1066_p2 = (indvar_flatten143_reg_458 + 17'd1);

assign add_ln17523_fu_1656_p2 = (indvar_flatten229_reg_633 + 17'd1);

assign add_ln691_1309_fu_1950_p2 = (select_ln17530_reg_2371 + 4'd1);

assign add_ln691_1310_fu_1921_p2 = (select_ln17534_fu_1867_p3 + 2'd1);

assign add_ln691_1311_fu_1162_p2 = (select_ln17485_fu_1130_p3 + 6'd1);

assign add_ln691_1312_fu_984_p2 = (select_ln17411_fu_952_p3 + 6'd1);

assign add_ln691_1313_fu_1255_p2 = (select_ln17357_reg_2018 + 3'd1);

assign add_ln691_1314_fu_1625_p2 = (select_ln17486_reg_2163 + 4'd1);

assign add_ln691_1315_fu_1596_p2 = (select_ln17490_fu_1543_p3 + 2'd1);

assign add_ln691_1316_fu_1376_p2 = (select_ln17412_reg_2124 + 4'd1);

assign add_ln691_1317_fu_1347_p2 = (select_ln17416_fu_1293_p3 + 2'd1);

assign add_ln691_1318_fu_1442_p2 = (c4_V_reg_569 + 4'd1);

assign add_ln691_1319_fu_1484_p2 = (c5_V_reg_591 + 5'd1);

assign add_ln691_1320_fu_1430_p2 = (c4_V_47_reg_558 + 4'd1);

assign add_ln691_1321_fu_1472_p2 = (c5_V_95_reg_580 + 5'd1);

assign add_ln691_1322_fu_820_p2 = (c4_V_48_reg_368 + 4'd1);

assign add_ln691_1323_fu_862_p2 = (c5_V_96_reg_390 + 5'd1);

assign add_ln691_1324_fu_808_p2 = (c4_V_49_reg_357 + 4'd1);

assign add_ln691_1325_fu_850_p2 = (c5_V_97_reg_379 + 5'd1);

assign add_ln691_fu_1752_p2 = (select_ln17529_fu_1720_p3 + 6'd1);

assign add_ln890_283_fu_1968_p2 = (indvar_flatten195_reg_644 + 11'd1);

assign add_ln890_284_fu_1843_p2 = (indvar_flatten163_reg_690 + 6'd1);

assign add_ln890_285_fu_727_p2 = (indvar_flatten151_reg_298 + 5'd1);

assign add_ln890_286_fu_1630_p2 = (indvar_flatten85_reg_481 + 10'd1);

assign add_ln890_287_fu_1643_p2 = (indvar_flatten109_reg_469 + 11'd1);

assign add_ln890_288_fu_1381_p2 = (indvar_flatten7_reg_424 + 10'd1);

assign add_ln890_289_fu_1394_p2 = (indvar_flatten31_reg_412 + 11'd1);

assign add_ln890_290_fu_1519_p2 = (indvar_flatten77_reg_602 + 6'd1);

assign add_ln890_291_fu_1269_p2 = (indvar_flatten_reg_515 + 6'd1);

assign add_ln890_fu_1955_p2 = (indvar_flatten171_reg_656 + 10'd1);

assign and_ln17357_fu_765_p2 = (xor_ln17357_fu_759_p2 & arb_13_reg_333);

assign and_ln17405_1_fu_928_p2 = (xor_ln17405_fu_910_p2 & icmp_ln890_1386_fu_922_p2);

assign and_ln17405_2_fu_940_p2 = (xor_ln17405_fu_910_p2 & icmp_ln890_1387_fu_934_p2);

assign and_ln17405_fu_916_p2 = (xor_ln17405_fu_910_p2 & empty_fu_894_p1);

assign and_ln17411_1_fu_978_p2 = (or_ln17411_1_fu_966_p2 & and_ln17405_1_fu_928_p2);

assign and_ln17411_fu_972_p2 = (or_ln17411_1_fu_966_p2 & and_ln17405_fu_916_p2);

assign and_ln17479_1_fu_1106_p2 = (xor_ln17479_fu_1088_p2 & icmp_ln890_1383_fu_1100_p2);

assign and_ln17479_2_fu_1118_p2 = (xor_ln17479_fu_1088_p2 & icmp_ln890_1384_fu_1112_p2);

assign and_ln17479_fu_1094_p2 = (xor_ln17479_fu_1088_p2 & empty_2498_fu_1072_p1);

assign and_ln17485_1_fu_1156_p2 = (or_ln17485_1_fu_1144_p2 & and_ln17479_1_fu_1106_p2);

assign and_ln17485_fu_1150_p2 = (or_ln17485_1_fu_1144_p2 & and_ln17479_fu_1094_p2);

assign and_ln17523_1_fu_1696_p2 = (xor_ln17523_fu_1678_p2 & icmp_ln890_1375_fu_1690_p2);

assign and_ln17523_2_fu_1708_p2 = (xor_ln17523_fu_1678_p2 & icmp_ln890_1376_fu_1702_p2);

assign and_ln17523_fu_1684_p2 = (xor_ln17523_fu_1678_p2 & empty_2500_fu_1662_p1);

assign and_ln17529_1_fu_1746_p2 = (or_ln17529_1_fu_1734_p2 & and_ln17523_1_fu_1696_p2);

assign and_ln17529_fu_1740_p2 = (or_ln17529_1_fu_1734_p2 & and_ln17523_fu_1684_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (fifo_C_PE_0_1_x1106_full_n == 1'b0) & (icmp_ln878_24_reg_2218 == 1'd1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (fifo_C_PE_0_1_x1106_full_n == 1'b0) & (icmp_ln878_24_reg_2218 == 1'd1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (fifo_C_PE_0_1_x1106_full_n == 1'b0) & (icmp_ln878_24_reg_2218 == 1'd1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((fifo_C_PE_0_1_x1106_full_n == 1'b0) & (icmp_ln878_23_reg_2329 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((fifo_C_PE_0_1_x1106_full_n == 1'b0) & (icmp_ln878_23_reg_2329 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((fifo_C_PE_0_1_x1106_full_n == 1'b0) & (icmp_ln878_23_reg_2329 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((fifo_C_PE_0_1_x1106_full_n == 1'b0) & (icmp_ln878_22_reg_2416 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((fifo_C_PE_0_1_x1106_full_n == 1'b0) & (icmp_ln878_22_reg_2416 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((fifo_C_PE_0_1_x1106_full_n == 1'b0) & (icmp_ln878_22_reg_2416 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state12_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter1 = ((fifo_C_PE_0_1_x1106_full_n == 1'b0) & (icmp_ln878_24_reg_2218 == 1'd1));
end

always @ (*) begin
    ap_block_state18 = ((fifo_C_C_IO_L2_in_2_x119_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b0));
end

assign ap_block_state23_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_pp1_stage0_iter1 = ((fifo_C_PE_0_1_x1106_full_n == 1'b0) & (icmp_ln878_23_reg_2329 == 1'd1));
end

assign ap_block_state29_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_pp2_stage0_iter1 = ((fifo_C_PE_0_1_x1106_full_n == 1'b0) & (icmp_ln878_22_reg_2416 == 1'd1));
end

always @ (*) begin
    ap_block_state6 = ((fifo_C_C_IO_L2_in_2_x119_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x118_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign arb_fu_1250_p2 = (xor_ln17512_fu_1244_p2 | icmp_ln890303_reg_2013);

assign c3_50_fu_1466_p2 = (c3_reg_546 + 4'd1);

assign c3_51_fu_844_p2 = (c3_49_reg_345 + 4'd1);

assign data_split_V_0_89_fu_1558_p1 = select_ln17490_1_fu_1551_p3[255:0];

assign data_split_V_0_90_fu_1883_p1 = select_ln17534_1_fu_1875_p3[255:0];

assign data_split_V_0_fu_1309_p1 = select_ln17416_1_fu_1301_p3[255:0];

assign data_split_V_1_108_fu_1891_p3 = ((trunc_ln17542_fu_1887_p1[0:0] == 1'b1) ? data_split_V_0_90_fu_1883_p1 : data_split_V_1_106_fu_220);

assign data_split_V_1_109_fu_1899_p3 = ((trunc_ln17542_fu_1887_p1[0:0] == 1'b1) ? data_split_V_1_105_fu_216 : data_split_V_0_90_fu_1883_p1);

assign data_split_V_1_111_fu_1566_p3 = ((trunc_ln17498_fu_1562_p1[0:0] == 1'b1) ? data_split_V_0_89_fu_1558_p1 : data_split_V_1_104_fu_204);

assign data_split_V_1_112_fu_1574_p3 = ((trunc_ln17498_fu_1562_p1[0:0] == 1'b1) ? data_split_V_1_103_fu_200 : data_split_V_0_89_fu_1558_p1);

assign data_split_V_1_114_fu_1317_p3 = ((trunc_ln17424_fu_1313_p1[0:0] == 1'b1) ? data_split_V_0_fu_1309_p1 : data_split_V_1_102_fu_196);

assign data_split_V_1_115_fu_1325_p3 = ((trunc_ln17424_fu_1313_p1[0:0] == 1'b1) ? data_split_V_1_fu_192 : data_split_V_0_fu_1309_p1);

assign empty_2497_fu_1010_p1 = add_ln691_1312_fu_984_p2[0:0];

assign empty_2498_fu_1072_p1 = c6_V_151_reg_493[0:0];

assign empty_2499_fu_1188_p1 = add_ln691_1311_fu_1162_p2[0:0];

assign empty_2500_fu_1662_p1 = c6_V_reg_668[0:0];

assign empty_2501_fu_1778_p1 = add_ln691_fu_1752_p2[0:0];

assign empty_fu_894_p1 = c6_V_152_reg_436[0:0];

assign fifo_C_C_IO_L2_in_2_x119_din = fifo_C_C_IO_L2_in_1_x118_dout;

assign icmp_ln17369_fu_802_p2 = ((c3_49_reg_345 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln17405_fu_898_p2 = ((indvar_flatten65_reg_401 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln17443_fu_1424_p2 = ((c3_reg_546 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln17479_fu_1076_p2 = ((indvar_flatten143_reg_458 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln17523_fu_1666_p2 = ((indvar_flatten229_reg_633 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln878305_fu_1861_p2 = ((ap_phi_mux_n_V_phi_fu_705_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_22_fu_1927_p2 = ((add_ln691_1310_fu_1921_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_23_fu_1602_p2 = ((add_ln691_1315_fu_1596_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_24_fu_1353_p2 = ((add_ln691_1317_fu_1347_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_25_fu_1287_p2 = ((ap_phi_mux_n_V_14_phi_fu_530_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1537_p2 = ((ap_phi_mux_n_V_13_phi_fu_617_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln886_11_fu_797_p2 = ((zext_ln886_11_fu_793_p1 > add_i_i780_cast_reg_2031) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1419_p2 = ((zext_ln886_fu_1415_p1 > add_i_i780_cast_reg_2031) ? 1'b1 : 1'b0);

assign icmp_ln890303_fu_739_p2 = ((c1_V_reg_309 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1374_fu_1672_p2 = ((indvar_flatten195_reg_644 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1375_fu_1690_p2 = ((c7_V_reg_679 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1376_fu_1702_p2 = ((indvar_flatten171_reg_656 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1377_fu_1849_p2 = ((indvar_flatten163_reg_690 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1378_fu_1460_p2 = ((c4_V_reg_569 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1379_fu_1436_p2 = ((c4_V_47_reg_558 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1380_fu_838_p2 = ((c4_V_48_reg_368 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1381_fu_814_p2 = ((c4_V_49_reg_357 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1382_fu_1082_p2 = ((indvar_flatten109_reg_469 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1383_fu_1100_p2 = ((c7_V_89_reg_504 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1384_fu_1112_p2 = ((indvar_flatten85_reg_481 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1385_fu_904_p2 = ((indvar_flatten31_reg_412 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1386_fu_922_p2 = ((c7_V_90_reg_447 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1387_fu_934_p2 = ((indvar_flatten7_reg_424 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1388_fu_1525_p2 = ((indvar_flatten77_reg_602 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1389_fu_1504_p2 = ((c5_V_reg_591 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1390_fu_1478_p2 = ((c5_V_95_reg_580 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1391_fu_1275_p2 = ((indvar_flatten_reg_515 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1392_fu_882_p2 = ((c5_V_96_reg_390 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1393_fu_856_p2 = ((c5_V_97_reg_379 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_733_p2 = ((indvar_flatten151_reg_298 == 5'd24) ? 1'b1 : 1'b0);

assign local_C_pong_V_address0 = tmp_31_fu_1510_p4;

assign or_ln17357_fu_753_p2 = (intra_trans_en_reg_320 | icmp_ln890303_fu_739_p2);

assign or_ln17411_1_fu_966_p2 = (xor_ln17411_fu_960_p2 | icmp_ln890_1385_fu_904_p2);

assign or_ln17411_fu_946_p2 = (icmp_ln890_1385_fu_904_p2 | and_ln17405_2_fu_940_p2);

assign or_ln17412_1_fu_996_p2 = (or_ln17412_fu_990_p2 | icmp_ln890_1385_fu_904_p2);

assign or_ln17412_fu_990_p2 = (and_ln17411_1_fu_978_p2 | and_ln17405_2_fu_940_p2);

assign or_ln17485_1_fu_1144_p2 = (xor_ln17485_fu_1138_p2 | icmp_ln890_1382_fu_1082_p2);

assign or_ln17485_fu_1124_p2 = (icmp_ln890_1382_fu_1082_p2 | and_ln17479_2_fu_1118_p2);

assign or_ln17486_1_fu_1174_p2 = (or_ln17486_fu_1168_p2 | icmp_ln890_1382_fu_1082_p2);

assign or_ln17486_fu_1168_p2 = (and_ln17485_1_fu_1156_p2 | and_ln17479_2_fu_1118_p2);

assign or_ln17529_1_fu_1734_p2 = (xor_ln17529_fu_1728_p2 | icmp_ln890_1374_fu_1672_p2);

assign or_ln17529_fu_1714_p2 = (icmp_ln890_1374_fu_1672_p2 | and_ln17523_2_fu_1708_p2);

assign or_ln17530_1_fu_1764_p2 = (or_ln17530_fu_1758_p2 | icmp_ln890_1374_fu_1672_p2);

assign or_ln17530_fu_1758_p2 = (and_ln17529_1_fu_1746_p2 | and_ln17523_2_fu_1708_p2);

assign p_shl_fu_771_p3 = {{select_ln17357_fu_745_p3}, {3'd0}};

assign r_22_fu_1582_p4 = {{select_ln17490_1_fu_1551_p3[511:256]}};

assign r_23_fu_1907_p4 = {{select_ln17534_1_fu_1875_p3[511:256]}};

assign r_fu_1333_p4 = {{select_ln17416_1_fu_1301_p3[511:256]}};

assign select_ln17357_fu_745_p3 = ((icmp_ln890303_fu_739_p2[0:0] == 1'b1) ? 3'd0 : c1_V_reg_309);

assign select_ln17411_1_fu_1050_p3 = ((or_ln17411_fu_946_p2[0:0] == 1'b1) ? 4'd0 : tmp_514_fu_1040_p4);

assign select_ln17411_fu_952_p3 = ((or_ln17411_fu_946_p2[0:0] == 1'b1) ? 6'd0 : c6_V_152_reg_436);

assign select_ln17412_1_fu_1014_p3 = ((and_ln17411_1_fu_978_p2[0:0] == 1'b1) ? empty_2497_fu_1010_p1 : and_ln17411_fu_972_p2);

assign select_ln17412_2_fu_1058_p3 = ((and_ln17411_1_fu_978_p2[0:0] == 1'b1) ? tmp_513_fu_1030_p4 : select_ln17411_1_fu_1050_p3);

assign select_ln17412_fu_1002_p3 = ((or_ln17412_1_fu_996_p2[0:0] == 1'b1) ? 4'd0 : c7_V_90_reg_447);

assign select_ln17416_1_fu_1301_p3 = ((icmp_ln878_25_fu_1287_p2[0:0] == 1'b1) ? reg_721 : p_Val2_s_reg_537);

assign select_ln17416_fu_1293_p3 = ((icmp_ln878_25_fu_1287_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_14_phi_fu_530_p4);

assign select_ln17428_fu_1359_p3 = ((select_ln17412_1_reg_2130[0:0] == 1'b1) ? data_split_V_1_114_fu_1317_p3 : data_split_V_1_115_fu_1325_p3);

assign select_ln17485_1_fu_1228_p3 = ((or_ln17485_fu_1124_p2[0:0] == 1'b1) ? 4'd0 : tmp_512_fu_1218_p4);

assign select_ln17485_fu_1130_p3 = ((or_ln17485_fu_1124_p2[0:0] == 1'b1) ? 6'd0 : c6_V_151_reg_493);

assign select_ln17486_1_fu_1192_p3 = ((and_ln17485_1_fu_1156_p2[0:0] == 1'b1) ? empty_2499_fu_1188_p1 : and_ln17485_fu_1150_p2);

assign select_ln17486_2_fu_1236_p3 = ((and_ln17485_1_fu_1156_p2[0:0] == 1'b1) ? tmp_511_fu_1208_p4 : select_ln17485_1_fu_1228_p3);

assign select_ln17486_fu_1180_p3 = ((or_ln17486_1_fu_1174_p2[0:0] == 1'b1) ? 4'd0 : c7_V_89_reg_504);

assign select_ln17490_1_fu_1551_p3 = ((icmp_ln878_fu_1537_p2[0:0] == 1'b1) ? in_data_V_63_reg_2304 : p_Val2_27_reg_624);

assign select_ln17490_fu_1543_p3 = ((icmp_ln878_fu_1537_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_13_phi_fu_617_p4);

assign select_ln17502_fu_1608_p3 = ((select_ln17486_1_reg_2169[0:0] == 1'b1) ? data_split_V_1_111_fu_1566_p3 : data_split_V_1_112_fu_1574_p3);

assign select_ln17529_1_fu_1818_p3 = ((or_ln17529_fu_1714_p2[0:0] == 1'b1) ? 4'd0 : tmp_508_fu_1808_p4);

assign select_ln17529_fu_1720_p3 = ((or_ln17529_fu_1714_p2[0:0] == 1'b1) ? 6'd0 : c6_V_reg_668);

assign select_ln17530_1_fu_1782_p3 = ((and_ln17529_1_fu_1746_p2[0:0] == 1'b1) ? empty_2501_fu_1778_p1 : and_ln17529_fu_1740_p2);

assign select_ln17530_2_fu_1826_p3 = ((and_ln17529_1_fu_1746_p2[0:0] == 1'b1) ? tmp_fu_1798_p4 : select_ln17529_1_fu_1818_p3);

assign select_ln17530_fu_1770_p3 = ((or_ln17530_1_fu_1764_p2[0:0] == 1'b1) ? 4'd0 : c7_V_reg_679);

assign select_ln17534_1_fu_1875_p3 = ((icmp_ln878305_fu_1861_p2[0:0] == 1'b1) ? reg_721 : p_Val2_28_reg_712);

assign select_ln17534_fu_1867_p3 = ((icmp_ln878305_fu_1861_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_phi_fu_705_p4);

assign select_ln17546_fu_1933_p3 = ((select_ln17530_1_reg_2377[0:0] == 1'b1) ? data_split_V_1_108_fu_1891_p3 : data_split_V_1_109_fu_1899_p3);

assign select_ln890_481_fu_1961_p3 = ((or_ln17529_reg_2366[0:0] == 1'b1) ? 10'd1 : add_ln890_fu_1955_p2);

assign select_ln890_482_fu_1974_p3 = ((icmp_ln890_1374_reg_2361[0:0] == 1'b1) ? 11'd1 : add_ln890_283_fu_1968_p2);

assign select_ln890_483_fu_1200_p3 = ((and_ln17485_1_fu_1156_p2[0:0] == 1'b1) ? add_ln691_1311_fu_1162_p2 : select_ln17485_fu_1130_p3);

assign select_ln890_484_fu_1022_p3 = ((and_ln17411_1_fu_978_p2[0:0] == 1'b1) ? add_ln691_1312_fu_984_p2 : select_ln17411_fu_952_p3);

assign select_ln890_485_fu_1636_p3 = ((or_ln17485_reg_2158[0:0] == 1'b1) ? 10'd1 : add_ln890_286_fu_1630_p2);

assign select_ln890_486_fu_1649_p3 = ((icmp_ln890_1382_reg_2153[0:0] == 1'b1) ? 11'd1 : add_ln890_287_fu_1643_p2);

assign select_ln890_487_fu_1387_p3 = ((or_ln17411_reg_2119[0:0] == 1'b1) ? 10'd1 : add_ln890_288_fu_1381_p2);

assign select_ln890_488_fu_1400_p3 = ((icmp_ln890_1385_reg_2114[0:0] == 1'b1) ? 11'd1 : add_ln890_289_fu_1394_p2);

assign select_ln890_fu_1790_p3 = ((and_ln17529_1_fu_1746_p2[0:0] == 1'b1) ? add_ln691_fu_1752_p2 : select_ln17529_fu_1720_p3);

assign tmp_31_fu_1510_p4 = {{{{56'd0}, {select_ln17486_reg_2163}}}, {select_ln17486_2_reg_2179}};

assign tmp_32_fu_1260_p4 = {{{{56'd0}, {select_ln17412_reg_2124}}}, {select_ln17412_2_reg_2140}};

assign tmp_508_fu_1808_p4 = {{c6_V_reg_668[4:1]}};

assign tmp_509_fu_1407_p3 = c3_reg_546[32'd3];

assign tmp_510_fu_785_p3 = c3_49_reg_345[32'd3];

assign tmp_511_fu_1208_p4 = {{add_ln691_1311_fu_1162_p2[4:1]}};

assign tmp_512_fu_1218_p4 = {{c6_V_151_reg_493[4:1]}};

assign tmp_513_fu_1030_p4 = {{add_ln691_1312_fu_984_p2[4:1]}};

assign tmp_514_fu_1040_p4 = {{c6_V_152_reg_436[4:1]}};

assign tmp_591_cast_fu_1452_p3 = {{trunc_ln17453_fu_1448_p1}, {4'd0}};

assign tmp_596_cast_fu_830_p3 = {{trunc_ln17379_fu_826_p1}, {4'd0}};

assign tmp_fu_1798_p4 = {{add_ln691_fu_1752_p2[4:1]}};

assign tmp_s_fu_1834_p4 = {{{{56'd0}, {select_ln17530_reg_2371}}}, {select_ln17530_2_reg_2387}};

assign trunc_ln17379_fu_826_p1 = c4_V_48_reg_368[2:0];

assign trunc_ln17424_fu_1313_p1 = select_ln17416_fu_1293_p3[0:0];

assign trunc_ln17453_fu_1448_p1 = c4_V_reg_569[2:0];

assign trunc_ln17498_fu_1562_p1 = select_ln17490_fu_1543_p3[0:0];

assign trunc_ln17542_fu_1887_p1 = select_ln17534_fu_1867_p3[0:0];

assign xor_ln17357_fu_759_p2 = (icmp_ln890303_fu_739_p2 ^ 1'd1);

assign xor_ln17405_fu_910_p2 = (icmp_ln890_1385_fu_904_p2 ^ 1'd1);

assign xor_ln17411_fu_960_p2 = (icmp_ln890_1387_fu_934_p2 ^ 1'd1);

assign xor_ln17479_fu_1088_p2 = (icmp_ln890_1382_fu_1082_p2 ^ 1'd1);

assign xor_ln17485_fu_1138_p2 = (icmp_ln890_1384_fu_1112_p2 ^ 1'd1);

assign xor_ln17512_fu_1244_p2 = (arb_13_reg_333 ^ 1'd1);

assign xor_ln17523_fu_1678_p2 = (icmp_ln890_1374_fu_1672_p2 ^ 1'd1);

assign xor_ln17529_fu_1728_p2 = (icmp_ln890_1376_fu_1702_p2 ^ 1'd1);

assign zext_ln1497_13_fu_1592_p1 = r_22_fu_1582_p4;

assign zext_ln1497_14_fu_1343_p1 = r_fu_1333_p4;

assign zext_ln1497_fu_1917_p1 = r_23_fu_1907_p4;

assign zext_ln17379_1_fu_877_p1 = add_ln17379_fu_872_p2;

assign zext_ln17379_fu_868_p1 = c5_V_96_reg_390;

assign zext_ln17453_1_fu_1499_p1 = add_ln17453_fu_1494_p2;

assign zext_ln17453_fu_1490_p1 = c5_V_reg_591;

assign zext_ln886_11_fu_793_p1 = c3_49_reg_345;

assign zext_ln886_fu_1415_p1 = c3_reg_546;

always @ (posedge ap_clk) begin
    add_i_i780_cast_reg_2031[2:0] <= 3'b001;
    tmp_596_cast_reg_2072[3:0] <= 4'b0000;
    tmp_591_cast_reg_2265[3:0] <= 4'b0000;
end

endmodule //top_C_IO_L2_in_1_x1
