{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 12:12:25 2017 " "Info: Processing started: Thu May 11 12:12:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SerialRxTx -c SerialRxTx --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SerialRxTx -c SerialRxTx --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[0\] " "Warning: Node \"SerialRx:Rx\|PDout\[0\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[1\] " "Warning: Node \"SerialRx:Rx\|PDout\[1\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[2\] " "Warning: Node \"SerialRx:Rx\|PDout\[2\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[3\] " "Warning: Node \"SerialRx:Rx\|PDout\[3\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[4\] " "Warning: Node \"SerialRx:Rx\|PDout\[4\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[5\] " "Warning: Node \"SerialRx:Rx\|PDout\[5\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[6\] " "Warning: Node \"SerialRx:Rx\|PDout\[6\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[7\] " "Warning: Node \"SerialRx:Rx\|PDout\[7\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SerialRx:Rx\|ready " "Info: Detected ripple clock \"SerialRx:Rx\|ready\" as buffer" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SerialRx:Rx\|ready" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register SerialRx:Rx\|Enable register SerialRx:Rx\|SR\[0\] 260.96 MHz 3.832 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 260.96 MHz between source register \"SerialRx:Rx\|Enable\" and destination register \"SerialRx:Rx\|SR\[0\]\" (period= 3.832 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.624 ns + Longest register register " "Info: + Longest register to register delay is 3.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerialRx:Rx\|Enable 1 REG LC_X7_Y5_N4 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y5_N4; Fanout = 12; REG Node = 'SerialRx:Rx\|Enable'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerialRx:Rx|Enable } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.757 ns) + CELL(0.867 ns) 3.624 ns SerialRx:Rx\|SR\[0\] 2 REG LC_X17_Y12_N2 2 " "Info: 2: + IC(2.757 ns) + CELL(0.867 ns) = 3.624 ns; Loc. = LC_X17_Y12_N2; Fanout = 2; REG Node = 'SerialRx:Rx\|SR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.624 ns" { SerialRx:Rx|Enable SerialRx:Rx|SR[0] } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.867 ns ( 23.92 % ) " "Info: Total cell delay = 0.867 ns ( 23.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.757 ns ( 76.08 % ) " "Info: Total interconnect delay = 2.757 ns ( 76.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.624 ns" { SerialRx:Rx|Enable SerialRx:Rx|SR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.624 ns" { SerialRx:Rx|Enable {} SerialRx:Rx|SR[0] {} } { 0.000ns 2.757ns } { 0.000ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.053 ns - Smallest " "Info: - Smallest clock skew is 0.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.783 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.711 ns) 2.783 ns SerialRx:Rx\|SR\[0\] 2 REG LC_X17_Y12_N2 2 " "Info: 2: + IC(0.603 ns) + CELL(0.711 ns) = 2.783 ns; Loc. = LC_X17_Y12_N2; Fanout = 2; REG Node = 'SerialRx:Rx\|SR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { Clk SerialRx:Rx|SR[0] } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.33 % ) " "Info: Total cell delay = 2.180 ns ( 78.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.603 ns ( 21.67 % ) " "Info: Total interconnect delay = 0.603 ns ( 21.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialRx:Rx|SR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialRx:Rx|SR[0] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.730 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.711 ns) 2.730 ns SerialRx:Rx\|Enable 2 REG LC_X7_Y5_N4 12 " "Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X7_Y5_N4; Fanout = 12; REG Node = 'SerialRx:Rx\|Enable'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { Clk SerialRx:Rx|Enable } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.85 % ) " "Info: Total cell delay = 2.180 ns ( 79.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.550 ns ( 20.15 % ) " "Info: Total interconnect delay = 0.550 ns ( 20.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Clk SerialRx:Rx|Enable } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Clk {} Clk~out0 {} SerialRx:Rx|Enable {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialRx:Rx|SR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialRx:Rx|SR[0] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Clk SerialRx:Rx|Enable } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Clk {} Clk~out0 {} SerialRx:Rx|Enable {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.624 ns" { SerialRx:Rx|Enable SerialRx:Rx|SR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.624 ns" { SerialRx:Rx|Enable {} SerialRx:Rx|SR[0] {} } { 0.000ns 2.757ns } { 0.000ns 0.867ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialRx:Rx|SR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialRx:Rx|SR[0] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Clk SerialRx:Rx|Enable } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Clk {} Clk~out0 {} SerialRx:Rx|Enable {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clk 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"Clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SerialRx:Rx\|SR\[4\] SerialRx:Rx\|PDout\[4\] Clk 3.363 ns " "Info: Found hold time violation between source  pin or register \"SerialRx:Rx\|SR\[4\]\" and destination pin or register \"SerialRx:Rx\|PDout\[4\]\" for clock \"Clk\" (Hold time is 3.363 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.431 ns + Largest " "Info: + Largest clock skew is 4.431 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 7.214 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 7.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns SerialRx:Rx\|ready 2 REG LC_X8_Y6_N4 10 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N4; Fanout = 10; REG Node = 'SerialRx:Rx\|ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { Clk SerialRx:Rx|ready } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.136 ns) + CELL(0.114 ns) 7.214 ns SerialRx:Rx\|PDout\[4\] 3 REG LC_X17_Y12_N0 1 " "Info: 3: + IC(4.136 ns) + CELL(0.114 ns) = 7.214 ns; Loc. = LC_X17_Y12_N0; Fanout = 1; REG Node = 'SerialRx:Rx\|PDout\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.250 ns" { SerialRx:Rx|ready SerialRx:Rx|PDout[4] } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.518 ns ( 34.90 % ) " "Info: Total cell delay = 2.518 ns ( 34.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.696 ns ( 65.10 % ) " "Info: Total interconnect delay = 4.696 ns ( 65.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.214 ns" { Clk SerialRx:Rx|ready SerialRx:Rx|PDout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.214 ns" { Clk {} Clk~out0 {} SerialRx:Rx|ready {} SerialRx:Rx|PDout[4] {} } { 0.000ns 0.000ns 0.560ns 4.136ns } { 0.000ns 1.469ns 0.935ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.783 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to source register is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.711 ns) 2.783 ns SerialRx:Rx\|SR\[4\] 2 REG LC_X17_Y12_N8 2 " "Info: 2: + IC(0.603 ns) + CELL(0.711 ns) = 2.783 ns; Loc. = LC_X17_Y12_N8; Fanout = 2; REG Node = 'SerialRx:Rx\|SR\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { Clk SerialRx:Rx|SR[4] } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.33 % ) " "Info: Total cell delay = 2.180 ns ( 78.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.603 ns ( 21.67 % ) " "Info: Total interconnect delay = 0.603 ns ( 21.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialRx:Rx|SR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialRx:Rx|SR[4] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.214 ns" { Clk SerialRx:Rx|ready SerialRx:Rx|PDout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.214 ns" { Clk {} Clk~out0 {} SerialRx:Rx|ready {} SerialRx:Rx|PDout[4] {} } { 0.000ns 0.000ns 0.560ns 4.136ns } { 0.000ns 1.469ns 0.935ns 0.114ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialRx:Rx|SR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialRx:Rx|SR[4] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.844 ns - Shortest register register " "Info: - Shortest register to register delay is 0.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerialRx:Rx\|SR\[4\] 1 REG LC_X17_Y12_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y12_N8; Fanout = 2; REG Node = 'SerialRx:Rx\|SR\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerialRx:Rx|SR[4] } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.292 ns) 0.844 ns SerialRx:Rx\|PDout\[4\] 2 REG LC_X17_Y12_N0 1 " "Info: 2: + IC(0.552 ns) + CELL(0.292 ns) = 0.844 ns; Loc. = LC_X17_Y12_N0; Fanout = 1; REG Node = 'SerialRx:Rx\|PDout\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { SerialRx:Rx|SR[4] SerialRx:Rx|PDout[4] } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 34.60 % ) " "Info: Total cell delay = 0.292 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.552 ns ( 65.40 % ) " "Info: Total interconnect delay = 0.552 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { SerialRx:Rx|SR[4] SerialRx:Rx|PDout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.844 ns" { SerialRx:Rx|SR[4] {} SerialRx:Rx|PDout[4] {} } { 0.000ns 0.552ns } { 0.000ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 48 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 38 -1 0 } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 48 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.214 ns" { Clk SerialRx:Rx|ready SerialRx:Rx|PDout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.214 ns" { Clk {} Clk~out0 {} SerialRx:Rx|ready {} SerialRx:Rx|PDout[4] {} } { 0.000ns 0.000ns 0.560ns 4.136ns } { 0.000ns 1.469ns 0.935ns 0.114ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialRx:Rx|SR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialRx:Rx|SR[4] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { SerialRx:Rx|SR[4] SerialRx:Rx|PDout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.844 ns" { SerialRx:Rx|SR[4] {} SerialRx:Rx|PDout[4] {} } { 0.000ns 0.552ns } { 0.000ns 0.292ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SerialTx2:Tx\|SR\[4\] Send Clk 6.095 ns register " "Info: tsu for register \"SerialTx2:Tx\|SR\[4\]\" (data pin = \"Send\", clock pin = \"Clk\") is 6.095 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.840 ns + Longest pin register " "Info: + Longest pin to register delay is 8.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Send 1 PIN PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'Send'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Send } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.761 ns) + CELL(0.442 ns) 7.678 ns SerialTx2:Tx\|Send_en~0 2 COMB LC_X19_Y6_N9 10 " "Info: 2: + IC(5.761 ns) + CELL(0.442 ns) = 7.678 ns; Loc. = LC_X19_Y6_N9; Fanout = 10; COMB Node = 'SerialTx2:Tx\|Send_en~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.203 ns" { Send SerialTx2:Tx|Send_en~0 } "NODE_NAME" } } { "SerialTx2.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.309 ns) 8.840 ns SerialTx2:Tx\|SR\[4\] 3 REG LC_X18_Y6_N6 1 " "Info: 3: + IC(0.853 ns) + CELL(0.309 ns) = 8.840 ns; Loc. = LC_X18_Y6_N6; Fanout = 1; REG Node = 'SerialTx2:Tx\|SR\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { SerialTx2:Tx|Send_en~0 SerialTx2:Tx|SR[4] } "NODE_NAME" } } { "SerialTx2.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx2.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 25.18 % ) " "Info: Total cell delay = 2.226 ns ( 25.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.614 ns ( 74.82 % ) " "Info: Total interconnect delay = 6.614 ns ( 74.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.840 ns" { Send SerialTx2:Tx|Send_en~0 SerialTx2:Tx|SR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.840 ns" { Send {} Send~out0 {} SerialTx2:Tx|Send_en~0 {} SerialTx2:Tx|SR[4] {} } { 0.000ns 0.000ns 5.761ns 0.853ns } { 0.000ns 1.475ns 0.442ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "SerialTx2.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx2.v" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns SerialTx2:Tx\|SR\[4\] 2 REG LC_X18_Y6_N6 1 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X18_Y6_N6; Fanout = 1; REG Node = 'SerialTx2:Tx\|SR\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clk SerialTx2:Tx|SR[4] } "NODE_NAME" } } { "SerialTx2.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx2.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk SerialTx2:Tx|SR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} SerialTx2:Tx|SR[4] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.840 ns" { Send SerialTx2:Tx|Send_en~0 SerialTx2:Tx|SR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.840 ns" { Send {} Send~out0 {} SerialTx2:Tx|Send_en~0 {} SerialTx2:Tx|SR[4] {} } { 0.000ns 0.000ns 5.761ns 0.853ns } { 0.000ns 1.475ns 0.442ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk SerialTx2:Tx|SR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} SerialTx2:Tx|SR[4] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk PDout\[1\] SerialRx:Rx\|PDout\[1\] 12.277 ns register " "Info: tco from clock \"Clk\" to destination pin \"PDout\[1\]\" through register \"SerialRx:Rx\|PDout\[1\]\" is 12.277 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 7.337 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 7.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns SerialRx:Rx\|ready 2 REG LC_X8_Y6_N4 10 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N4; Fanout = 10; REG Node = 'SerialRx:Rx\|ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { Clk SerialRx:Rx|ready } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.081 ns) + CELL(0.292 ns) 7.337 ns SerialRx:Rx\|PDout\[1\] 3 REG LC_X17_Y12_N6 1 " "Info: 3: + IC(4.081 ns) + CELL(0.292 ns) = 7.337 ns; Loc. = LC_X17_Y12_N6; Fanout = 1; REG Node = 'SerialRx:Rx\|PDout\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.373 ns" { SerialRx:Rx|ready SerialRx:Rx|PDout[1] } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.696 ns ( 36.75 % ) " "Info: Total cell delay = 2.696 ns ( 36.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.641 ns ( 63.25 % ) " "Info: Total interconnect delay = 4.641 ns ( 63.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.337 ns" { Clk SerialRx:Rx|ready SerialRx:Rx|PDout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.337 ns" { Clk {} Clk~out0 {} SerialRx:Rx|ready {} SerialRx:Rx|PDout[1] {} } { 0.000ns 0.000ns 0.560ns 4.081ns } { 0.000ns 1.469ns 0.935ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.940 ns + Longest register pin " "Info: + Longest register to pin delay is 4.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerialRx:Rx\|PDout\[1\] 1 REG LC_X17_Y12_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y12_N6; Fanout = 1; REG Node = 'SerialRx:Rx\|PDout\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerialRx:Rx|PDout[1] } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.816 ns) + CELL(2.124 ns) 4.940 ns PDout\[1\] 2 PIN PIN_3 0 " "Info: 2: + IC(2.816 ns) + CELL(2.124 ns) = 4.940 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'PDout\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.940 ns" { SerialRx:Rx|PDout[1] PDout[1] } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 43.00 % ) " "Info: Total cell delay = 2.124 ns ( 43.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.816 ns ( 57.00 % ) " "Info: Total interconnect delay = 2.816 ns ( 57.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.940 ns" { SerialRx:Rx|PDout[1] PDout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.940 ns" { SerialRx:Rx|PDout[1] {} PDout[1] {} } { 0.000ns 2.816ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.337 ns" { Clk SerialRx:Rx|ready SerialRx:Rx|PDout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.337 ns" { Clk {} Clk~out0 {} SerialRx:Rx|ready {} SerialRx:Rx|PDout[1] {} } { 0.000ns 0.000ns 0.560ns 4.081ns } { 0.000ns 1.469ns 0.935ns 0.292ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.940 ns" { SerialRx:Rx|PDout[1] PDout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.940 ns" { SerialRx:Rx|PDout[1] {} PDout[1] {} } { 0.000ns 2.816ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Clk SCout 5.002 ns Longest " "Info: Longest tpd from source pin \"Clk\" to destination pin \"SCout\" is 5.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(2.108 ns) 5.002 ns SCout 2 PIN PIN_68 0 " "Info: 2: + IC(1.425 ns) + CELL(2.108 ns) = 5.002 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'SCout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.533 ns" { Clk SCout } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.577 ns ( 71.51 % ) " "Info: Total cell delay = 3.577 ns ( 71.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.425 ns ( 28.49 % ) " "Info: Total interconnect delay = 1.425 ns ( 28.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { Clk SCout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.002 ns" { Clk {} Clk~out0 {} SCout {} } { 0.000ns 0.000ns 1.425ns } { 0.000ns 1.469ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SerialTx2:Tx\|SR\[2\] PDin\[2\] Clk -4.900 ns register " "Info: th for register \"SerialTx2:Tx\|SR\[2\]\" (data pin = \"PDin\[2\]\", clock pin = \"Clk\") is -4.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns SerialTx2:Tx\|SR\[2\] 2 REG LC_X18_Y6_N4 1 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X18_Y6_N4; Fanout = 1; REG Node = 'SerialTx2:Tx\|SR\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clk SerialTx2:Tx|SR[2] } "NODE_NAME" } } { "SerialTx2.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx2.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk SerialTx2:Tx|SR[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} SerialTx2:Tx|SR[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "SerialTx2.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx2.v" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.697 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PDin\[2\] 1 PIN PIN_82 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_82; Fanout = 1; PIN Node = 'PDin\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PDin[2] } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.750 ns) + CELL(0.478 ns) 7.697 ns SerialTx2:Tx\|SR\[2\] 2 REG LC_X18_Y6_N4 1 " "Info: 2: + IC(5.750 ns) + CELL(0.478 ns) = 7.697 ns; Loc. = LC_X18_Y6_N4; Fanout = 1; REG Node = 'SerialTx2:Tx\|SR\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.228 ns" { PDin[2] SerialTx2:Tx|SR[2] } "NODE_NAME" } } { "SerialTx2.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx2.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.947 ns ( 25.30 % ) " "Info: Total cell delay = 1.947 ns ( 25.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.750 ns ( 74.70 % ) " "Info: Total interconnect delay = 5.750 ns ( 74.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.697 ns" { PDin[2] SerialTx2:Tx|SR[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.697 ns" { PDin[2] {} PDin[2]~out0 {} SerialTx2:Tx|SR[2] {} } { 0.000ns 0.000ns 5.750ns } { 0.000ns 1.469ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk SerialTx2:Tx|SR[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} SerialTx2:Tx|SR[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.697 ns" { PDin[2] SerialTx2:Tx|SR[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.697 ns" { PDin[2] {} PDin[2]~out0 {} SerialTx2:Tx|SR[2] {} } { 0.000ns 0.000ns 5.750ns } { 0.000ns 1.469ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 12:12:25 2017 " "Info: Processing ended: Thu May 11 12:12:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
