Hello, I'm Agnimitra Chaturvedi! ðŸ‘‹

About Me

I am a recent master's graduate in Electrical Engineering from USC, with a focus on Computer Architecture and VLSI System Design. I am passionate about RTL Design and Verification, and have a strong foundation in CPU architecture and verification methodologies. My background includes extensive work in ASIC design flow, ARM architecture, and HDL languages such as Verilog and SystemVerilog.

    ðŸ”­ Iâ€™m currently working on RTL design projects.
    ðŸŒ± Iâ€™m currently learning advanced verification methodologies and dynamic routing algorithms.
    ðŸ‘¯ Iâ€™m looking to collaborate on projects related to semiconductor design and verification.
    ðŸ’¬ Ask me about RTL design, VLSI, and computer architecture.
    ðŸ“« How to reach me: agnimitr@usc.edu
    âš¡ Fun fact: I implemented a 4-node Cardinal Ring NoC architecture in Verilog HDL!

Skills

    Languages: Verilog, SystemVerilog, Python, C++
    Tools: ModelSim, Synopsys, Cadence, Git
    Domains: RTL Design, VLSI, Computer Architecture, ASIC Design Flow

Projects
- RTL to GDS Extracted Design of a Network on Chip Processor
- Architectural Enhancement of CPU



<!---
agnimitrac/agnimitrac is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
